Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Sep 16 11:25:00 2020
| Host         : SkyNet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.836     -585.832                     77                 1295        0.071        0.000                      0                 1295        4.020        0.000                       0                   613  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -16.836     -585.832                     77                 1295        0.071        0.000                      0                 1295        4.020        0.000                       0                   613  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           77  Failing Endpoints,  Worst Slack      -16.836ns,  Total Violation     -585.832ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.836ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.937ns  (logic 12.468ns (46.286%)  route 14.469ns (53.714%))
  Logic Levels:           44  (CARRY4=29 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.214    27.538    pad1/img_y_index21_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    27.662 r  pad1/img_y_index[6]_i_5/O
                         net (fo=11, routed)          0.678    28.341    pad1/img_y_index[6]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    28.465 r  pad1/img_y_index[4]_i_1/O
                         net (fo=4, routed)           0.645    29.110    pad1/img_y_index[4]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124    29.234 r  pad1/input_img_address_out[9]_i_18/O
                         net (fo=1, routed)           0.000    29.234    pad1/input_img_address_out[9]_i_18_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.461 r  pad1/input_img_address_out_reg[9]_i_9/O[1]
                         net (fo=2, routed)           0.571    30.032    pad1/input_img_address_out_reg[9]_i_9_n_6
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.303    30.335 r  pad1/input_img_address_out[9]_i_7/O
                         net (fo=1, routed)           0.000    30.335    pad1/input_img_address_out[9]_i_7_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.915 r  pad1/input_img_address_out_reg[9]_i_3/O[2]
                         net (fo=1, routed)           0.580    31.495    pad1/input_img_address_out_reg[9]_i_3_n_5
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532    32.027 r  pad1/input_img_address_out_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000    32.027    pad1/input_img_address_out0[9]
    SLICE_X2Y11          FDCE                                         r  pad1/input_img_address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.516    14.857    pad1/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  pad1/input_img_address_out_reg[9]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.191    pad1/input_img_address_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -32.027    
  -------------------------------------------------------------------
                         slack                                -16.836    

Slack (VIOLATED) :        -16.616ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.716ns  (logic 12.749ns (47.720%)  route 13.967ns (52.280%))
  Logic Levels:           45  (CARRY4=31 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.214    27.538    pad1/img_y_index21_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    27.662 r  pad1/img_y_index[6]_i_5/O
                         net (fo=11, routed)          0.356    28.019    pad1/img_y_index[6]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124    28.143 r  pad1/input_img_address_out[7]_i_9/O
                         net (fo=1, routed)           0.472    28.614    pad1/input_img_address_out[7]_i_9_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.999 r  pad1/input_img_address_out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.999    pad1/input_img_address_out_reg[7]_i_4_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.221 r  pad1/input_img_address_out_reg[9]_i_9/O[0]
                         net (fo=3, routed)           0.640    29.862    pad1/input_img_address_out_reg[9]_i_9_n_7
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.299    30.161 r  pad1/input_img_address_out[9]_i_8/O
                         net (fo=1, routed)           0.000    30.161    pad1/input_img_address_out[9]_i_8_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    30.408 r  pad1/input_img_address_out_reg[9]_i_3/O[0]
                         net (fo=2, routed)           0.505    30.912    pad1/input_img_address_out_reg[9]_i_3_n_7
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    31.587 r  pad1/input_img_address_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.587    pad1/input_img_address_out_reg[7]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.806 r  pad1/input_img_address_out_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    31.806    pad1/input_img_address_out0[8]
    SLICE_X2Y11          FDCE                                         r  pad1/input_img_address_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.516    14.857    pad1/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  pad1/input_img_address_out_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.109    15.191    pad1/input_img_address_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -31.806    
  -------------------------------------------------------------------
                         slack                                -16.616    

Slack (VIOLATED) :        -16.275ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.376ns  (logic 12.409ns (47.046%)  route 13.967ns (52.954%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.214    27.538    pad1/img_y_index21_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    27.662 r  pad1/img_y_index[6]_i_5/O
                         net (fo=11, routed)          0.356    28.019    pad1/img_y_index[6]_i_5_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124    28.143 r  pad1/input_img_address_out[7]_i_9/O
                         net (fo=1, routed)           0.472    28.614    pad1/input_img_address_out[7]_i_9_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.999 r  pad1/input_img_address_out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.999    pad1/input_img_address_out_reg[7]_i_4_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.221 r  pad1/input_img_address_out_reg[9]_i_9/O[0]
                         net (fo=3, routed)           0.640    29.862    pad1/input_img_address_out_reg[9]_i_9_n_7
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.299    30.161 r  pad1/input_img_address_out[9]_i_8/O
                         net (fo=1, routed)           0.000    30.161    pad1/input_img_address_out[9]_i_8_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    30.408 r  pad1/input_img_address_out_reg[9]_i_3/O[0]
                         net (fo=2, routed)           0.505    30.912    pad1/input_img_address_out_reg[9]_i_3_n_7
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    31.466 r  pad1/input_img_address_out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    31.466    pad1/input_img_address_out0[7]
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.517    14.858    pad1/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.192    pad1/input_img_address_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -31.466    
  -------------------------------------------------------------------
                         slack                                -16.275    

Slack (VIOLATED) :        -16.162ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.264ns  (logic 12.119ns (46.144%)  route 14.145ns (53.856%))
  Logic Levels:           41  (CARRY4=28 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.214    27.538    pad1/img_y_index21_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    27.662 r  pad1/img_y_index[6]_i_5/O
                         net (fo=11, routed)          0.678    28.341    pad1/img_y_index[6]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    28.465 r  pad1/img_y_index[4]_i_1/O
                         net (fo=4, routed)           0.839    29.304    pad1/img_y_index[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    29.841 r  pad1/input_img_address_out_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.633    30.474    pad1/input_img_address_out_reg[7]_i_2_n_5
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880    31.354 r  pad1/input_img_address_out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    31.354    pad1/input_img_address_out0[6]
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.517    14.858    pad1/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.192    pad1/input_img_address_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -31.354    
  -------------------------------------------------------------------
                         slack                                -16.162    

Slack (VIOLATED) :        -15.814ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.916ns  (logic 11.771ns (45.421%)  route 14.145ns (54.579%))
  Logic Levels:           41  (CARRY4=28 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.214    27.538    pad1/img_y_index21_in
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    27.662 r  pad1/img_y_index[6]_i_5/O
                         net (fo=11, routed)          0.678    28.341    pad1/img_y_index[6]_i_5_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    28.465 r  pad1/img_y_index[4]_i_1/O
                         net (fo=4, routed)           0.839    29.304    pad1/img_y_index[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    29.841 r  pad1/input_img_address_out_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.633    30.474    pad1/input_img_address_out_reg[7]_i_2_n_5
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532    31.006 r  pad1/input_img_address_out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    31.006    pad1/input_img_address_out0[5]
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.517    14.858    pad1/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.192    pad1/input_img_address_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -31.006    
  -------------------------------------------------------------------
                         slack                                -15.814    

Slack (VIOLATED) :        -15.003ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.105ns  (logic 12.087ns (48.146%)  route 13.018ns (51.854%))
  Logic Levels:           43  (CARRY4=29 LUT1=1 LUT3=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.569     5.090    pad1/clk_IBUF_BUFG
    SLICE_X15Y4          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=17, routed)          0.213     5.759    pad1/output_pixel_counter_reg[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     5.883 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.332     6.215    pad1/img_x_index[3]_i_15_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.810 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.927    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.044    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.161    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  pad1/img_y_index_reg[0]_i_169/O[1]
                         net (fo=24, routed)          0.766     8.250    pad1/img_x_index6[18]
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.306     8.556 r  pad1/img_y_index[9]_i_242/O
                         net (fo=21, routed)          1.368     9.924    pad1/img_y_index[9]_i_242_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.048 r  pad1/img_y_index[0]_i_430/O
                         net (fo=1, routed)           0.000    10.048    pad1/img_y_index[0]_i_430_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  pad1/img_y_index_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.598    pad1/img_y_index_reg[0]_i_302_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  pad1/img_y_index_reg[0]_i_246/O[1]
                         net (fo=3, routed)           0.788    11.721    pad1_n_51
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.329    12.050 r  img_y_index[0]_i_205/O
                         net (fo=1, routed)           0.509    12.558    pad1/img_y_index[0]_i_92[3]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.151 r  pad1/img_y_index_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    13.151    pad1/img_y_index_reg[0]_i_94_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.464 r  pad1/img_y_index_reg[0]_i_54/O[3]
                         net (fo=3, routed)           0.740    14.204    pad1_n_173
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.306    14.510 r  img_y_index[0]_i_13/O
                         net (fo=1, routed)           0.606    15.116    pad1/img_y_index_reg[0]_0[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.623 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.623    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  pad1/img_y_index_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.737    pad1/img_y_index_reg[0]_i_5_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.071 r  pad1/img_y_index_reg[9]_i_46/O[1]
                         net (fo=14, routed)          0.732    16.802    pad1_n_212
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.303    17.105 r  img_y_index[0]_i_389/O
                         net (fo=1, routed)           0.624    17.730    img_y_index[0]_i_389_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.134 r  img_y_index_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    18.134    img_y_index_reg[0]_i_260_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.457 r  img_y_index_reg[0]_i_174/O[1]
                         net (fo=3, routed)           0.730    19.187    pad1/img_y_index_reg[0]_i_74_0[1]
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.306    19.493 r  pad1/img_y_index[0]_i_271/O
                         net (fo=1, routed)           0.708    20.201    pad1/img_y_index[0]_i_271_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.605 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    20.605    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.722 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.722    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.839 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.839    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.068 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=5, routed)           0.447    21.514    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.310    21.824 r  pad1/img_y_index[0]_i_3/O
                         net (fo=107, routed)         0.529    22.354    pad1/img_y_index[0]_i_3_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124    22.478 r  pad1/img_y_index[9]_i_96/O
                         net (fo=1, routed)           0.000    22.478    pad1/img_y_index[9]_i_96_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.991 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.991    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.108 r  pad1/img_y_index_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.108    pad1/img_y_index_reg[8]_i_11_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.225 r  pad1/img_y_index_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.225    pad1/img_y_index_reg[9]_i_44_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.342 r  pad1/img_y_index_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.342    pad1/img_y_index_reg[6]_i_38_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.459 r  pad1/img_y_index_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.459    pad1/img_y_index_reg[6]_i_37_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.698 r  pad1/img_y_index_reg[9]_i_63/O[2]
                         net (fo=2, routed)           0.426    24.124    pad1/img_y_index_reg[9]_i_63_n_5
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.301    24.425 f  pad1/img_y_index[9]_i_52/O
                         net (fo=3, routed)           0.711    25.136    pad1/img_y_index[9]_i_52_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    25.260 r  pad1/img_y_index[9]_i_26/O
                         net (fo=1, routed)           0.552    25.812    pad1/img_y_index[9]_i_26_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.208 r  pad1/img_y_index_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.208    pad1/img_y_index_reg[9]_i_6_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.325 r  pad1/img_y_index_reg[9]_i_2/CO[3]
                         net (fo=30, routed)          1.201    27.526    pad1/img_y_index21_in
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.124    27.650 r  pad1/input_img_address_out[7]_i_13_comp/O
                         net (fo=1, routed)           0.000    27.650    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.074 r  pad1/input_img_address_out_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.578    28.651    pad1/input_img_address_out_reg[7]_i_4_n_6
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.303    28.954 r  pad1/input_img_address_out[7]_i_7/O
                         net (fo=1, routed)           0.000    28.954    pad1/input_img_address_out[7]_i_7_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    29.181 r  pad1/input_img_address_out_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.459    29.640    pad1/input_img_address_out_reg[7]_i_2_n_6
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.303    29.943 r  pad1/input_img_address_out[7]_i_3/O
                         net (fo=1, routed)           0.000    29.943    pad1/input_img_address_out[7]_i_3_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    30.195 r  pad1/input_img_address_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    30.195    pad1/input_img_address_out0[4]
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.517    14.858    pad1/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  pad1/input_img_address_out_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)        0.109    15.192    pad1/input_img_address_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -30.195    
  -------------------------------------------------------------------
                         slack                                -15.003    

Slack (VIOLATED) :        -14.854ns  (required time - arrival time)
  Source:                 conv1/kernel_pixel_counter_reg[0]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/input_img_address_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 11.937ns (48.162%)  route 12.848ns (51.838%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.618     5.139    conv1/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  conv1/kernel_pixel_counter_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  conv1/kernel_pixel_counter_reg[0]_replica_4/Q
                         net (fo=10, routed)          0.610     6.205    conv1/kernel_pixel_counter_reg[0]_repN_4
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.150     6.355 r  conv1/input_img_address_out[3]_i_64/O
                         net (fo=1, routed)           0.626     6.981    conv1/kernel_pixel_counter2[0]
    SLICE_X5Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     7.763 r  conv1/input_img_address_out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.763    conv1/input_img_address_out_reg[3]_i_38_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.877 r  conv1/input_img_address_out_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     7.877    conv1/input_img_address_out_reg[3]_i_601_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.991 r  conv1/input_img_address_out_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000     7.991    conv1/input_img_address_out_reg[3]_i_596_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.105 r  conv1/input_img_address_out_reg[3]_i_597/CO[3]
                         net (fo=1, routed)           0.000     8.105    conv1/input_img_address_out_reg[3]_i_597_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  conv1/input_img_address_out_reg[3]_i_627/O[0]
                         net (fo=13, routed)          0.696     9.024    conv1/input_img_address_out_reg[3]_i_627_n_7
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.299     9.323 r  conv1/input_img_address_out[9]_i_151/O
                         net (fo=17, routed)          1.111    10.434    conv1/input_img_address_out[9]_i_151_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.558 r  conv1/input_img_address_out[9]_i_102/O
                         net (fo=16, routed)          0.906    11.464    conv1/input_img_address_out[9]_i_102_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  conv1/input_img_address_out[3]_i_935/O
                         net (fo=1, routed)           0.000    11.588    conv1/input_img_address_out[3]_i_935_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.121 r  conv1/input_img_address_out_reg[3]_i_615/CO[3]
                         net (fo=1, routed)           0.000    12.121    conv1/input_img_address_out_reg[3]_i_615_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.340 r  conv1/input_img_address_out_reg[3]_i_593/O[0]
                         net (fo=2, routed)           0.915    13.255    conv1_n_202
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.295    13.550 r  input_img_address_out[3]_i_329/O
                         net (fo=2, routed)           0.827    14.376    input_img_address_out[3]_i_329_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    14.500 r  input_img_address_out[3]_i_333/O
                         net (fo=1, routed)           0.000    14.500    conv1/input_img_address_out[3]_i_141_0[2]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.898 r  conv1/input_img_address_out_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.898    conv1/input_img_address_out_reg[3]_i_151_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.211 r  conv1/input_img_address_out_reg[3]_i_147/O[3]
                         net (fo=2, routed)           0.770    15.981    conv1_n_277
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.301    16.282 r  input_img_address_out[9]_i_58/O
                         net (fo=2, routed)           0.532    16.814    conv1/input_img_address_out[3]_i_1541[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    17.595 r  conv1/input_img_address_out_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.595    conv1/input_img_address_out_reg[9]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.918 r  conv1/input_img_address_out_reg[9]_i_65/O[1]
                         net (fo=5, routed)           0.522    18.440    conv1_n_91
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.306    18.746 r  input_img_address_out[3]_i_1422/O
                         net (fo=1, routed)           0.000    18.746    conv1/input_img_address_out[3]_i_1413_0[1]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.296 r  conv1/input_img_address_out_reg[3]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    19.296    conv1/input_img_address_out_reg[3]_i_1236_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.518 r  conv1/input_img_address_out_reg[3]_i_952/O[0]
                         net (fo=3, routed)           0.621    20.139    conv1/input_img_address_out_reg[3]_i_952_n_7
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.299    20.438 r  conv1/input_img_address_out[3]_i_1230/O
                         net (fo=1, routed)           0.752    21.190    conv1/input_img_address_out[3]_i_1230_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.710 r  conv1/input_img_address_out_reg[3]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.710    conv1/input_img_address_out_reg[3]_i_937_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.827 r  conv1/input_img_address_out_reg[3]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.827    conv1/input_img_address_out_reg[3]_i_616_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  conv1/input_img_address_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    21.953    conv1/input_img_address_out_reg[3]_i_340_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.070 r  conv1/input_img_address_out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    22.070    conv1/input_img_address_out_reg[3]_i_153_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.299 r  conv1/input_img_address_out_reg[3]_i_86/CO[2]
                         net (fo=1, routed)           0.643    22.942    conv1/input_img_address_out_reg[3]_i_86_n_1
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.310    23.252 r  conv1/input_img_address_out[3]_i_42/O
                         net (fo=19, routed)          0.951    24.204    conv1/input_img_address_out[3]_i_42_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    24.328 r  conv1/input_img_address_out[3]_i_28/O
                         net (fo=2, routed)           0.411    24.739    conv1/input_img_address_out[3]_i_28_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    24.863 r  conv1/input_img_address_out[3]_i_31/O
                         net (fo=1, routed)           0.000    24.863    conv1/input_img_address_out[3]_i_31_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.264 r  conv1/input_img_address_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.264    conv1/input_img_address_out_reg[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.486 r  conv1/input_img_address_out_reg[9]_i_23/O[0]
                         net (fo=7, routed)           0.675    26.160    conv1/A[0]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.299    26.459 r  conv1/input_img_address_out[9]_i_27/O
                         net (fo=1, routed)           0.000    26.459    conv1/input_img_address_out[9]_i_27_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.065 r  conv1/input_img_address_out_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.678    27.744    conv1/input_img_address_out_reg[9]_i_12_n_4
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.306    28.050 r  conv1/input_img_address_out[9]_i_10__0/O
                         net (fo=1, routed)           0.000    28.050    conv1/input_img_address_out[9]_i_10__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.302 r  conv1/input_img_address_out_reg[9]_i_2__0/O[0]
                         net (fo=3, routed)           0.593    28.894    conv1/PCIN[7]
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.295    29.189 r  conv1/input_img_address_out[7]_i_6__0/O
                         net (fo=1, routed)           0.000    29.189    conv1/input_img_address_out[7]_i_6__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.590 r  conv1/input_img_address_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    29.590    conv1/input_img_address_out_reg[7]_i_1__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.924 r  conv1/input_img_address_out_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.924    conv1/input_img_address_out0[9]
    SLICE_X28Y14         FDCE                                         r  conv1/input_img_address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.442    14.783    conv1/clk_IBUF_BUFG
    SLICE_X28Y14         FDCE                                         r  conv1/input_img_address_out_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.062    15.070    conv1/input_img_address_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -29.924    
  -------------------------------------------------------------------
                         slack                                -14.854    

Slack (VIOLATED) :        -14.743ns  (required time - arrival time)
  Source:                 conv1/kernel_pixel_counter_reg[0]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/input_img_address_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.674ns  (logic 11.826ns (47.929%)  route 12.848ns (52.071%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.618     5.139    conv1/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  conv1/kernel_pixel_counter_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  conv1/kernel_pixel_counter_reg[0]_replica_4/Q
                         net (fo=10, routed)          0.610     6.205    conv1/kernel_pixel_counter_reg[0]_repN_4
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.150     6.355 r  conv1/input_img_address_out[3]_i_64/O
                         net (fo=1, routed)           0.626     6.981    conv1/kernel_pixel_counter2[0]
    SLICE_X5Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     7.763 r  conv1/input_img_address_out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.763    conv1/input_img_address_out_reg[3]_i_38_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.877 r  conv1/input_img_address_out_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     7.877    conv1/input_img_address_out_reg[3]_i_601_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.991 r  conv1/input_img_address_out_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000     7.991    conv1/input_img_address_out_reg[3]_i_596_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.105 r  conv1/input_img_address_out_reg[3]_i_597/CO[3]
                         net (fo=1, routed)           0.000     8.105    conv1/input_img_address_out_reg[3]_i_597_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  conv1/input_img_address_out_reg[3]_i_627/O[0]
                         net (fo=13, routed)          0.696     9.024    conv1/input_img_address_out_reg[3]_i_627_n_7
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.299     9.323 r  conv1/input_img_address_out[9]_i_151/O
                         net (fo=17, routed)          1.111    10.434    conv1/input_img_address_out[9]_i_151_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.558 r  conv1/input_img_address_out[9]_i_102/O
                         net (fo=16, routed)          0.906    11.464    conv1/input_img_address_out[9]_i_102_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  conv1/input_img_address_out[3]_i_935/O
                         net (fo=1, routed)           0.000    11.588    conv1/input_img_address_out[3]_i_935_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.121 r  conv1/input_img_address_out_reg[3]_i_615/CO[3]
                         net (fo=1, routed)           0.000    12.121    conv1/input_img_address_out_reg[3]_i_615_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.340 r  conv1/input_img_address_out_reg[3]_i_593/O[0]
                         net (fo=2, routed)           0.915    13.255    conv1_n_202
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.295    13.550 r  input_img_address_out[3]_i_329/O
                         net (fo=2, routed)           0.827    14.376    input_img_address_out[3]_i_329_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    14.500 r  input_img_address_out[3]_i_333/O
                         net (fo=1, routed)           0.000    14.500    conv1/input_img_address_out[3]_i_141_0[2]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.898 r  conv1/input_img_address_out_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.898    conv1/input_img_address_out_reg[3]_i_151_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.211 r  conv1/input_img_address_out_reg[3]_i_147/O[3]
                         net (fo=2, routed)           0.770    15.981    conv1_n_277
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.301    16.282 r  input_img_address_out[9]_i_58/O
                         net (fo=2, routed)           0.532    16.814    conv1/input_img_address_out[3]_i_1541[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    17.595 r  conv1/input_img_address_out_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.595    conv1/input_img_address_out_reg[9]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.918 r  conv1/input_img_address_out_reg[9]_i_65/O[1]
                         net (fo=5, routed)           0.522    18.440    conv1_n_91
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.306    18.746 r  input_img_address_out[3]_i_1422/O
                         net (fo=1, routed)           0.000    18.746    conv1/input_img_address_out[3]_i_1413_0[1]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.296 r  conv1/input_img_address_out_reg[3]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    19.296    conv1/input_img_address_out_reg[3]_i_1236_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.518 r  conv1/input_img_address_out_reg[3]_i_952/O[0]
                         net (fo=3, routed)           0.621    20.139    conv1/input_img_address_out_reg[3]_i_952_n_7
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.299    20.438 r  conv1/input_img_address_out[3]_i_1230/O
                         net (fo=1, routed)           0.752    21.190    conv1/input_img_address_out[3]_i_1230_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.710 r  conv1/input_img_address_out_reg[3]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.710    conv1/input_img_address_out_reg[3]_i_937_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.827 r  conv1/input_img_address_out_reg[3]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.827    conv1/input_img_address_out_reg[3]_i_616_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  conv1/input_img_address_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    21.953    conv1/input_img_address_out_reg[3]_i_340_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.070 r  conv1/input_img_address_out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    22.070    conv1/input_img_address_out_reg[3]_i_153_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.299 r  conv1/input_img_address_out_reg[3]_i_86/CO[2]
                         net (fo=1, routed)           0.643    22.942    conv1/input_img_address_out_reg[3]_i_86_n_1
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.310    23.252 r  conv1/input_img_address_out[3]_i_42/O
                         net (fo=19, routed)          0.951    24.204    conv1/input_img_address_out[3]_i_42_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    24.328 r  conv1/input_img_address_out[3]_i_28/O
                         net (fo=2, routed)           0.411    24.739    conv1/input_img_address_out[3]_i_28_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    24.863 r  conv1/input_img_address_out[3]_i_31/O
                         net (fo=1, routed)           0.000    24.863    conv1/input_img_address_out[3]_i_31_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.264 r  conv1/input_img_address_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.264    conv1/input_img_address_out_reg[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.486 r  conv1/input_img_address_out_reg[9]_i_23/O[0]
                         net (fo=7, routed)           0.675    26.160    conv1/A[0]
    SLICE_X31Y14         LUT2 (Prop_lut2_I1_O)        0.299    26.459 r  conv1/input_img_address_out[9]_i_27/O
                         net (fo=1, routed)           0.000    26.459    conv1/input_img_address_out[9]_i_27_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.065 r  conv1/input_img_address_out_reg[9]_i_12/O[3]
                         net (fo=3, routed)           0.678    27.744    conv1/input_img_address_out_reg[9]_i_12_n_4
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.306    28.050 r  conv1/input_img_address_out[9]_i_10__0/O
                         net (fo=1, routed)           0.000    28.050    conv1/input_img_address_out[9]_i_10__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.302 r  conv1/input_img_address_out_reg[9]_i_2__0/O[0]
                         net (fo=3, routed)           0.593    28.894    conv1/PCIN[7]
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.295    29.189 r  conv1/input_img_address_out[7]_i_6__0/O
                         net (fo=1, routed)           0.000    29.189    conv1/input_img_address_out[7]_i_6__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.590 r  conv1/input_img_address_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    29.590    conv1/input_img_address_out_reg[7]_i_1__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.813 r  conv1/input_img_address_out_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    29.813    conv1/input_img_address_out0[8]
    SLICE_X28Y14         FDCE                                         r  conv1/input_img_address_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.442    14.783    conv1/clk_IBUF_BUFG
    SLICE_X28Y14         FDCE                                         r  conv1/input_img_address_out_reg[8]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.062    15.070    conv1/input_img_address_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -29.813    
  -------------------------------------------------------------------
                         slack                                -14.743    

Slack (VIOLATED) :        -14.517ns  (required time - arrival time)
  Source:                 conv1/kernel_pixel_counter_reg[0]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/input_img_address_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 11.195ns (45.792%)  route 13.252ns (54.208%))
  Logic Levels:           35  (CARRY4=22 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.618     5.139    conv1/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  conv1/kernel_pixel_counter_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  conv1/kernel_pixel_counter_reg[0]_replica_4/Q
                         net (fo=10, routed)          0.610     6.205    conv1/kernel_pixel_counter_reg[0]_repN_4
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.150     6.355 r  conv1/input_img_address_out[3]_i_64/O
                         net (fo=1, routed)           0.626     6.981    conv1/kernel_pixel_counter2[0]
    SLICE_X5Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     7.763 r  conv1/input_img_address_out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.763    conv1/input_img_address_out_reg[3]_i_38_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.877 r  conv1/input_img_address_out_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     7.877    conv1/input_img_address_out_reg[3]_i_601_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.991 r  conv1/input_img_address_out_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000     7.991    conv1/input_img_address_out_reg[3]_i_596_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.105 r  conv1/input_img_address_out_reg[3]_i_597/CO[3]
                         net (fo=1, routed)           0.000     8.105    conv1/input_img_address_out_reg[3]_i_597_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  conv1/input_img_address_out_reg[3]_i_627/O[0]
                         net (fo=13, routed)          0.696     9.024    conv1/input_img_address_out_reg[3]_i_627_n_7
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.299     9.323 r  conv1/input_img_address_out[9]_i_151/O
                         net (fo=17, routed)          1.111    10.434    conv1/input_img_address_out[9]_i_151_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.558 r  conv1/input_img_address_out[9]_i_102/O
                         net (fo=16, routed)          0.906    11.464    conv1/input_img_address_out[9]_i_102_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  conv1/input_img_address_out[3]_i_935/O
                         net (fo=1, routed)           0.000    11.588    conv1/input_img_address_out[3]_i_935_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.121 r  conv1/input_img_address_out_reg[3]_i_615/CO[3]
                         net (fo=1, routed)           0.000    12.121    conv1/input_img_address_out_reg[3]_i_615_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.340 r  conv1/input_img_address_out_reg[3]_i_593/O[0]
                         net (fo=2, routed)           0.915    13.255    conv1_n_202
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.295    13.550 r  input_img_address_out[3]_i_329/O
                         net (fo=2, routed)           0.827    14.376    input_img_address_out[3]_i_329_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    14.500 r  input_img_address_out[3]_i_333/O
                         net (fo=1, routed)           0.000    14.500    conv1/input_img_address_out[3]_i_141_0[2]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.898 r  conv1/input_img_address_out_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.898    conv1/input_img_address_out_reg[3]_i_151_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.211 r  conv1/input_img_address_out_reg[3]_i_147/O[3]
                         net (fo=2, routed)           0.770    15.981    conv1_n_277
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.301    16.282 r  input_img_address_out[9]_i_58/O
                         net (fo=2, routed)           0.532    16.814    conv1/input_img_address_out[3]_i_1541[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    17.595 r  conv1/input_img_address_out_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.595    conv1/input_img_address_out_reg[9]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.918 r  conv1/input_img_address_out_reg[9]_i_65/O[1]
                         net (fo=5, routed)           0.522    18.440    conv1_n_91
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.306    18.746 r  input_img_address_out[3]_i_1422/O
                         net (fo=1, routed)           0.000    18.746    conv1/input_img_address_out[3]_i_1413_0[1]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.296 r  conv1/input_img_address_out_reg[3]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    19.296    conv1/input_img_address_out_reg[3]_i_1236_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.518 r  conv1/input_img_address_out_reg[3]_i_952/O[0]
                         net (fo=3, routed)           0.621    20.139    conv1/input_img_address_out_reg[3]_i_952_n_7
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.299    20.438 r  conv1/input_img_address_out[3]_i_1230/O
                         net (fo=1, routed)           0.752    21.190    conv1/input_img_address_out[3]_i_1230_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.710 r  conv1/input_img_address_out_reg[3]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.710    conv1/input_img_address_out_reg[3]_i_937_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.827 r  conv1/input_img_address_out_reg[3]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.827    conv1/input_img_address_out_reg[3]_i_616_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  conv1/input_img_address_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    21.953    conv1/input_img_address_out_reg[3]_i_340_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.070 r  conv1/input_img_address_out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    22.070    conv1/input_img_address_out_reg[3]_i_153_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.299 r  conv1/input_img_address_out_reg[3]_i_86/CO[2]
                         net (fo=1, routed)           0.643    22.942    conv1/input_img_address_out_reg[3]_i_86_n_1
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.310    23.252 r  conv1/input_img_address_out[3]_i_42/O
                         net (fo=19, routed)          0.882    24.134    conv1/input_img_address_out[3]_i_42_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  conv1/input_img_address_out[3]_i_29/O
                         net (fo=1, routed)           0.568    24.826    conv1/input_img_address_out[3]_i_29_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    25.264 r  conv1/input_img_address_out_reg[3]_i_13/O[3]
                         net (fo=9, routed)           0.630    25.894    conv1/output_pixel_counter_reg[31]_0[3]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.306    26.200 r  conv1/input_img_address_out[7]_i_17/O
                         net (fo=1, routed)           0.000    26.200    conv1/input_img_address_out[7]_i_17_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.448 r  conv1/input_img_address_out_reg[7]_i_13/O[3]
                         net (fo=5, routed)           0.656    27.105    conv1/input_img_address_out_reg[7]_i_13_n_4
    SLICE_X30Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.604    27.709 r  conv1/input_img_address_out_reg[9]_i_5/O[1]
                         net (fo=3, routed)           0.456    28.164    conv1/PCIN[4]
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.306    28.470 r  conv1/input_img_address_out[7]_i_4/O
                         net (fo=1, routed)           0.520    28.991    conv1/input_img_address_out[7]_i_4_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    29.587 r  conv1/input_img_address_out_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    29.587    conv1/input_img_address_out0[7]
    SLICE_X28Y13         FDCE                                         r  conv1/input_img_address_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.442    14.783    conv1/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  conv1/input_img_address_out_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y13         FDCE (Setup_fdce_C_D)        0.062    15.070    conv1/input_img_address_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -29.587    
  -------------------------------------------------------------------
                         slack                                -14.517    

Slack (VIOLATED) :        -14.458ns  (required time - arrival time)
  Source:                 conv1/kernel_pixel_counter_reg[0]_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/input_img_address_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.388ns  (logic 11.136ns (45.661%)  route 13.252ns (54.339%))
  Logic Levels:           35  (CARRY4=22 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.618     5.139    conv1/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  conv1/kernel_pixel_counter_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  conv1/kernel_pixel_counter_reg[0]_replica_4/Q
                         net (fo=10, routed)          0.610     6.205    conv1/kernel_pixel_counter_reg[0]_repN_4
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.150     6.355 r  conv1/input_img_address_out[3]_i_64/O
                         net (fo=1, routed)           0.626     6.981    conv1/kernel_pixel_counter2[0]
    SLICE_X5Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     7.763 r  conv1/input_img_address_out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.763    conv1/input_img_address_out_reg[3]_i_38_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.877 r  conv1/input_img_address_out_reg[3]_i_601/CO[3]
                         net (fo=1, routed)           0.000     7.877    conv1/input_img_address_out_reg[3]_i_601_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.991 r  conv1/input_img_address_out_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000     7.991    conv1/input_img_address_out_reg[3]_i_596_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.105 r  conv1/input_img_address_out_reg[3]_i_597/CO[3]
                         net (fo=1, routed)           0.000     8.105    conv1/input_img_address_out_reg[3]_i_597_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  conv1/input_img_address_out_reg[3]_i_627/O[0]
                         net (fo=13, routed)          0.696     9.024    conv1/input_img_address_out_reg[3]_i_627_n_7
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.299     9.323 r  conv1/input_img_address_out[9]_i_151/O
                         net (fo=17, routed)          1.111    10.434    conv1/input_img_address_out[9]_i_151_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.558 r  conv1/input_img_address_out[9]_i_102/O
                         net (fo=16, routed)          0.906    11.464    conv1/input_img_address_out[9]_i_102_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  conv1/input_img_address_out[3]_i_935/O
                         net (fo=1, routed)           0.000    11.588    conv1/input_img_address_out[3]_i_935_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.121 r  conv1/input_img_address_out_reg[3]_i_615/CO[3]
                         net (fo=1, routed)           0.000    12.121    conv1/input_img_address_out_reg[3]_i_615_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.340 r  conv1/input_img_address_out_reg[3]_i_593/O[0]
                         net (fo=2, routed)           0.915    13.255    conv1_n_202
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.295    13.550 r  input_img_address_out[3]_i_329/O
                         net (fo=2, routed)           0.827    14.376    input_img_address_out[3]_i_329_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    14.500 r  input_img_address_out[3]_i_333/O
                         net (fo=1, routed)           0.000    14.500    conv1/input_img_address_out[3]_i_141_0[2]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.898 r  conv1/input_img_address_out_reg[3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.898    conv1/input_img_address_out_reg[3]_i_151_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.211 r  conv1/input_img_address_out_reg[3]_i_147/O[3]
                         net (fo=2, routed)           0.770    15.981    conv1_n_277
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.301    16.282 r  input_img_address_out[9]_i_58/O
                         net (fo=2, routed)           0.532    16.814    conv1/input_img_address_out[3]_i_1541[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    17.595 r  conv1/input_img_address_out_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.595    conv1/input_img_address_out_reg[9]_i_45_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.918 r  conv1/input_img_address_out_reg[9]_i_65/O[1]
                         net (fo=5, routed)           0.522    18.440    conv1_n_91
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.306    18.746 r  input_img_address_out[3]_i_1422/O
                         net (fo=1, routed)           0.000    18.746    conv1/input_img_address_out[3]_i_1413_0[1]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.296 r  conv1/input_img_address_out_reg[3]_i_1236/CO[3]
                         net (fo=1, routed)           0.000    19.296    conv1/input_img_address_out_reg[3]_i_1236_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.518 r  conv1/input_img_address_out_reg[3]_i_952/O[0]
                         net (fo=3, routed)           0.621    20.139    conv1/input_img_address_out_reg[3]_i_952_n_7
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.299    20.438 r  conv1/input_img_address_out[3]_i_1230/O
                         net (fo=1, routed)           0.752    21.190    conv1/input_img_address_out[3]_i_1230_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.710 r  conv1/input_img_address_out_reg[3]_i_937/CO[3]
                         net (fo=1, routed)           0.000    21.710    conv1/input_img_address_out_reg[3]_i_937_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.827 r  conv1/input_img_address_out_reg[3]_i_616/CO[3]
                         net (fo=1, routed)           0.000    21.827    conv1/input_img_address_out_reg[3]_i_616_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.944 r  conv1/input_img_address_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    21.953    conv1/input_img_address_out_reg[3]_i_340_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.070 r  conv1/input_img_address_out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    22.070    conv1/input_img_address_out_reg[3]_i_153_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.299 r  conv1/input_img_address_out_reg[3]_i_86/CO[2]
                         net (fo=1, routed)           0.643    22.942    conv1/input_img_address_out_reg[3]_i_86_n_1
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.310    23.252 r  conv1/input_img_address_out[3]_i_42/O
                         net (fo=19, routed)          0.882    24.134    conv1/input_img_address_out[3]_i_42_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    24.258 r  conv1/input_img_address_out[3]_i_29/O
                         net (fo=1, routed)           0.568    24.826    conv1/input_img_address_out[3]_i_29_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    25.264 r  conv1/input_img_address_out_reg[3]_i_13/O[3]
                         net (fo=9, routed)           0.630    25.894    conv1/output_pixel_counter_reg[31]_0[3]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.306    26.200 r  conv1/input_img_address_out[7]_i_17/O
                         net (fo=1, routed)           0.000    26.200    conv1/input_img_address_out[7]_i_17_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    26.448 r  conv1/input_img_address_out_reg[7]_i_13/O[3]
                         net (fo=5, routed)           0.656    27.105    conv1/input_img_address_out_reg[7]_i_13_n_4
    SLICE_X30Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.604    27.709 r  conv1/input_img_address_out_reg[9]_i_5/O[1]
                         net (fo=3, routed)           0.456    28.164    conv1/PCIN[4]
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.306    28.470 r  conv1/input_img_address_out[7]_i_4/O
                         net (fo=1, routed)           0.520    28.991    conv1/input_img_address_out[7]_i_4_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    29.528 r  conv1/input_img_address_out_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    29.528    conv1/input_img_address_out0[6]
    SLICE_X28Y13         FDCE                                         r  conv1/input_img_address_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.442    14.783    conv1/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  conv1/input_img_address_out_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y13         FDCE (Setup_fdce_C_D)        0.062    15.070    conv1/input_img_address_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -29.528    
  -------------------------------------------------------------------
                         slack                                -14.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pad1/output_img_address_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    pad1/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  pad1/output_img_address_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  pad1/output_img_address_out_reg[5]/Q
                         net (fo=1, routed)           0.148     1.762    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.691    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/output_image_add_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[3]/Q
                         net (fo=1, routed)           0.150     1.764    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.877     2.005    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/input_image_add_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.427%)  route 0.208ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  uart1/uart_communication_unit_1_comm/input_image_add_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart1/uart_communication_unit_1_comm/input_image_add_out_reg[3]/Q
                         net (fo=1, routed)           0.208     1.798    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y3          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y3          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.562     1.445    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X9Y34          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/status_reg_reg[2]/Q
                         net (fo=2, routed)           0.067     1.653    uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.045     1.698 r  uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.698    uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[2]
    SLICE_X8Y34          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.830     1.957    uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y34          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.120     1.578    uart1/axi_uartlite_module_1_auu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pad1/output_img_address_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.958%)  route 0.201ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    pad1/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  pad1/output_img_address_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  pad1/output_img_address_out_reg[6]/Q
                         net (fo=1, routed)           0.201     1.814    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pad1/output_img_address_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.763%)  route 0.202ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    pad1/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  pad1/output_img_address_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  pad1/output_img_address_out_reg[8]/Q
                         net (fo=1, routed)           0.202     1.815    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pad1/output_img_address_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    pad1/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  pad1/output_img_address_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  pad1/output_img_address_out_reg[3]/Q
                         net (fo=1, routed)           0.204     1.817    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.044%)  route 0.185ns (52.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.562     1.445    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.185     1.794    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X10Y34         SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.830     1.957    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X10Y34         SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.662    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pad1/output_img_address_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.451%)  route 0.235ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.566     1.449    pad1/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  pad1/output_img_address_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pad1/output_img_address_out_reg[1]/Q
                         net (fo=1, routed)           0.235     1.826    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.878     2.006    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.691    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.037%)  route 0.135ns (48.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.562     1.445    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X9Y35          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.135     1.721    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X10Y34         SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.830     1.957    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X10Y34         SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.581    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2    pad1/write_delay_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y2    pad1/write_delay_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y3    pad1/write_delay_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y38    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y38    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y35    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y34   uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK



