#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 30 16:21:40 2023
# Process ID: 11952
# Current directory: C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1
# Command line: vivado.exe -log design_1_srcnn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl
# Log file: C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.vds
# Journal file: C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1\vivado.jou
# Running On: 400p1l1760g0513, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17049 MB
#-----------------------------------------------------------
source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 431.723 ; gain = 160.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SPB_Data/ELEN90096-Group-2/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.926 ; gain = 339.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_6ns_10_1_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_mul_5ns_6ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_6ns_10_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_mul_5ns_6ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_10ns_6ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_mul_10ns_6ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_10ns_6ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_mul_10ns_6ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_write' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_burst_converter' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_throttle' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized6' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_throttle' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_write' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_read' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_read' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/ip/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_srcnn_0_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2070.941 ; gain = 588.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2070.941 ; gain = 588.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2070.941 ; gain = 588.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 2071.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2184.816 ; gain = 0.094
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2184.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 2190.273 ; gain = 5.457
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2190.273 ; gain = 708.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2190.273 ; gain = 708.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2190.273 ; gain = 708.258
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6793] RAM ("srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_output_fm_buffer_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6793] RAM ("srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv2_output_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6793] RAM ("srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 18 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 2190.273 ; gain = 708.258
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U36/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U37/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U38/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U26/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '14' bits. [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U26/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '14' bits. [c:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.gen/sources_1/bd/design_1/ipshared/a405/hdl/verilog/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1.v:40]
RAM ("inst/grp_conv1_fu_279/input_fm_buffer_2_0_U/ram_reg") is too shallow (depth = 625) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/grp_conv1_fu_279/input_fm_buffer_2_0_U/ram_reg"
INFO: [Synth 8-6793] RAM ("inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-6793] RAM ("inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 3 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg"
INFO: [Synth 8-6793] RAM ("inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg"
INFO: [Synth 8-6793] RAM ("inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 18 for RAM "inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/grp_conv3_fu_307/input_fm_buffer_U/ram_reg"
RAM ("inst/grp_conv3_fu_307/output_fm_buffer_0_U/ram_reg") is too shallow (depth = 289) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U26/srcnn_ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module srcnn_conv3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module srcnn_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module srcnn_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 2190.273 ; gain = 708.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 2579.340 ; gain = 1097.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:41 . Memory (MB): peak = 2698.727 ; gain = 1216.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_279/output_fm_buffer_1_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/input_fm_buffer_1_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_293/output_fm_buffer_U/ram_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_307/output_fm_buffer_0_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_307/output_fm_buffer_0_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:48 . Memory (MB): peak = 2717.992 ; gain = 1235.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:02:57 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:02:57 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:58 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:02:58 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic             | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0 | C+A*B               | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | A*B                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+A*B        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C          | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3                     | (C'+(A*B)')'        | 10     | 5      | 5      | -      | 14     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3                     | (C'+((D'+A')'*B)')' | 10     | 5      | 5      | 5      | 14     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
+--------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   266|
|2     |DSP48E1         |     5|
|3     |DSP_ALU         |     2|
|4     |DSP_A_B_DATA    |     2|
|6     |DSP_C_DATA      |     2|
|7     |DSP_MULTIPLIER  |     2|
|9     |DSP_M_DATA      |     2|
|10    |DSP_OUTPUT      |     2|
|11    |DSP_PREADD      |     2|
|12    |DSP_PREADD_DATA |     2|
|14    |LUT1            |   178|
|15    |LUT2            |  1056|
|16    |LUT3            |  1543|
|17    |LUT4            |   867|
|18    |LUT5            |   871|
|19    |LUT6            |  1358|
|20    |MUXCY           |   116|
|21    |MUXF7           |    12|
|22    |MUXF8           |     6|
|23    |RAMB18E2        |     5|
|28    |RAMB36E2        |    62|
|43    |SRL16E          |   255|
|44    |XORCY           |    25|
|45    |FDE             |    11|
|46    |FDRE            |  6846|
|47    |FDSE            |     9|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 2732.203 ; gain = 1250.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 229 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:39 . Memory (MB): peak = 2732.203 ; gain = 1130.855
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 2732.203 ; gain = 1250.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 2732.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_conv3_fu_307/output_fm_buffer_0_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2759.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  (CARRY4) => CARRY8: 20 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 11 instances

Synth Design complete | Checksum: 1214cc5c
INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:03:28 . Memory (MB): peak = 2759.176 ; gain = 2252.770
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 4ccb266ec0a9818b
INFO: [Coretcl 2-1174] Renamed 159 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/first_deployment/first_deployment.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 16:25:46 2023...
