Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: unionModulos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "unionModulos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "unionModulos"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : unionModulos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/ProgrammingCounter.vhd" in Library work.
Architecture behavioral of Entity programmingcounter is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/Sumador32B.vhd" in Library work.
Architecture behavioral of Entity sumador32b is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/InstructionMemory.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/registerFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/UnityControl.vhd" in Library work.
Architecture behavioral of Entity unitycontrol is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/SignExtender.vhd" in Library work.
Architecture behavioral of Entity signextender is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/Mux32B.vhd" in Library work.
Architecture behavioral of Entity mux32b is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/Alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/utp.CRIE/Desktop/Procesador__/unionModulos.vhd" in Library work.
Entity <unionmodulos> compiled.
Entity <unionmodulos> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <unionModulos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgrammingCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador32B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <registerFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UnityControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignExtender> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux32B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <unionModulos> in library <work> (Architecture <behavioral>).
Entity <unionModulos> analyzed. Unit <unionModulos> generated.

Analyzing Entity <ProgrammingCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/utp.CRIE/Desktop/Procesador__/ProgrammingCounter.vhd" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dato>
Entity <ProgrammingCounter> analyzed. Unit <ProgrammingCounter> generated.

Analyzing Entity <Sumador32B> in library <work> (Architecture <behavioral>).
Entity <Sumador32B> analyzed. Unit <Sumador32B> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
WARNING:Xst:790 - "C:/Users/utp.CRIE/Desktop/Procesador__/InstructionMemory.vhd" line 40: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <registerFile> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/utp.CRIE/Desktop/Procesador__/registerFile.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ceros>, <regFile>
Entity <registerFile> analyzed. Unit <registerFile> generated.

Analyzing Entity <UnityControl> in library <work> (Architecture <behavioral>).
Entity <UnityControl> analyzed. Unit <UnityControl> generated.

Analyzing Entity <SignExtender> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/utp.CRIE/Desktop/Procesador__/SignExtender.vhd" line 20: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <most>
Entity <SignExtender> analyzed. Unit <SignExtender> generated.

Analyzing Entity <Mux32B> in library <work> (Architecture <behavioral>).
Entity <Mux32B> analyzed. Unit <Mux32B> generated.

Analyzing Entity <Alu> in library <work> (Architecture <behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgrammingCounter>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/ProgrammingCounter.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ProgrammingCounter> synthesized.


Synthesizing Unit <Sumador32B>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/Sumador32B.vhd".
    Found 32-bit adder for signal <SumOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador32B> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/InstructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 40.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <registerFile>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/registerFile.vhd".
WARNING:Xst:653 - Signal <ceros> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 63.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 64.
    Summary:
	inferred  64 Multiplexer(s).
Unit <registerFile> synthesized.


Synthesizing Unit <UnityControl>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/UnityControl.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <AluOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UnityControl> synthesized.


Synthesizing Unit <SignExtender>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/SignExtender.vhd".
WARNING:Xst:1780 - Signal <aux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <SignExtender> synthesized.


Synthesizing Unit <Mux32B>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/Mux32B.vhd".
Unit <Mux32B> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/Alu.vhd".
    Found 32-bit addsub for signal <AluResult$addsub0000>.
    Found 32-bit xor2 for signal <AluResult$xor0000> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <unionModulos>.
    Related source file is "C:/Users/utp.CRIE/Desktop/Procesador__/unionModulos.vhd".
Unit <unionModulos> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Latches                                              : 33
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <AluOp_3> in Unit <UnityControl> is equivalent to the following 2 FFs/Latches, which will be removed : <AluOp_4> <AluOp_5> 
WARNING:Xst:1710 - FF/Latch <AluOp_3> (without init value) has a constant value of 0 in block <UnityControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: Inst_sum32b/Madd_SumOut_cy<1>, aux3<4>, aux4<18>, aux1<4>, aux2<0>, Inst_sum32b/Madd_SumOut_cy<2>, Inst_instructionMemory/Mrom__varindex000018, aux2<4>, Inst_sum32b/Madd_SumOut_cy<3>, Inst_sum32b/Madd_SumOut_lut<0>, Inst_sum32b/Madd_SumOut_cy<0>, aux1<0>.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: aux2<1>, aux4<17>, Inst_instructionMemory/Mrom__varindex000017, aux3<1>, aux1<1>.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: aux3<2>, aux1<2>, Inst_instructionMemory/Mrom__varindex000015, aux4<15>, aux2<2>.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: Inst_instructionMemory/Mrom__varindex000014, aux3<3>, aux1<3>, aux2<3>, aux4<14>.

Optimizing unit <unionModulos> ...

Optimizing unit <Alu> ...

Optimizing unit <registerFile> ...

Optimizing unit <UnityControl> ...
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_26_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_27_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_24_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_25_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_30_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_31_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_28_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_29_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_18_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_19_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_16_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_17_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_22_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_23_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_20_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_0> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_1> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_2> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_3> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_4> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_5> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_6> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_7> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_8> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_9> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_10> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_11> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_12> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_13> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_14> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_15> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_16> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_17> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_18> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_19> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_20> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_21> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_22> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_23> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_24> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_25> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_26> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_27> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_28> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_29> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_30> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_register_file/regFile_21_31> has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block unionModulos, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : unionModulos.ngr
Top Level Output File Name         : unionModulos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1871
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 9
#      LUT3                        : 1084
#      LUT3_D                      : 1
#      LUT4                        : 218
#      LUT4_D                      : 30
#      MUXCY                       : 35
#      MUXF5                       : 292
#      MUXF6                       : 128
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 515
#      LD                          : 3
#      LDE                         : 480
#      LDE_1                       : 32
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      717  out of   4656    15%  
 Number of Slice Flip Flops:            515  out of   9312     5%  
 Number of 4 input LUTs:               1344  out of   9312    14%  
 Number of IOs:                          34
 Number of bonded IOBs:                  33  out of    190    17%  
 Number of GCLKs:                        16  out of     24    66%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                    | Load  |
--------------------------------------------------------------------------------------+------------------------------------------+-------+
Inst_register_file/regFile_0_not00011(Inst_register_file/regFile_0_not00011:O)        | BUFG(*)(Inst_register_file/regFile_0_31) | 32    |
Inst_register_file/regFile_1_cmp_eq00001(Inst_register_file/regFile_1_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_1_31) | 32    |
Inst_register_file/regFile_2_cmp_eq00001(Inst_register_file/regFile_2_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_2_31) | 32    |
Inst_register_file/regFile_3_cmp_eq00001(Inst_register_file/regFile_3_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_3_31) | 32    |
Inst_register_file/regFile_4_cmp_eq00001(Inst_register_file/regFile_4_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_4_31) | 32    |
Inst_register_file/regFile_5_cmp_eq00001(Inst_register_file/regFile_5_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_5_31) | 32    |
Inst_register_file/regFile_6_cmp_eq00001(Inst_register_file/regFile_6_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_6_31) | 32    |
Inst_register_file/regFile_7_cmp_eq00001(Inst_register_file/regFile_7_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_7_31) | 32    |
Inst_register_file/regFile_8_cmp_eq00001(Inst_register_file/regFile_8_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_8_31) | 32    |
Inst_register_file/regFile_9_cmp_eq00001(Inst_register_file/regFile_9_cmp_eq00001:O)  | BUFG(*)(Inst_register_file/regFile_9_31) | 32    |
Inst_register_file/regFile_10_cmp_eq00001(Inst_register_file/regFile_10_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_10_31)| 32    |
Inst_register_file/regFile_11_cmp_eq00001(Inst_register_file/regFile_11_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_11_31)| 32    |
Inst_register_file/regFile_12_cmp_eq00001(Inst_register_file/regFile_12_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_12_31)| 32    |
Inst_register_file/regFile_13_cmp_eq00001(Inst_register_file/regFile_13_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_13_31)| 32    |
Inst_register_file/regFile_14_cmp_eq00001(Inst_register_file/regFile_14_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_14_31)| 32    |
Inst_register_file/regFile_15_cmp_eq00001(Inst_register_file/regFile_15_cmp_eq00001:O)| BUFG(*)(Inst_register_file/regFile_15_31)| 32    |
Inst_UC/AluOp_cmp_eq0000(Inst_UC/AluOp_cmp_eq0000150:O)                               | NONE(*)(Inst_UC/AluOp_2)                 | 3     |
--------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.344ns (Maximum Frequency: 96.678MHz)
   Minimum input arrival time before clock: 25.995ns
   Maximum output required time after clock: 12.998ns
   Maximum combinational path delay: 28.254ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_0_not00011'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_0_0 (LATCH)
  Destination:       Inst_register_file/regFile_0_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_0_not00011 rising
  Destination Clock: Inst_register_file/regFile_0_not00011 rising

  Data Path: Inst_register_file/regFile_0_0 to Inst_register_file/regFile_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.588   0.520  Inst_register_file/regFile_0_0 (Inst_register_file/regFile_0_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_10 (Inst_register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_0_mux0000<31>1 (Inst_register_file/regFile_0_mux0000<31>)
     LDE_1:D                   0.268          Inst_register_file/regFile_0_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_1_0 (LATCH)
  Destination:       Inst_register_file/regFile_1_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_1_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_1_0 to Inst_register_file/regFile_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_1_0 (Inst_register_file/regFile_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_10 (Inst_register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_1_mux0000<31>1 (Inst_register_file/regFile_1_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_1_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_2_0 (LATCH)
  Destination:       Inst_register_file/regFile_2_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_2_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_2_0 to Inst_register_file/regFile_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_2_0 (Inst_register_file/regFile_2_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_93 (Inst_register_file/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_2_mux0000<31>1 (Inst_register_file/regFile_2_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_2_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_3_0 (LATCH)
  Destination:       Inst_register_file/regFile_3_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_3_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_3_0 to Inst_register_file/regFile_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_3_0 (Inst_register_file/regFile_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_93 (Inst_register_file/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_3_mux0000<31>1 (Inst_register_file/regFile_3_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_3_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_4_0 (LATCH)
  Destination:       Inst_register_file/regFile_4_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_4_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_4_0 to Inst_register_file/regFile_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_4_0 (Inst_register_file/regFile_4_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_4_mux0000<31>1 (Inst_register_file/regFile_4_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_4_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_5_0 (LATCH)
  Destination:       Inst_register_file/regFile_5_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_5_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_5_0 to Inst_register_file/regFile_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_5_0 (Inst_register_file/regFile_5_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_5_mux0000<31>1 (Inst_register_file/regFile_5_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_5_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_6_0 (LATCH)
  Destination:       Inst_register_file/regFile_6_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_6_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_6_0 to Inst_register_file/regFile_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_6_0 (Inst_register_file/regFile_6_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_85 (Inst_register_file/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_6_mux0000<31>1 (Inst_register_file/regFile_6_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_6_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_7_0 (LATCH)
  Destination:       Inst_register_file/regFile_7_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_7_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_7_0 to Inst_register_file/regFile_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_7_0 (Inst_register_file/regFile_7_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_85 (Inst_register_file/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_7_mux0000<31>1 (Inst_register_file/regFile_7_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_7_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_8_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_8_0 (LATCH)
  Destination:       Inst_register_file/regFile_8_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_8_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_8_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_8_0 to Inst_register_file/regFile_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_8_0 (Inst_register_file/regFile_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_91 (Inst_register_file/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_8_mux0000<31>1 (Inst_register_file/regFile_8_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_8_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_9_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_9_0 (LATCH)
  Destination:       Inst_register_file/regFile_9_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_9_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_9_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_9_0 to Inst_register_file/regFile_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_9_0 (Inst_register_file/regFile_9_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_91 (Inst_register_file/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_9_mux0000<31>1 (Inst_register_file/regFile_9_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_9_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_10_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_10_0 (LATCH)
  Destination:       Inst_register_file/regFile_10_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_10_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_10_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_10_0 to Inst_register_file/regFile_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_10_0 (Inst_register_file/regFile_10_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_84 (Inst_register_file/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_10_mux0000<31>1 (Inst_register_file/regFile_10_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_10_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_11_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_11_0 (LATCH)
  Destination:       Inst_register_file/regFile_11_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_11_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_11_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_11_0 to Inst_register_file/regFile_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_11_0 (Inst_register_file/regFile_11_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_84 (Inst_register_file/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_11_mux0000<31>1 (Inst_register_file/regFile_11_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_11_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_12_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_12_0 (LATCH)
  Destination:       Inst_register_file/regFile_12_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_12_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_12_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_12_0 to Inst_register_file/regFile_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_12_0 (Inst_register_file/regFile_12_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_83 (Inst_register_file/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_12_mux0000<31>1 (Inst_register_file/regFile_12_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_12_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_13_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_13_0 (LATCH)
  Destination:       Inst_register_file/regFile_13_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_13_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_13_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_13_0 to Inst_register_file/regFile_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_13_0 (Inst_register_file/regFile_13_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_83 (Inst_register_file/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_13_mux0000<31>1 (Inst_register_file/regFile_13_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_13_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_14_cmp_eq00001'
  Clock period: 10.344ns (frequency: 96.678MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.344ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_14_0 (LATCH)
  Destination:       Inst_register_file/regFile_14_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_14_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_14_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_14_0 to Inst_register_file/regFile_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_14_0 (Inst_register_file/regFile_14_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_73 (Inst_register_file/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_14_mux0000<31>1 (Inst_register_file/regFile_14_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_14_31
    ----------------------------------------
    Total                     10.344ns (7.773ns logic, 2.571ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_15_cmp_eq00001'
  Clock period: 10.305ns (frequency: 97.044MHz)
  Total number of paths / destination ports: 2005 / 32
-------------------------------------------------------------------------
Delay:               10.305ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_15_0 (LATCH)
  Destination:       Inst_register_file/regFile_15_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_15_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_15_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_15_0 to Inst_register_file/regFile_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_15_0 (Inst_register_file/regFile_15_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_73 (Inst_register_file/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_15_mux0000<31>1 (Inst_register_file/regFile_15_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_15_31
    ----------------------------------------
    Total                     10.305ns (7.773ns logic, 2.532ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_0_not00011'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_0_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_0_not00011 rising

  Data Path: rst to Inst_register_file/regFile_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_0_mux0000<31>1 (Inst_register_file/regFile_0_mux0000<31>)
     LDE_1:D                   0.268          Inst_register_file/regFile_0_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_1_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_1_mux0000<31>1 (Inst_register_file/regFile_1_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_1_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_2_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_2_mux0000<31>1 (Inst_register_file/regFile_2_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_2_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_3_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_3_mux0000<31>1 (Inst_register_file/regFile_3_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_3_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_4_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_4_mux0000<31>1 (Inst_register_file/regFile_4_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_4_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_5_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_5_mux0000<31>1 (Inst_register_file/regFile_5_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_5_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_6_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_6_mux0000<31>1 (Inst_register_file/regFile_6_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_6_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_7_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_7_mux0000<31>1 (Inst_register_file/regFile_7_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_7_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_8_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_8_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_8_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_8_mux0000<31>1 (Inst_register_file/regFile_8_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_8_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_9_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_9_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_9_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_9_mux0000<31>1 (Inst_register_file/regFile_9_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_9_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_10_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_10_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_10_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_10_mux0000<31>1 (Inst_register_file/regFile_10_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_10_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_11_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_11_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_11_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_11_mux0000<31>1 (Inst_register_file/regFile_11_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_11_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_12_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_12_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_12_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_12_mux0000<31>1 (Inst_register_file/regFile_12_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_12_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_13_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_13_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_13_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_13_mux0000<31>1 (Inst_register_file/regFile_13_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_13_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_14_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_14_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_14_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_14_mux0000<31>1 (Inst_register_file/regFile_14_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_14_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_15_cmp_eq00001'
  Total number of paths / destination ports: 1779481 / 64
-------------------------------------------------------------------------
Offset:              25.995ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_15_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_15_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.923  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_15_mux0000<31>1 (Inst_register_file/regFile_15_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_15_31
    ----------------------------------------
    Total                     25.995ns (15.485ns logic, 10.510ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_UC/AluOp_cmp_eq0000'
  Total number of paths / destination ports: 708 / 3
-------------------------------------------------------------------------
Offset:              17.432ns (Levels of Logic = 17)
  Source:            rst (PAD)
  Destination:       Inst_UC/AluOp_2 (LATCH)
  Destination Clock: Inst_UC/AluOp_cmp_eq0000 falling

  Data Path: rst to Inst_UC/AluOp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT3:I0->O            6   0.612   0.638  Inst_instructionMemory/outInstruction<28>412 (N35)
     LUT4:I1->O            2   0.612   0.410  Inst_instructionMemory/outInstruction<22>1 (aux4<22>)
     LUT4:I2->O            1   0.612   0.360  Inst_UC/AluOp_and0000154_SW0 (N161)
     LUT4:I3->O            3   0.612   0.603  Inst_UC/AluOp_and0000154 (Inst_UC/AluOp_and0000)
     LUT4:I0->O            1   0.612   0.000  Inst_UC/AluOp_mux0001<3>1 (Inst_UC/AluOp_mux0001<3>)
     LD:D                      0.268          Inst_UC/AluOp_2
    ----------------------------------------
    Total                     17.432ns (10.242ns logic, 7.189ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_UC/AluOp_cmp_eq0000'
  Total number of paths / destination ports: 3118 / 32
-------------------------------------------------------------------------
Offset:              12.998ns (Levels of Logic = 33)
  Source:            Inst_UC/AluOp_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_UC/AluOp_cmp_eq0000 falling

  Data Path: Inst_UC/AluOp_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              90   0.588   1.240  Inst_UC/AluOp_1 (Inst_UC/AluOp_1)
     LUT3:I0->O           31   0.612   1.142  Inst_ALU/AluResult_mux00002 (Inst_ALU/AluResult_mux0000)
     LUT3:I1->O            5   0.612   0.690  Inst_mux32b/MuxOut<4>1_SW0 (N106)
     LUT4:I0->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<4> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<4>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.998ns (8.676ns logic, 4.322ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_0_not00011'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_0_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_0_not00011 rising

  Data Path: Inst_register_file/regFile_0_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.588   0.520  Inst_register_file/regFile_0_0 (Inst_register_file/regFile_0_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_10 (Inst_register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_1_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_1_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_1_0 (Inst_register_file/regFile_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_10 (Inst_register_file/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_2_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_2_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_2_0 (Inst_register_file/regFile_2_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_93 (Inst_register_file/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_3_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_3_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_3_0 (Inst_register_file/regFile_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_93 (Inst_register_file/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5 (Inst_register_file/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_4_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_4_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_4_0 (Inst_register_file/regFile_4_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_5_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_5_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_5_0 (Inst_register_file/regFile_5_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_92 (Inst_register_file/Mmux__varindex0001_92)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_6_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_6_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_6_0 (Inst_register_file/regFile_6_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_85 (Inst_register_file/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_7_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_7_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_7_0 (Inst_register_file/regFile_7_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_85 (Inst_register_file/Mmux__varindex0001_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_1 (Inst_register_file/Mmux__varindex0001_7_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6 (Inst_register_file/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_8_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_8_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_8_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_8_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_8_0 (Inst_register_file/regFile_8_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_91 (Inst_register_file/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_9_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_9_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_9_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_9_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_9_0 (Inst_register_file/regFile_9_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_91 (Inst_register_file/Mmux__varindex0001_91)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_10_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_10_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_10_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_10_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_10_0 (Inst_register_file/regFile_10_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_84 (Inst_register_file/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_11_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_11_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_11_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_11_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_11_0 (Inst_register_file/regFile_11_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_84 (Inst_register_file/Mmux__varindex0001_84)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_0 (Inst_register_file/Mmux__varindex0001_7_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_12_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_12_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_12_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_12_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_12_0 (Inst_register_file/regFile_12_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_83 (Inst_register_file/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_13_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_13_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_13_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_13_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_13_0 (Inst_register_file/regFile_13_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_83 (Inst_register_file/Mmux__varindex0001_83)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_14_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_14_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_14_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_14_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_14_0 (Inst_register_file/regFile_14_0)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_73 (Inst_register_file/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.603ns (10.062ns logic, 2.541ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_15_cmp_eq00001'
  Total number of paths / destination ports: 1973 / 32
-------------------------------------------------------------------------
Offset:              12.564ns (Levels of Logic = 40)
  Source:            Inst_register_file/regFile_15_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_15_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_15_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_15_0 (Inst_register_file/regFile_15_0)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_73 (Inst_register_file/Mmux__varindex0001_73)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_1 (Inst_register_file/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_5_f6_0 (Inst_register_file/Mmux__varindex0001_5_f61)
     MUXF7:I1->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7 (Inst_register_file/Mmux__varindex0001_4_f7)
     LUT4:I3->O            2   0.612   0.410  Inst_mux32b/MuxOut<0>54 (aux8<0>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     12.564ns (10.062ns logic, 2.502ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1773881 / 32
-------------------------------------------------------------------------
Delay:               28.254ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       salida<31> (PAD)

  Data Path: rst to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.150  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.612   0.357  Inst_instructionMemory/outInstruction<28>5 (Inst_instructionMemory/outInstruction<28>5)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          25   0.699   1.223  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     XORCY:CI->O          32   0.699   1.225  Inst_sum32b/Madd_SumOut_xor<2> (aux2<2>)
     LUT2:I0->O            1   0.612   0.000  Inst_pc/PCOut<2>1 (aux1<2>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     MUXCY:CI->O           0   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          25   0.699   1.101  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I2->O           13   0.612   0.905  Inst_instructionMemory/outInstruction<21>11 (N16)
     LUT2:I1->O           35   0.612   1.077  aux4<10>1 (aux4<10>)
     LUT4:I3->O          256   0.612   1.285  Inst_instructionMemory/outInstruction<14> (aux4<14>)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_85 (Inst_register_file/Mmux__varindex0000_85)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_7_f5_1 (Inst_register_file/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_6_f6 (Inst_register_file/Mmux__varindex0000_6_f6)
     LUT4:I2->O            3   0.612   0.520  Inst_register_file/CRs1<0>1 (aux6<0>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_lut<0> (Inst_ALU/Maddsub_AluResult_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<0> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<1> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<2> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<3> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<4> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<5> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<6> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<7> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<8> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<9> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<10> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<11> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<12> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<13> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<14> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<15> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<16> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<17> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<18> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<19> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<20> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<21> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<22> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<23> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<24> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<25> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<26> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<27> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<28> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<29> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Maddsub_AluResult_addsub0000_cy<30> (Inst_ALU/Maddsub_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Maddsub_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     MUXF5:S->O           17   0.641   0.893  Inst_ALU/AluResult<31>105 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     28.254ns (17.774ns logic, 10.480ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.21 secs
 
--> 

Total memory usage is 423036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  562 (   0 filtered)
Number of infos    :    4 (   0 filtered)

