
=> dcache off
=> icache off
=> ext4load mmc 0:1 0x907000 stress
72704 bytes read in 128 ms (554.7 KiB/s)
=> go 0x907000
## Starting application at 0x00907000 ...

============================================
        DDR Stress Test (2.9.2) 
        Build: Sep 17 2018, 23:20:58
        NXP Semiconductors.
============================================

============================================
        Chip ID
CHIP ID = i.MX6 Solo/DualLite (0x61)
Internal Revision = TO1.3
============================================

============================================
        Boot Configuration
SRC_SBMR1(0x020d8004) = 0x18005060
SRC_SBMR2(0x020d801c) = 0x22000013
============================================

What ARM core speed would you like to run? 
Type 1 for 800MHz, 2 for 1GHz 
ARM Clock set to 1GHz

============================================
        DDR configuration
BOOT_CFG3[5-4]: 0x00, Single DDR channel.
DDR type is DDR3 
Data width: 32, bank num: 8
Row size: 14, col size: 10
Chip select CSD0 is used 
Density per chip select: 512MB 
============================================

Current Temperature: 49
============================================

Please select the DDR density per chip select (in bytes) on the board 
Type 0 for 2GB; 1 for 1GB; 2 for 512MB; 3 for 256MB; 4 for 128MB; 5 for 64MB; 6 for 32MB  
For maximum supported density (4GB), we can only access up to 3.75GB.  Type 7 to select this 
  DDR density selected (MB): 512


Would do you want to change VDD_SOC_CAP/VDD_ARM_CAP voltage? Type 'y' to run and 'n' to skip


Would do you want run DDR Calibration? Type 'y' to run and 'n' to skip

Calibration will run at DDR frequency 400MHz. Type 'y' to continue.
If you want to run at other DDR frequency. Type 'n'
  Please enter the MR1 value on the initilization script 
  This will be re-programmed into MR1 after write leveling calibration 
  Enter as a 4-digit HEX value, example 0004, then hit enter 
0004DDR Freq: 396 MHz 

ddr_mr1=0x00000004
Start write leveling calibration...
running Write level HW calibration
  MPWLHWERR register read out for factory diagnostics: 
  MPWLHWERR PHY0 = 0x7c787878

Write leveling calibration completed, update the following registers in your initialization script
    MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x0048004D
    MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x003F0041
Write DQS delay result:
   Write DQS0 delay: 77/256 CK
   Write DQS1 delay: 72/256 CK
   Write DQS2 delay: 65/256 CK
   Write DQS3 delay: 63/256 CK


WARNING: write-leveling calibration value is greater than 1/8 CK.
	Per the reference manual, WALAT must be set to 1 in the register MDMISC(0x021B0018).
	This has been performed automatically. 
	However, in addition to updating the calibration values in your DDR initialization, 
	it is also REQUIRED change the value of MDMISC in their DDR initialization as follows: 

    MMDC_MDMISC (0x021b0018) =  0x00011740

Starting DQS gating calibration
. HC_DEL=0x00000000	result[00]=0x00001011
. HC_DEL=0x00000001	result[01]=0x00000001
. HC_DEL=0x00000002	result[02]=0x00000000
. HC_DEL=0x00000003	result[03]=0x00000000
. HC_DEL=0x00000004	result[04]=0x00001111
. HC_DEL=0x00000005	result[05]=0x00001111
. HC_DEL=0x00000006	result[06]=0x00001111
. HC_DEL=0x00000007	result[07]=0x00001111
. HC_DEL=0x00000008	result[08]=0x00001111
. HC_DEL=0x00000009	result[09]=0x00001111
. HC_DEL=0x0000000A	result[0A]=0x00001111
. HC_DEL=0x0000000B	result[0B]=0x00001111
. HC_DEL=0x0000000C	result[0C]=0x00001111
. HC_DEL=0x0000000D	result[0D]=0x00001111
DQS HC delay value low1 = 0x01000102, high1=0x03030303

loop ABS offset to get HW_DG_LOW
. ABS_OFFSET=0x00000000	result[00]=0x00001011
. ABS_OFFSET=0x00000004	result[01]=0x00001010
. ABS_OFFSET=0x00000008	result[02]=0x00001010
. ABS_OFFSET=0x0000000C	result[03]=0x00001010
. ABS_OFFSET=0x00000010	result[04]=0x00001010
. ABS_OFFSET=0x00000014	result[05]=0x00001010
. ABS_OFFSET=0x00000018	result[06]=0x00001010
. ABS_OFFSET=0x0000001C	result[07]=0x00001010
. ABS_OFFSET=0x00000020	result[08]=0x00001010
. ABS_OFFSET=0x00000024	result[09]=0x00001010
. ABS_OFFSET=0x00000028	result[0A]=0x00001010
. ABS_OFFSET=0x0000002C	result[0B]=0x00001010
. ABS_OFFSET=0x00000030	result[0C]=0x00001010
. ABS_OFFSET=0x00000034	result[0D]=0x00001010
. ABS_OFFSET=0x00000038	result[0E]=0x00001010
. ABS_OFFSET=0x0000003C	result[0F]=0x00001010
. ABS_OFFSET=0x00000040	result[10]=0x00001010
. ABS_OFFSET=0x00000044	result[11]=0x00001010
. ABS_OFFSET=0x00000048	result[12]=0x00001010
. ABS_OFFSET=0x0000004C	result[13]=0x00001010
. ABS_OFFSET=0x00000050	result[14]=0x00001010
. ABS_OFFSET=0x00000054	result[15]=0x00001010
. ABS_OFFSET=0x00000058	result[16]=0x00001010
. ABS_OFFSET=0x0000005C	result[17]=0x00001010
. ABS_OFFSET=0x00000060	result[18]=0x00001010
. ABS_OFFSET=0x00000064	result[19]=0x00001010
. ABS_OFFSET=0x00000068	result[1A]=0x00001010
. ABS_OFFSET=0x0000006C	result[1B]=0x00001010
. ABS_OFFSET=0x00000070	result[1C]=0x00001010
. ABS_OFFSET=0x00000074	result[1D]=0x00001010
. ABS_OFFSET=0x00000078	result[1E]=0x00000010
. ABS_OFFSET=0x0000007C	result[1F]=0x00000010

loop ABS offset to get HW_DG_HIGH
. ABS_OFFSET=0x00000000	result[00]=0x00000000
. ABS_OFFSET=0x00000004	result[01]=0x00000000
. ABS_OFFSET=0x00000008	result[02]=0x00000000
. ABS_OFFSET=0x0000000C	result[03]=0x00000000
. ABS_OFFSET=0x00000010	result[04]=0x00000000
. ABS_OFFSET=0x00000014	result[05]=0x00000000
. ABS_OFFSET=0x00000018	result[06]=0x00000000
. ABS_OFFSET=0x0000001C	result[07]=0x00000000
. ABS_OFFSET=0x00000020	result[08]=0x00000000
. ABS_OFFSET=0x00000024	result[09]=0x00000000
. ABS_OFFSET=0x00000028	result[0A]=0x00000100
. ABS_OFFSET=0x0000002C	result[0B]=0x00001100
. ABS_OFFSET=0x00000030	result[0C]=0x00001100
. ABS_OFFSET=0x00000034	result[0D]=0x00001100
. ABS_OFFSET=0x00000038	result[0E]=0x00001100
. ABS_OFFSET=0x0000003C	result[0F]=0x00001100
. ABS_OFFSET=0x00000040	result[10]=0x00001111
. ABS_OFFSET=0x00000044	result[11]=0x00001111
. ABS_OFFSET=0x00000048	result[12]=0x00001111
. ABS_OFFSET=0x0000004C	result[13]=0x00001111
. ABS_OFFSET=0x00000050	result[14]=0x00001111
. ABS_OFFSET=0x00000054	result[15]=0x00001111
. ABS_OFFSET=0x00000058	result[16]=0x00001111
. ABS_OFFSET=0x0000005C	result[17]=0x00001111
. ABS_OFFSET=0x00000060	result[18]=0x00001111
. ABS_OFFSET=0x00000064	result[19]=0x00001111
. ABS_OFFSET=0x00000068	result[1A]=0x00001111
. ABS_OFFSET=0x0000006C	result[1B]=0x00001111
. ABS_OFFSET=0x00000070	result[1C]=0x00001111
. ABS_OFFSET=0x00000074	result[1D]=0x00001111
. ABS_OFFSET=0x00000078	result[1E]=0x00001111
. ABS_OFFSET=0x0000007C	result[1F]=0x00001111


BYTE 0: 
	Start:		 HC=0x01 ABS=0x04
	End:		 HC=0x03 ABS=0x3C
	Mean:		 HC=0x02 ABS=0x20
	End-0.5*tCK:	 HC=0x02 ABS=0x3C
	Final:		 HC=0x02 ABS=0x3C
BYTE 1: 
	Start:		 HC=0x01 ABS=0x00
	End:		 HC=0x03 ABS=0x3C
	Mean:		 HC=0x02 ABS=0x1E
	End-0.5*tCK:	 HC=0x02 ABS=0x3C
	Final:		 HC=0x02 ABS=0x3C
BYTE 2: 
	Start:		 HC=0x00 ABS=0x00
	End:		 HC=0x03 ABS=0x24
	Mean:		 HC=0x01 ABS=0x51
	End-0.5*tCK:	 HC=0x02 ABS=0x24
	Final:		 HC=0x02 ABS=0x24
BYTE 3: 
	Start:		 HC=0x00 ABS=0x78
	End:		 HC=0x03 ABS=0x28
	Mean:		 HC=0x02 ABS=0x10
	End-0.5*tCK:	 HC=0x02 ABS=0x28
	Final:		 HC=0x02 ABS=0x28

DQS calibration MMDC0 MPDGCTRL0 = 0x423C023C, MPDGCTRL1 = 0x02280224

Note: Array result[] holds the DRAM test result of each byte.  
      0: test pass.  1: test fail  
      4 bits respresent the result of 1 byte.    
      result 0001:byte 0 fail. 
      result 0011:byte 0, 1 fail. 

Starting Read calibration...

ABS_OFFSET=0x00000000	result[00]=0x1111
ABS_OFFSET=0x04040404	result[01]=0x1111
ABS_OFFSET=0x08080808	result[02]=0x1111
ABS_OFFSET=0x0C0C0C0C	result[03]=0x1111
ABS_OFFSET=0x10101010	result[04]=0x1111
ABS_OFFSET=0x14141414	result[05]=0x1111
ABS_OFFSET=0x18181818	result[06]=0x0011
ABS_OFFSET=0x1C1C1C1C	result[07]=0x0010
ABS_OFFSET=0x20202020	result[08]=0x0000
ABS_OFFSET=0x24242424	result[09]=0x0000
ABS_OFFSET=0x28282828	result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C	result[0B]=0x0000
ABS_OFFSET=0x30303030	result[0C]=0x0000
ABS_OFFSET=0x34343434	result[0D]=0x0000
ABS_OFFSET=0x38383838	result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C	result[0F]=0x0000
ABS_OFFSET=0x40404040	result[10]=0x0000
ABS_OFFSET=0x44444444	result[11]=0x0000
ABS_OFFSET=0x48484848	result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C	result[13]=0x0000
ABS_OFFSET=0x50505050	result[14]=0x0000
ABS_OFFSET=0x54545454	result[15]=0x0000
ABS_OFFSET=0x58585858	result[16]=0x0000
ABS_OFFSET=0x5C5C5C5C	result[17]=0x0000
ABS_OFFSET=0x60606060	result[18]=0x0000
ABS_OFFSET=0x64646464	result[19]=0x0000
ABS_OFFSET=0x68686868	result[1A]=0x0000
ABS_OFFSET=0x6C6C6C6C	result[1B]=0x1000
ABS_OFFSET=0x70707070	result[1C]=0x1100
ABS_OFFSET=0x74747474	result[1D]=0x1101
ABS_OFFSET=0x78787878	result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C	result[1F]=0x1111

Byte 0: (0x1c - 0x70), middle value:0x46
Byte 1: (0x20 - 0x74), middle value:0x4a
Byte 2: (0x18 - 0x6c), middle value:0x42
Byte 3: (0x18 - 0x68), middle value:0x40

MMDC0 MPRDDLCTL = 0x40424A46

Starting Write calibration...

ABS_OFFSET=0x00000000	result[00]=0x1110
ABS_OFFSET=0x04040404	result[01]=0x1110
ABS_OFFSET=0x08080808	result[02]=0x0000
ABS_OFFSET=0x0C0C0C0C	result[03]=0x0000
ABS_OFFSET=0x10101010	result[04]=0x0000
ABS_OFFSET=0x14141414	result[05]=0x0000
ABS_OFFSET=0x18181818	result[06]=0x0000
ABS_OFFSET=0x1C1C1C1C	result[07]=0x0000
ABS_OFFSET=0x20202020	result[08]=0x0000
ABS_OFFSET=0x24242424	result[09]=0x0000
ABS_OFFSET=0x28282828	result[0A]=0x0000
ABS_OFFSET=0x2C2C2C2C	result[0B]=0x0000
ABS_OFFSET=0x30303030	result[0C]=0x0000
ABS_OFFSET=0x34343434	result[0D]=0x0000
ABS_OFFSET=0x38383838	result[0E]=0x0000
ABS_OFFSET=0x3C3C3C3C	result[0F]=0x0000
ABS_OFFSET=0x40404040	result[10]=0x0000
ABS_OFFSET=0x44444444	result[11]=0x0000
ABS_OFFSET=0x48484848	result[12]=0x0000
ABS_OFFSET=0x4C4C4C4C	result[13]=0x0000
ABS_OFFSET=0x50505050	result[14]=0x0000
ABS_OFFSET=0x54545454	result[15]=0x0000
ABS_OFFSET=0x58585858	result[16]=0x0000
ABS_OFFSET=0x5C5C5C5C	result[17]=0x0000
ABS_OFFSET=0x60606060	result[18]=0x0011
ABS_OFFSET=0x64646464	result[19]=0x0011
ABS_OFFSET=0x68686868	result[1A]=0x1011
ABS_OFFSET=0x6C6C6C6C	result[1B]=0x1111
ABS_OFFSET=0x70707070	result[1C]=0x1111
ABS_OFFSET=0x74747474	result[1D]=0x1111
ABS_OFFSET=0x78787878	result[1E]=0x1111
ABS_OFFSET=0x7C7C7C7C	result[1F]=0x1111

Byte 0: (0x00 - 0x5c), middle value:0x2e
Byte 1: (0x08 - 0x5c), middle value:0x32
Byte 2: (0x08 - 0x68), middle value:0x38
Byte 3: (0x08 - 0x64), middle value:0x36

MMDC0 MPWRDLCTL = 0x3638322E


   MMDC registers updated from calibration 

   Write leveling calibration
   MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x0048004D
   MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x003F0041

   Read DQS Gating calibration
   MPDGCTRL0 PHY0 (0x021b083c) = 0x423C023C
   MPDGCTRL1 PHY0 (0x021b0840) = 0x02280224

   Read calibration
   MPRDDLCTL PHY0 (0x021b0848) = 0x40424A46

   Write calibration
   MPWRDLCTL PHY0 (0x021b0850) = 0x3638322E


Success: DDR calibration completed!!!

The DDR stress test can run with an incrementing frequency or at a static freq 
To run at a static freq, simply set the start freq and end freq to the same value 
Would do you want run DDR Stress Test? Type 'y' to run and 'n' to skip

