// Seed: 2861625423
module module_0;
  wire id_1;
  ;
  assign id_1 = 1;
  assign module_2.id_0 = 0;
  assign module_1.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri   id_2,
    output tri0  id_3,
    output tri   id_4
);
  wire id_6;
  assign id_3 = -1;
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd32,
    parameter id_4 = 32'd60
) (
    output wire  id_0,
    input  uwire _id_1
);
  parameter id_3 = 1;
  assign id_0 = id_0++;
  wire _id_4;
  wire [-1 : id_1]
      id_5[1 : id_4][-1  *  1  -  {  -1  !==  -1  ,  id_1  } : 1 'b0][~  id_1 : -1 'b0];
  module_0 modCall_1 ();
endmodule
