
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. BaseDesign, 2494, 6418, 1017, 102, 4, 81, 7, 4, 9
.	. CORERESET_PF_C0, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	. CoreJTAGDebug_TRSTN_C0, 17, 109, 0, 102, 0, 0, 0, 2, 0
.	.	. COREJTAGDEBUG_Z1, 17, 109, 0, 102, 0, 0, 0, 2, 0
.	.	.	. COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0, 17, 106, 0, 68, 0, 0, 0, 0, 0
.	.	.	.	. corejtagdebug_bufd_34s, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	.	.	.	. corejtagdebug_bufd_34s_0, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	.	.	. corejtagdebug_bufd_34s_2, 0, 0, 0, 34, 0, 0, 0, 0, 0
.	. CoreTimer_C0, 118, 89, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_32s_1s_19s_0s, 118, 89, 44, 0, 0, 0, 0, 0, 0
.	. MIV_ESS_C0, 158, 273, 19, 0, 0, 0, 0, 0, 0
.	.	. MIV_APB3_Z4, 0, 81, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_APB3_MUXPTOB3, 0, 71, 0, 0, 0, 0, 0, 0, 0
.	.	. MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2, 24, 15, 0, 0, 0, 0, 0, 0, 0
.	.	. MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3, 114, 138, 19, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s, 90, 107, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 24, 5, 0, 0, 0, 0, 0, 0
.	.	. MIV_ESS_RESET_CTRL_26s_32768s_0s, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. MIV_PLIC_2s_26s_0s, 19, 39, 0, 0, 0, 0, 0, 0, 0
.	.	.	. apb_interface_0s_4096_8192_2097156, 7, 27, 0, 0, 0, 0, 0, 0, 0
.	.	.	. interrupt_claim_complete_2s_0s, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	. interrupt_enable_register_0s, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. interrupt_enable_register_0s_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. interrupt_pending_register_0s, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	. interrupt_pending_register_0s_0, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	. plic_gateway_0s, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. plic_gateway_0s_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	. MIV_RV32_CFG1_C0, 2107, 5837, 913, 0, 4, 16, 7, 0, 0
.	.	. MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13, 2107, 5836, 913, 0, 4, 16, 7, 0, 0
.	.	.	. miv_rv32_ipcore_Z11, 2107, 5836, 913, 0, 4, 16, 7, 0, 0
.	.	.	.	. miv_rv32_hart_Z9, 973, 3715, 711, 0, 4, 0, 6, 0, 0
.	.	.	.	.	. miv_rv32_expipe_Z8, 731, 3015, 675, 0, 4, 0, 6, 0, 0
.	.	.	.	.	.	. miv_rv32_bcu, 0, 46, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_decode_1s_1s_0s, 0, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_privarch_Z7, 257, 775, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_decode_0s_1s_0s, 0, 67, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_0s_0s_6, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_12, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_7, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4, 1, 406, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_30s_1s_536870913, 30, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_31s_0s_0s, 31, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_0s_0s_0, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_0s_0s_1, 32, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_0_0, 32, 34, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_0_1, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968, 32, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_3s_1s_0s_0, 3, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_5s_1s_0, 5, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_priv_irq_3s_0_0, 4, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s_0, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. miv_rv32_irq_reg_0s_2, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0, 169, 1047, 551, 0, 4, 0, 0, 0, 0
.	.	.	.	.	.	.	. miv_rv32_mul_2s_18446744073709551615s, 1, 497, 255, 0, 4, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_gpr_ram_0s_0_0s_32s, 20, 41, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. miv_rv32_gpr_ram_array_32s_6s_32s, 0, 6, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. miv_rv32_idecode_1_1s_1s_0s, 0, 1062, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6, 220, 519, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_ifu_iab_32s_2s_3s_2s_0s, 215, 316, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_lsu_32s_2s_1s_2s_2s, 22, 181, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5, 59, 134, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0_0, 4, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5, 115, 164, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_rr_pri_arb_2s_1s_1s_MIV_RV32_CFG1_C0, 4, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_debug_1s, 664, 1086, 56, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_dtm_jtag_1s, 109, 209, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_du, 379, 778, 56, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_debug_sba, 166, 709, 56, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_fifo_34s_1s_1s, 80, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_debug_fifo_41s_1s_1s, 96, 54, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_interconnect_Z10, 63, 426, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. miv_rv32_buffer_11s_2s_1s_1s, 33, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_buffer_6s_2s_1s_1s, 21, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s, 9, 29, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. miv_rv32_buffer_7s_2s_1s_1s, 5, 9, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. miv_rv32_csr_gpr_state_reg_1s_1s_0s_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820, 176, 132, 146, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_rv32_subsys_tcm_Z12, 57, 145, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	.	. miv_rv32_rr_pri_arb_3s_1s_1s, 3, 11, 0, 0, 0, 0, 0, 0, 0
.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. PF_DPSRAM_C0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	. PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. PF_INIT_MONITOR_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. PF_SRAM_AHB_C0, 40, 91, 0, 0, 0, 64, 0, 0, 0
.	.	. PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14, 40, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15, 40, 37, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM, 0, 54, 0, 0, 0, 64, 0, 0, 0
.	. sram_test_module, 38, 18, 41, 0, 0, 0, 0, 0, 0