# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lstm_ar.srcs/sources_1/new" \
"softMax_v2_tb_func_synth.v" \
"../../../../../lstm_ar.srcs/sources_1/imports/rtl/bram_memory.v" \
"../../../../../lstm_ar.srcs/sim_1/new/softMax_v2_tb.v" \

# Do not sort compile order
nosort
