
OME Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac1c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00056978  0800adfc  0800adfc  0000bdfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08061774  08061774  00063080  2**0
                  CONTENTS
  4 .ARM          00000008  08061774  08061774  00062774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0806177c  0806177c  00063080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0806177c  0806177c  0006277c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08061780  08061780  00062780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08061784  00063000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b7c  20000080  08061804  00063080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bfc  08061804  00063bfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00063080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024741  00000000  00000000  000630b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a5c  00000000  00000000  000877f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000026a8  00000000  00000000  0008d250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d6f  00000000  00000000  0008f8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032f76  00000000  00000000  00091667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029642  00000000  00000000  000c45dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013109e  00000000  00000000  000edc1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021ecbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b0f0  00000000  00000000  0021ed00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00229df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ade4 	.word	0x0800ade4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	0800ade4 	.word	0x0800ade4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Game>:
} GAMEOVER_states_t;

// ------------- Public function implementations --------------

// Funkcija, ki implementira nad-avtomat Game().
void Game() {
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
    static GAME_states_t state = GAME_INTRO_STATE; // shranimo stanje avtomata
    uint8_t exit_value = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	71fb      	strb	r3, [r7, #7]

    switch (state) {
 8000682:	4b22      	ldr	r3, [pc, #136]	@ (800070c <Game+0x94>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d01c      	beq.n	80006c4 <Game+0x4c>
 800068a:	2b02      	cmp	r3, #2
 800068c:	dc25      	bgt.n	80006da <Game+0x62>
 800068e:	2b00      	cmp	r3, #0
 8000690:	d002      	beq.n	8000698 <Game+0x20>
 8000692:	2b01      	cmp	r3, #1
 8000694:	d00b      	beq.n	80006ae <Game+0x36>
 8000696:	e020      	b.n	80006da <Game+0x62>
        case GAME_INTRO_STATE:
            exit_value = Intro();
 8000698:	f000 f83c 	bl	8000714 <Intro>
 800069c:	4603      	mov	r3, r0
 800069e:	71fb      	strb	r3, [r7, #7]
            if (exit_value != 0)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d029      	beq.n	80006fa <Game+0x82>
                state = GAME_PLAY_STATE;
 80006a6:	4b19      	ldr	r3, [pc, #100]	@ (800070c <Game+0x94>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]
            break;
 80006ac:	e025      	b.n	80006fa <Game+0x82>

        case GAME_PLAY_STATE:
            exit_value = GamePlay();
 80006ae:	f000 f8b1 	bl	8000814 <GamePlay>
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
            if (exit_value != 0)
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d020      	beq.n	80006fe <Game+0x86>
                state = GAME_OVER_STATE;
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <Game+0x94>)
 80006be:	2202      	movs	r2, #2
 80006c0:	701a      	strb	r2, [r3, #0]
            break;
 80006c2:	e01c      	b.n	80006fe <Game+0x86>

        case GAME_OVER_STATE:
            exit_value = GameOver();
 80006c4:	f000 f918 	bl	80008f8 <GameOver>
 80006c8:	4603      	mov	r3, r0
 80006ca:	71fb      	strb	r3, [r7, #7]
            if (exit_value != 0)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d017      	beq.n	8000702 <Game+0x8a>
                state = GAME_INTRO_STATE;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <Game+0x94>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
            break;
 80006d8:	e013      	b.n	8000702 <Game+0x8a>

        default:
            printf("Game(): Error - undefined state (%d)", state);
 80006da:	4b0c      	ldr	r3, [pc, #48]	@ (800070c <Game+0x94>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	4619      	mov	r1, r3
 80006e0:	480b      	ldr	r0, [pc, #44]	@ (8000710 <Game+0x98>)
 80006e2:	f009 fab9 	bl	8009c58 <iprintf>
            HAL_Delay(5000);
 80006e6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ea:	f002 fcc1 	bl	8003070 <HAL_Delay>
            state = GAME_INTRO_STATE;
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <Game+0x94>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	71fb      	strb	r3, [r7, #7]
            break;
 80006f8:	e004      	b.n	8000704 <Game+0x8c>
            break;
 80006fa:	bf00      	nop
 80006fc:	e002      	b.n	8000704 <Game+0x8c>
            break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <Game+0x8c>
            break;
 8000702:	bf00      	nop
    }
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	2000009c 	.word	0x2000009c
 8000710:	0800adfc 	.word	0x0800adfc

08000714 <Intro>:

// implementacija podavtomata intro
uint8_t Intro() {
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
    #define INTRO_DELAY_BEFORE_KBD_ACTIVE 3000
    static INTRO_states_t state = INTRO_INIT;
    uint8_t exit_value = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	73fb      	strb	r3, [r7, #15]
    buttons_enum_t key;
    static stopwatch_handle_t stopwatch;

    switch (state) {
 800071e:	4b37      	ldr	r3, [pc, #220]	@ (80007fc <Intro+0xe8>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b02      	cmp	r3, #2
 8000724:	d046      	beq.n	80007b4 <Intro+0xa0>
 8000726:	2b02      	cmp	r3, #2
 8000728:	dc51      	bgt.n	80007ce <Intro+0xba>
 800072a:	2b00      	cmp	r3, #0
 800072c:	d002      	beq.n	8000734 <Intro+0x20>
 800072e:	2b01      	cmp	r3, #1
 8000730:	d032      	beq.n	8000798 <Intro+0x84>
 8000732:	e04c      	b.n	80007ce <Intro+0xba>
        case INTRO_INIT:
            OBJ_init();
 8000734:	f000 ffbe 	bl	80016b4 <OBJ_init>
            GFX_draw_gfx_object(&background);
 8000738:	4831      	ldr	r0, [pc, #196]	@ (8000800 <Intro+0xec>)
 800073a:	f000 f9ea 	bl	8000b12 <GFX_draw_gfx_object>
            GFX_draw_one_gfx_object_on_background(&intro_sprite, &background);
 800073e:	4930      	ldr	r1, [pc, #192]	@ (8000800 <Intro+0xec>)
 8000740:	4830      	ldr	r0, [pc, #192]	@ (8000804 <Intro+0xf0>)
 8000742:	f000 fe5f 	bl	8001404 <GFX_draw_one_gfx_object_on_background>
            TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000746:	4830      	ldr	r0, [pc, #192]	@ (8000808 <Intro+0xf4>)
 8000748:	f008 fc58 	bl	8008ffc <TIMUT_stopwatch_set_time_mark>
            int a = 0x01;
 800074c:	2301      	movs	r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
            while (1) {
                LEDs_write(a);
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	4618      	mov	r0, r3
 8000756:	f007 fd6b 	bl	8008230 <LEDs_write>
                HAL_Delay(100);
 800075a:	2064      	movs	r0, #100	@ 0x64
 800075c:	f002 fc88 	bl	8003070 <HAL_Delay>
                a = a << 1;
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	60bb      	str	r3, [r7, #8]
                if (a == 0x80) {
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b80      	cmp	r3, #128	@ 0x80
 800076a:	d101      	bne.n	8000770 <Intro+0x5c>
                    a = 0x01;
 800076c:	2301      	movs	r3, #1
 800076e:	60bb      	str	r3, [r7, #8]
                }
                if (TIMUT_get_stopwatch_elapsed_time(&stopwatch) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 8000770:	4825      	ldr	r0, [pc, #148]	@ (8000808 <Intro+0xf4>)
 8000772:	f008 fc60 	bl	8009036 <TIMUT_get_stopwatch_elapsed_time>
 8000776:	4603      	mov	r3, r0
 8000778:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800077c:	4293      	cmp	r3, r2
 800077e:	d9e7      	bls.n	8000750 <Intro+0x3c>
                    LEDs_off(0xFF);
 8000780:	20ff      	movs	r0, #255	@ 0xff
 8000782:	f007 fd27 	bl	80081d4 <LEDs_off>
                    break;
 8000786:	bf00      	nop
                }
            }
            KBD_flush();
 8000788:	f008 f8a0 	bl	80088cc <KBD_flush>
            state = INTRO_PRESS_ANY_KEY;
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <Intro+0xe8>)
 800078e:	2201      	movs	r2, #1
 8000790:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	73fb      	strb	r3, [r7, #15]
            break;
 8000796:	e02b      	b.n	80007f0 <Intro+0xdc>

        case INTRO_PRESS_ANY_KEY:
            GFX_clear_gfx_object_on_background(&intro_sprite, &background);
 8000798:	4919      	ldr	r1, [pc, #100]	@ (8000800 <Intro+0xec>)
 800079a:	481a      	ldr	r0, [pc, #104]	@ (8000804 <Intro+0xf0>)
 800079c:	f000 fef8 	bl	8001590 <GFX_clear_gfx_object_on_background>
            GFX_draw_one_gfx_object_on_background(&press_ok_sprite, &background);
 80007a0:	4917      	ldr	r1, [pc, #92]	@ (8000800 <Intro+0xec>)
 80007a2:	481a      	ldr	r0, [pc, #104]	@ (800080c <Intro+0xf8>)
 80007a4:	f000 fe2e 	bl	8001404 <GFX_draw_one_gfx_object_on_background>
            state = INTRO_WAIT_FOR_ANY_KEY;
 80007a8:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <Intro+0xe8>)
 80007aa:	2202      	movs	r2, #2
 80007ac:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	73fb      	strb	r3, [r7, #15]
            break;
 80007b2:	e01d      	b.n	80007f0 <Intro+0xdc>

        case INTRO_WAIT_FOR_ANY_KEY:
            key = KBD_get_pressed_key();
 80007b4:	f008 f876 	bl	80088a4 <KBD_get_pressed_key>
 80007b8:	4603      	mov	r3, r0
 80007ba:	71fb      	strb	r3, [r7, #7]
            if (key != BTN_NONE) {
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	2b07      	cmp	r3, #7
 80007c0:	d015      	beq.n	80007ee <Intro+0xda>
                state = INTRO_INIT;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <Intro+0xe8>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
                exit_value = 1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80007cc:	e00f      	b.n	80007ee <Intro+0xda>

        default:
            printf("Intro(): Error - unknown state (%d)", state);
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <Intro+0xe8>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	4619      	mov	r1, r3
 80007d4:	480e      	ldr	r0, [pc, #56]	@ (8000810 <Intro+0xfc>)
 80007d6:	f009 fa3f 	bl	8009c58 <iprintf>
            HAL_Delay(5000);
 80007da:	f241 3088 	movw	r0, #5000	@ 0x1388
 80007de:	f002 fc47 	bl	8003070 <HAL_Delay>
            state = INTRO_INIT;
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <Intro+0xe8>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	73fb      	strb	r3, [r7, #15]
            break;
 80007ec:	e000      	b.n	80007f0 <Intro+0xdc>
            break;
 80007ee:	bf00      	nop
    }

    return exit_value;
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000009d 	.word	0x2000009d
 8000800:	2000017c 	.word	0x2000017c
 8000804:	20000130 	.word	0x20000130
 8000808:	200000a0 	.word	0x200000a0
 800080c:	20000214 	.word	0x20000214
 8000810:	0800ae24 	.word	0x0800ae24

08000814 <GamePlay>:

// implementacija podavtomata GamePlay
uint8_t GamePlay() {
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	f107 0318 	add.w	r3, r7, #24
 800081e:	603b      	str	r3, [r7, #0]
    static GAMEPLAY_states_t gameplay_state = GAMEPLAY_INIT;
    uint8_t exit_value = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	73fb      	strb	r3, [r7, #15]
    static stopwatch_handle_t stopwatch;
    buttons_enum_t pressed_button = BTN_NONE;
 8000824:	2307      	movs	r3, #7
 8000826:	73bb      	strb	r3, [r7, #14]
            GFX_draw_one_gfx_object_on_background(&bird, &background);
            GFX_update_moving_gfx_object_location(&bird);
        }
    }

    switch (gameplay_state) {
 8000828:	4b2b      	ldr	r3, [pc, #172]	@ (80008d8 <GamePlay+0xc4>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <GamePlay+0x22>
 8000830:	2b01      	cmp	r3, #1
 8000832:	d028      	beq.n	8000886 <GamePlay+0x72>
 8000834:	e03a      	b.n	80008ac <GamePlay+0x98>
        case GAMEPLAY_INIT:
            OBJ_init();
 8000836:	f000 ff3d 	bl	80016b4 <OBJ_init>
            OBJ_set_score_text_value(game_status.score);
 800083a:	4b28      	ldr	r3, [pc, #160]	@ (80008dc <GamePlay+0xc8>)
 800083c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000840:	4618      	mov	r0, r3
 8000842:	f001 f8e1 	bl	8001a08 <OBJ_set_score_text_value>
            GFX_display_text_object(&score_box_title);
 8000846:	4826      	ldr	r0, [pc, #152]	@ (80008e0 <GamePlay+0xcc>)
 8000848:	f000 ff06 	bl	8001658 <GFX_display_text_object>
            GFX_display_text_object(&score_text);
 800084c:	4825      	ldr	r0, [pc, #148]	@ (80008e4 <GamePlay+0xd0>)
 800084e:	f000 ff03 	bl	8001658 <GFX_display_text_object>
            OBJ_init_settings();
 8000852:	f000 ff47 	bl	80016e4 <OBJ_init_settings>
            MATH_init_random_generator();
 8000856:	f000 ff23 	bl	80016a0 <MATH_init_random_generator>
            int x = 3;
 800085a:	2303      	movs	r3, #3
 800085c:	60bb      	str	r3, [r7, #8]
            int y = 4;
 800085e:	2304      	movs	r3, #4
 8000860:	607b      	str	r3, [r7, #4]
            GFX_draw_one_gfx_object_on_background(&bird, &background);
 8000862:	4921      	ldr	r1, [pc, #132]	@ (80008e8 <GamePlay+0xd4>)
 8000864:	4821      	ldr	r0, [pc, #132]	@ (80008ec <GamePlay+0xd8>)
 8000866:	f000 fdcd 	bl	8001404 <GFX_draw_one_gfx_object_on_background>
            GFX_set_gfx_object_velocity(&bird, x, y);
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	b25b      	sxtb	r3, r3
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	b252      	sxtb	r2, r2
 8000872:	4619      	mov	r1, r3
 8000874:	481d      	ldr	r0, [pc, #116]	@ (80008ec <GamePlay+0xd8>)
 8000876:	f000 faf5 	bl	8000e64 <GFX_set_gfx_object_velocity>
            gameplay_state = GAMEPLAY_JUMP;
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <GamePlay+0xc4>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]
            break;
 8000884:	e022      	b.n	80008cc <GamePlay+0xb8>

        case GAMEPLAY_JUMP:
            KBD_flush();
 8000886:	f008 f821 	bl	80088cc <KBD_flush>
            GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 800088a:	4917      	ldr	r1, [pc, #92]	@ (80008e8 <GamePlay+0xd4>)
 800088c:	4818      	ldr	r0, [pc, #96]	@ (80008f0 <GamePlay+0xdc>)
 800088e:	f000 fe7f 	bl	8001590 <GFX_clear_gfx_object_on_background>
            while (1) {
                KBD_scan();
 8000892:	f007 ff99 	bl	80087c8 <KBD_scan>
                pressed_button = KBD_get_pressed_key();
 8000896:	f008 f805 	bl	80088a4 <KBD_get_pressed_key>
 800089a:	4603      	mov	r3, r0
 800089c:	73bb      	strb	r3, [r7, #14]
                if (pressed_button == BTN_OK) {
 800089e:	7bbb      	ldrb	r3, [r7, #14]
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d1f6      	bne.n	8000892 <GamePlay+0x7e>
                    GFX_update_moving_gfx_object_location(&bird);
 80008a4:	4811      	ldr	r0, [pc, #68]	@ (80008ec <GamePlay+0xd8>)
 80008a6:	f000 fb40 	bl	8000f2a <GFX_update_moving_gfx_object_location>
                KBD_scan();
 80008aa:	e7f2      	b.n	8000892 <GamePlay+0x7e>
                }
            }
            break;

        default:
            printf("GamePlay(): Error - unknown state (%d)", gameplay_state);
 80008ac:	4b0a      	ldr	r3, [pc, #40]	@ (80008d8 <GamePlay+0xc4>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	4619      	mov	r1, r3
 80008b2:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <GamePlay+0xe0>)
 80008b4:	f009 f9d0 	bl	8009c58 <iprintf>
            HAL_Delay(5000);
 80008b8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008bc:	f002 fbd8 	bl	8003070 <HAL_Delay>
            gameplay_state = GAMEPLAY_INIT;
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <GamePlay+0xc4>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	73fb      	strb	r3, [r7, #15]
            break;
 80008ca:	bf00      	nop
    }

    return exit_value;
 80008cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3710      	adds	r7, #16
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	200000a8 	.word	0x200000a8
 80008dc:	20000108 	.word	0x20000108
 80008e0:	200002ac 	.word	0x200002ac
 80008e4:	200002c0 	.word	0x200002c0
 80008e8:	2000017c 	.word	0x2000017c
 80008ec:	20000260 	.word	0x20000260
 80008f0:	20000214 	.word	0x20000214
 80008f4:	0800ae48 	.word	0x0800ae48

080008f8 <GameOver>:

// implementacija podavtomata game over
uint8_t GameOver() {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
    #define GAMEOVER_DELAY_BEFORE_KBD_ACTIVE 3000
    static GAMEOVER_states_t state = GAMEOVER_SCREEN;
    uint8_t exit_value = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	73fb      	strb	r3, [r7, #15]
    static stopwatch_handle_t stopwatch;
    buttons_enum_t key;

    switch (state) {
 8000902:	4b2f      	ldr	r3, [pc, #188]	@ (80009c0 <GameOver+0xc8>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d002      	beq.n	8000910 <GameOver+0x18>
 800090a:	2b01      	cmp	r3, #1
 800090c:	d02d      	beq.n	800096a <GameOver+0x72>
 800090e:	e041      	b.n	8000994 <GameOver+0x9c>
        case GAMEOVER_SCREEN:
            GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 8000910:	492c      	ldr	r1, [pc, #176]	@ (80009c4 <GameOver+0xcc>)
 8000912:	482d      	ldr	r0, [pc, #180]	@ (80009c8 <GameOver+0xd0>)
 8000914:	f000 fd76 	bl	8001404 <GFX_draw_one_gfx_object_on_background>
            KBD_flush();
 8000918:	f007 ffd8 	bl	80088cc <KBD_flush>
            int a = 0x01;
 800091c:	2301      	movs	r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
            TIMUT_stopwatch_set_time_mark(&stopwatch);
 8000920:	482a      	ldr	r0, [pc, #168]	@ (80009cc <GameOver+0xd4>)
 8000922:	f008 fb6b 	bl	8008ffc <TIMUT_stopwatch_set_time_mark>
            while (1) {
                LEDs_write(a);
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f007 fc80 	bl	8008230 <LEDs_write>
                HAL_Delay(100);
 8000930:	2064      	movs	r0, #100	@ 0x64
 8000932:	f002 fb9d 	bl	8003070 <HAL_Delay>
                a = a << 1;
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	60bb      	str	r3, [r7, #8]
                if (a == 0x80) {
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	2b80      	cmp	r3, #128	@ 0x80
 8000940:	d101      	bne.n	8000946 <GameOver+0x4e>
                    a = 0x01;
 8000942:	2301      	movs	r3, #1
 8000944:	60bb      	str	r3, [r7, #8]
                }
                if (TIMUT_get_stopwatch_elapsed_time(&stopwatch) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 8000946:	4821      	ldr	r0, [pc, #132]	@ (80009cc <GameOver+0xd4>)
 8000948:	f008 fb75 	bl	8009036 <TIMUT_get_stopwatch_elapsed_time>
 800094c:	4603      	mov	r3, r0
 800094e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000952:	4293      	cmp	r3, r2
 8000954:	d9e7      	bls.n	8000926 <GameOver+0x2e>
                    LEDs_off(0xFF);
 8000956:	20ff      	movs	r0, #255	@ 0xff
 8000958:	f007 fc3c 	bl	80081d4 <LEDs_off>
                    break;
 800095c:	bf00      	nop
                }
            }
            state = GAMEOVER_WAIT_FOR_ANY_KEY;
 800095e:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <GameOver+0xc8>)
 8000960:	2201      	movs	r2, #1
 8000962:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	73fb      	strb	r3, [r7, #15]
            break;
 8000968:	e025      	b.n	80009b6 <GameOver+0xbe>

        case GAMEOVER_WAIT_FOR_ANY_KEY:
            key = KBD_get_pressed_key();
 800096a:	f007 ff9b 	bl	80088a4 <KBD_get_pressed_key>
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
            if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch) > 10000) || (key != BTN_NONE)) {
 8000972:	4816      	ldr	r0, [pc, #88]	@ (80009cc <GameOver+0xd4>)
 8000974:	f008 fb5f 	bl	8009036 <TIMUT_get_stopwatch_elapsed_time>
 8000978:	4603      	mov	r3, r0
 800097a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800097e:	4293      	cmp	r3, r2
 8000980:	d802      	bhi.n	8000988 <GameOver+0x90>
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	2b07      	cmp	r3, #7
 8000986:	d015      	beq.n	80009b4 <GameOver+0xbc>
                state = GAMEOVER_SCREEN;
 8000988:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <GameOver+0xc8>)
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]
                exit_value = 1;
 800098e:	2301      	movs	r3, #1
 8000990:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8000992:	e00f      	b.n	80009b4 <GameOver+0xbc>

        default:
            printf("GameOver(): Error - unknown state (%d)", state);
 8000994:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <GameOver+0xc8>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <GameOver+0xd8>)
 800099c:	f009 f95c 	bl	8009c58 <iprintf>
            HAL_Delay(5000);
 80009a0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80009a4:	f002 fb64 	bl	8003070 <HAL_Delay>
            state = GAMEOVER_SCREEN;
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <GameOver+0xc8>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
            exit_value = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	73fb      	strb	r3, [r7, #15]
            break;
 80009b2:	e000      	b.n	80009b6 <GameOver+0xbe>
            break;
 80009b4:	bf00      	nop
    }

    return exit_value;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3710      	adds	r7, #16
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000a9 	.word	0x200000a9
 80009c4:	2000017c 	.word	0x2000017c
 80009c8:	200001c8 	.word	0x200001c8
 80009cc:	200000ac 	.word	0x200000ac
 80009d0:	0800ae70 	.word	0x0800ae70

080009d4 <GFX_get_image_pixel>:



// coordinates (x_img,y_img) are given in the image coordinate system
uint16_t GFX_get_image_pixel(image_object_t *img, int16_t x_img, int16_t y_img)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	460b      	mov	r3, r1
 80009de:	807b      	strh	r3, [r7, #2]
 80009e0:	4613      	mov	r3, r2
 80009e2:	803b      	strh	r3, [r7, #0]
	uint32_t i;

	// coordinates (x_img,y_img) are from image coordinate system
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 80009e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	db20      	blt.n	8000a2e <GFX_get_image_pixel+0x5a>
 80009ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	8892      	ldrh	r2, [r2, #4]
 80009f4:	4293      	cmp	r3, r2
 80009f6:	da1a      	bge.n	8000a2e <GFX_get_image_pixel+0x5a>
 80009f8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	db16      	blt.n	8000a2e <GFX_get_image_pixel+0x5a>
 8000a00:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	88d2      	ldrh	r2, [r2, #6]
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	da10      	bge.n	8000a2e <GFX_get_image_pixel+0x5a>
	{

		// calculate the "linear index" of the pixel at (x, y) coordinate
		i = y_img * img->size_x + x_img;
 8000a0c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000a10:	687a      	ldr	r2, [r7, #4]
 8000a12:	8892      	ldrh	r2, [r2, #4]
 8000a14:	fb03 f202 	mul.w	r2, r3, r2
 8000a18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

		// return the pixel at that index from the image array
		return img->image_array[i];
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	4413      	add	r3, r2
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	e001      	b.n	8000a32 <GFX_get_image_pixel+0x5e>
	}

	else
	{
		// return transparent pixel if pixel location lies outside the image
		return IMG_TRANSPARENT_COLOR_CODE;
 8000a2e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
	}

}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3714      	adds	r7, #20
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <GFX_get_image_part>:


//todo: tole spodaj ne bo delovalo dobro za negativne x oz. y
void GFX_get_image_part(image_object_t *img, int16_t x, int16_t y, uint16_t size_x, uint16_t size_y, uint16_t *sub_image_array)
{
 8000a3e:	b590      	push	{r4, r7, lr}
 8000a40:	b087      	sub	sp, #28
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	60f8      	str	r0, [r7, #12]
 8000a46:	4608      	mov	r0, r1
 8000a48:	4611      	mov	r1, r2
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	817b      	strh	r3, [r7, #10]
 8000a50:	460b      	mov	r3, r1
 8000a52:	813b      	strh	r3, [r7, #8]
 8000a54:	4613      	mov	r3, r2
 8000a56:	80fb      	strh	r3, [r7, #6]
	uint32_t i = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]


	// make sure image part lies inside the image
	if(y + size_y > img->size_y)
 8000a5c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000a60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a62:	4413      	add	r3, r2
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	88d2      	ldrh	r2, [r2, #6]
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	dc33      	bgt.n	8000ad4 <GFX_get_image_part+0x96>
		return;

	if(x + size_x > img->size_x)
 8000a6c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000a70:	88fb      	ldrh	r3, [r7, #6]
 8000a72:	4413      	add	r3, r2
 8000a74:	68fa      	ldr	r2, [r7, #12]
 8000a76:	8892      	ldrh	r2, [r2, #4]
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	dc2d      	bgt.n	8000ad8 <GFX_get_image_part+0x9a>
		return;


	// go over all required rows
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000a7c:	893b      	ldrh	r3, [r7, #8]
 8000a7e:	827b      	strh	r3, [r7, #18]
 8000a80:	e020      	b.n	8000ac4 <GFX_get_image_part+0x86>
	{
		// for each row, go over all required columns
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000a82:	897b      	ldrh	r3, [r7, #10]
 8000a84:	823b      	strh	r3, [r7, #16]
 8000a86:	e013      	b.n	8000ab0 <GFX_get_image_part+0x72>
		{

			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8000a88:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8000a8c:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a96:	18d4      	adds	r4, r2, r3
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f7ff ff9a 	bl	80009d4 <GFX_get_image_pixel>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	8023      	strh	r3, [r4, #0]
			i++;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	617b      	str	r3, [r7, #20]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000aaa:	8a3b      	ldrh	r3, [r7, #16]
 8000aac:	3301      	adds	r3, #1
 8000aae:	823b      	strh	r3, [r7, #16]
 8000ab0:	8a3a      	ldrh	r2, [r7, #16]
 8000ab2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	440b      	add	r3, r1
 8000aba:	429a      	cmp	r2, r3
 8000abc:	dbe4      	blt.n	8000a88 <GFX_get_image_part+0x4a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000abe:	8a7b      	ldrh	r3, [r7, #18]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	827b      	strh	r3, [r7, #18]
 8000ac4:	8a7a      	ldrh	r2, [r7, #18]
 8000ac6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8000aca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000acc:	440b      	add	r3, r1
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	dbd7      	blt.n	8000a82 <GFX_get_image_part+0x44>
 8000ad2:	e002      	b.n	8000ada <GFX_get_image_part+0x9c>
		return;
 8000ad4:	bf00      	nop
 8000ad6:	e000      	b.n	8000ada <GFX_get_image_part+0x9c>
		return;
 8000ad8:	bf00      	nop
		}

	}

}
 8000ada:	371c      	adds	r7, #28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd90      	pop	{r4, r7, pc}

08000ae0 <GFX_allocate_image_buffer>:




uint16_t* GFX_allocate_image_buffer(uint32_t size_px)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	4618      	mov	r0, r3
 8000aee:	f008 ff05 	bl	80098fc <malloc>
 8000af2:	4603      	mov	r3, r0
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <GFX_deallocate_image_buffer>:


void GFX_deallocate_image_buffer(uint16_t *ptr)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
	free(ptr);
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f008 ff01 	bl	800990c <free>
}
 8000b0a:	bf00      	nop
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8000b12:	b580      	push	{r7, lr}
 8000b14:	b082      	sub	sp, #8
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000b20:	4618      	mov	r0, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	889b      	ldrh	r3, [r3, #4]
 8000b2e:	461a      	mov	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	88db      	ldrh	r3, [r3, #6]
 8000b34:	f008 f904 	bl	8008d40 <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	4619      	mov	r1, r3
 8000b42:	4610      	mov	r0, r2
 8000b44:	f008 f883 	bl	8008c4e <ILI9341_SendData>
}
 8000b48:	bf00      	nop
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <GFX_save_gfx_object_location>:




void GFX_save_gfx_object_location(graphic_object_t *gfx_object)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	831a      	strh	r2, [r3, #24]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	835a      	strh	r2, [r3, #26]

	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	839a      	strh	r2, [r3, #28]
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	83da      	strh	r2, [r3, #30]

	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	841a      	strh	r2, [r3, #32]
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	845a      	strh	r2, [r3, #34]	@ 0x22

}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, location_t *canvas_location)
{
 8000ba0:	b5b0      	push	{r4, r5, r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bb0:	b29a      	uxth	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	861a      	strh	r2, [r3, #48]	@ 0x30
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000bbc:	b29a      	uxth	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	86da      	strh	r2, [r3, #54]	@ 0x36

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	889b      	ldrh	r3, [r3, #4]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	865a      	strh	r2, [r3, #50]	@ 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	88db      	ldrh	r3, [r3, #6]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	871a      	strh	r2, [r3, #56]	@ 0x38

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX - gfx_object->top_left_limits.X_MIN;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	b29a      	uxth	r2, r3
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	869a      	strh	r2, [r3, #52]	@ 0x34
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX - gfx_object->top_left_limits.Y_MIN;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	875a      	strh	r2, [r3, #58]	@ 0x3a


	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fca7 	bl	8000564 <__aeabi_i2d>
 8000c16:	4604      	mov	r4, r0
 8000c18:	460d      	mov	r5, r1
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	889b      	ldrh	r3, [r3, #4]
 8000c1e:	085b      	lsrs	r3, r3, #1
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fc9e 	bl	8000564 <__aeabi_i2d>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	4629      	mov	r1, r5
 8000c30:	f7ff fb4c 	bl	80002cc <__adddf3>
 8000c34:	4602      	mov	r2, r0
 8000c36:	460b      	mov	r3, r1
 8000c38:	4610      	mov	r0, r2
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f7ff fcfc 	bl	8000638 <__aeabi_d2uiz>
 8000c40:	4603      	mov	r3, r0
 8000c42:	b29a      	uxth	r2, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	879a      	strh	r2, [r3, #60]	@ 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fc88 	bl	8000564 <__aeabi_i2d>
 8000c54:	4604      	mov	r4, r0
 8000c56:	460d      	mov	r5, r1
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	88db      	ldrh	r3, [r3, #6]
 8000c5c:	085b      	lsrs	r3, r3, #1
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fc7f 	bl	8000564 <__aeabi_i2d>
 8000c66:	4602      	mov	r2, r0
 8000c68:	460b      	mov	r3, r1
 8000c6a:	4620      	mov	r0, r4
 8000c6c:	4629      	mov	r1, r5
 8000c6e:	f7ff fb2d 	bl	80002cc <__adddf3>
 8000c72:	4602      	mov	r2, r0
 8000c74:	460b      	mov	r3, r1
 8000c76:	4610      	mov	r0, r2
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f7ff fcdd 	bl	8000638 <__aeabi_d2uiz>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fc68 	bl	8000564 <__aeabi_i2d>
 8000c94:	4604      	mov	r4, r0
 8000c96:	460d      	mov	r5, r1
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	889b      	ldrh	r3, [r3, #4]
 8000c9c:	085b      	lsrs	r3, r3, #1
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fc5f 	bl	8000564 <__aeabi_i2d>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	460b      	mov	r3, r1
 8000caa:	4620      	mov	r0, r4
 8000cac:	4629      	mov	r1, r5
 8000cae:	f7ff fb0b 	bl	80002c8 <__aeabi_dsub>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f7ff fcbd 	bl	8000638 <__aeabi_d2uiz>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fc49 	bl	8000564 <__aeabi_i2d>
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	460d      	mov	r5, r1
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	88db      	ldrh	r3, [r3, #6]
 8000cda:	085b      	lsrs	r3, r3, #1
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fc40 	bl	8000564 <__aeabi_i2d>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	f7ff faec 	bl	80002c8 <__aeabi_dsub>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	4610      	mov	r0, r2
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	f7ff fc9e 	bl	8000638 <__aeabi_d2uiz>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	b29a      	uxth	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX - gfx_object->center_limits.Y_MIN;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bdb0      	pop	{r4, r5, r7, pc}

08000d36 <GFX_is_location_inside_object_restrictions>:




uint8_t GFX_is_location_inside_object_restrictions(location_restriction_t *restrictions, int16_t x, int16_t y)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b083      	sub	sp, #12
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
 8000d3e:	460b      	mov	r3, r1
 8000d40:	807b      	strh	r3, [r7, #2]
 8000d42:	4613      	mov	r3, r2
 8000d44:	803b      	strh	r3, [r7, #0]
	if( ( x >= restrictions->X_MIN ) &&
 8000d46:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	8812      	ldrh	r2, [r2, #0]
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	db13      	blt.n	8000d7a <GFX_is_location_inside_object_restrictions+0x44>
		( x <= restrictions->X_MAX ) &&
 8000d52:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	8852      	ldrh	r2, [r2, #2]
	if( ( x >= restrictions->X_MIN ) &&
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	dc0d      	bgt.n	8000d7a <GFX_is_location_inside_object_restrictions+0x44>
		( y >= restrictions->Y_MIN ) &&
 8000d5e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	88d2      	ldrh	r2, [r2, #6]
		( x <= restrictions->X_MAX ) &&
 8000d66:	4293      	cmp	r3, r2
 8000d68:	db07      	blt.n	8000d7a <GFX_is_location_inside_object_restrictions+0x44>
		( y <= restrictions->Y_MAX )    )
 8000d6a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	8912      	ldrh	r2, [r2, #8]
		( y >= restrictions->Y_MIN ) &&
 8000d72:	4293      	cmp	r3, r2
 8000d74:	dc01      	bgt.n	8000d7a <GFX_is_location_inside_object_restrictions+0x44>
	{
		return 1;	// the location is inside restrictions
 8000d76:	2301      	movs	r3, #1
 8000d78:	e000      	b.n	8000d7c <GFX_is_location_inside_object_restrictions+0x46>
	}
	else
		return 0;	// the location is not inside restrictions
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <GFX_set_gfx_object_location>:




uint8_t GFX_set_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	807b      	strh	r3, [r7, #2]
 8000d94:	4613      	mov	r3, r2
 8000d96:	803b      	strh	r3, [r7, #0]

	// check if the new location is within restrictions
	if( GFX_is_location_inside_object_restrictions( &gfx_object->top_left_limits, x, y ) )
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	3330      	adds	r3, #48	@ 0x30
 8000d9c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000da0:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff ffc6 	bl	8000d36 <GFX_is_location_inside_object_restrictions>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d037      	beq.n	8000e20 <GFX_set_gfx_object_location+0x98>
	{
		// within restrictions -> object can be placed

		// set the new object location
		gfx_object->location.x_min = x;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	887a      	ldrh	r2, [r7, #2]
 8000db4:	819a      	strh	r2, [r3, #12]
		gfx_object->location.y_min = y;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	883a      	ldrh	r2, [r7, #0]
 8000dba:	81da      	strh	r2, [r3, #14]


		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	889b      	ldrh	r3, [r3, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b21a      	sxth	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	821a      	strh	r2, [r3, #16]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	88db      	ldrh	r3, [r3, #6]
 8000dde:	4413      	add	r3, r2
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	b21a      	sxth	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	825a      	strh	r2, [r3, #18]


		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	889b      	ldrh	r3, [r3, #4]
 8000df4:	085b      	lsrs	r3, r3, #1
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	4413      	add	r3, r2
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	b21a      	sxth	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	829a      	strh	r2, [r3, #20]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	88db      	ldrh	r3, [r3, #6]
 8000e0e:	085b      	lsrs	r3, r3, #1
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	4413      	add	r3, r2
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	b21a      	sxth	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	82da      	strh	r2, [r3, #22]


		return 1;	// placement successful
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e000      	b.n	8000e22 <GFX_set_gfx_object_location+0x9a>
	}
	else
	{
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement not successful
 8000e20:	2300      	movs	r3, #0
	}


}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <GFX_init_gfx_object_location>:




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b084      	sub	sp, #16
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	460b      	mov	r3, r1
 8000e34:	807b      	strh	r3, [r7, #2]
 8000e36:	4613      	mov	r3, r2
 8000e38:	803b      	strh	r3, [r7, #0]
	uint8_t return_value;

	return_value = GFX_set_gfx_object_location(gfx_object, x, y);
 8000e3a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e42:	4619      	mov	r1, r3
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ff9f 	bl	8000d88 <GFX_set_gfx_object_location>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	73fb      	strb	r3, [r7, #15]

	if( return_value  )
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d002      	beq.n	8000e5a <GFX_init_gfx_object_location+0x30>
	{
		// remember the initial object location
		GFX_save_gfx_object_location(gfx_object);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff fe7b 	bl	8000b50 <GFX_save_gfx_object_location>
	}

	return return_value;
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]

}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <GFX_set_gfx_object_velocity>:




void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	70fb      	strb	r3, [r7, #3]
 8000e70:	4613      	mov	r3, r2
 8000e72:	70bb      	strb	r3, [r7, #2]
	gfx_object->velocity.x = velocity_x;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	78fa      	ldrb	r2, [r7, #3]
 8000e78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	78ba      	ldrb	r2, [r7, #2]
 8000e80:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <GFX_move_location>:


void GFX_move_location(location_t *location, location_t *location_new, int16_t dx, int16_t dy)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	80fb      	strh	r3, [r7, #6]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	80bb      	strh	r3, [r7, #4]
	location_new->x_min 	= location->x_min + dx;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eac:	b29a      	uxth	r2, r3
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	b21a      	sxth	r2, r3
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	801a      	strh	r2, [r3, #0]
	location_new->x_max 	= location->x_max + dx;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	809a      	strh	r2, [r3, #4]
	location_new->x_center 	= location->x_center + dx;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	88fb      	ldrh	r3, [r7, #6]
 8000ed8:	4413      	add	r3, r2
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	b21a      	sxth	r2, r3
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	811a      	strh	r2, [r3, #8]

	location_new->y_min 	= location->y_min + dy;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	88bb      	ldrh	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	b21a      	sxth	r2, r3
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	805a      	strh	r2, [r3, #2]
	location_new->y_max 	= location->y_max + dy;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	80da      	strh	r2, [r3, #6]
	location_new->y_center 	= location->y_center + dy;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	88bb      	ldrh	r3, [r7, #4]
 8000f14:	4413      	add	r3, r2
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	b21a      	sxth	r2, r3
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	815a      	strh	r2, [r3, #10]
}
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <GFX_update_moving_gfx_object_location>:




uint8_t GFX_update_moving_gfx_object_location(graphic_object_t *gfx_object)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]

	uint8_t object_placement_successful;

	// remember the current object location
	GFX_save_gfx_object_location(gfx_object);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff fe0c 	bl	8000b50 <GFX_save_gfx_object_location>


	// calculate the new object location according to the object velocity
	// simplified for now
	// mind the inversion of the y-axis!
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f103 000c 	add.w	r0, r3, #12
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f993 3048 	ldrsb.w	r3, [r3, #72]	@ 0x48
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	425b      	negs	r3, r3
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	f7ff ff99 	bl	8000e90 <GFX_move_location>


	// set the new object location
	object_placement_successful = GFX_set_gfx_object_location(gfx_object, gfx_object->location_new.x_min, gfx_object->location_new.y_min);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f9b3 1024 	ldrsh.w	r1, [r3, #36]	@ 0x24
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff ff0b 	bl	8000d88 <GFX_set_gfx_object_location>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]


	// if object placement not successful (i.e. new location is not within object location restrictions)
	if ( ! object_placement_successful )
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d118      	bne.n	8000fae <GFX_update_moving_gfx_object_location+0x84>
	{
		switch(gfx_object->edge_behavior)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d00f      	beq.n	8000fa6 <GFX_update_moving_gfx_object_location+0x7c>
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	dc0f      	bgt.n	8000faa <GFX_update_moving_gfx_object_location+0x80>
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d002      	beq.n	8000f94 <GFX_update_moving_gfx_object_location+0x6a>
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d007      	beq.n	8000fa2 <GFX_update_moving_gfx_object_location+0x78>
 8000f92:	e00a      	b.n	8000faa <GFX_update_moving_gfx_object_location+0x80>
		{


			case EDGE_BOUNCE:

				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f000 f80f 	bl	8000fb8 <GFX_bounce_moving_object_from_edge>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	73fb      	strb	r3, [r7, #15]

				return object_placement_successful;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	e006      	b.n	8000fb0 <GFX_update_moving_gfx_object_location+0x86>



			case EDGE_CROSS:

				return object_placement_successful;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	e004      	b.n	8000fb0 <GFX_update_moving_gfx_object_location+0x86>



			case EDGE_IGNORE:

				return object_placement_successful;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	e002      	b.n	8000fb0 <GFX_update_moving_gfx_object_location+0x86>



			default:

				return object_placement_successful;
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	e000      	b.n	8000fb0 <GFX_update_moving_gfx_object_location+0x86>

		}

	}
	else
		return object_placement_successful;
 8000fae:	7bfb      	ldrb	r3, [r7, #15]


}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <GFX_bounce_moving_object_from_edge>:




uint8_t GFX_bounce_moving_object_from_edge(graphic_object_t *gfx_object)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

	// determine the location of the bounced object


		// considering max restrictions
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	817b      	strh	r3, [r7, #10]
		if( dx >= 0 )
 8000fd2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	db1b      	blt.n	8001012 <GFX_bounce_moving_object_from_edge+0x5a>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2*dx;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	897b      	ldrh	r3, [r7, #10]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	81fb      	strh	r3, [r7, #14]
			y = gfx_object->location_new.y_min;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000ff2:	81bb      	strh	r3, [r7, #12]

			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f993 3048 	ldrsb.w	r3, [r3, #72]	@ 0x48
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	425b      	negs	r3, r3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	b259      	sxtb	r1, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 8001008:	461a      	mov	r2, r3
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ff2a 	bl	8000e64 <GFX_set_gfx_object_velocity>
 8001010:	e027      	b.n	8001062 <GFX_bounce_moving_object_from_edge+0xaa>
		}
		else
		{
			// consdering min restrictions

			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001018:	b29a      	uxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	b29b      	uxth	r3, r3
 8001022:	817b      	strh	r3, [r7, #10]
			if( dx <= 0 )
 8001024:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001028:	2b00      	cmp	r3, #0
 800102a:	dc1a      	bgt.n	8001062 <GFX_bounce_moving_object_from_edge+0xaa>
			{
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min - 2*dx;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001032:	b29a      	uxth	r2, r3
 8001034:	897b      	ldrh	r3, [r7, #10]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	b29b      	uxth	r3, r3
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	b29b      	uxth	r3, r3
 800103e:	81fb      	strh	r3, [r7, #14]
				y = gfx_object->location_new.y_min;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001044:	81bb      	strh	r3, [r7, #12]

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f993 3048 	ldrsb.w	r3, [r3, #72]	@ 0x48
 800104c:	b2db      	uxtb	r3, r3
 800104e:	425b      	negs	r3, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	b259      	sxtb	r1, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 800105a:	461a      	mov	r2, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ff01 	bl	8000e64 <GFX_set_gfx_object_velocity>
		}



		// considering max restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001068:	b29a      	uxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	b29b      	uxth	r3, r3
 8001072:	813b      	strh	r3, [r7, #8]
		if( dy >= 0 )
 8001074:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001078:	2b00      	cmp	r3, #0
 800107a:	db1b      	blt.n	80010b4 <GFX_bounce_moving_object_from_edge+0xfc>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001080:	81fb      	strh	r3, [r7, #14]
			y = gfx_object->location_new.y_min - 2*dy;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001088:	b29a      	uxth	r2, r3
 800108a:	893b      	ldrh	r3, [r7, #8]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	b29b      	uxth	r3, r3
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	81bb      	strh	r3, [r7, #12]


			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f993 1048 	ldrsb.w	r1, [r3, #72]	@ 0x48
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	425b      	negs	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	461a      	mov	r2, r3
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff fed9 	bl	8000e64 <GFX_set_gfx_object_velocity>
 80010b2:	e027      	b.n	8001104 <GFX_bounce_moving_object_from_edge+0x14c>
		}
		else
		{
			// consdering min restrictions
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	813b      	strh	r3, [r7, #8]
			if( dy <= 0 )
 80010c6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	dc1a      	bgt.n	8001104 <GFX_bounce_moving_object_from_edge+0x14c>
			{
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80010d2:	81fb      	strh	r3, [r7, #14]
				y = gfx_object->location_new.y_min - 2*dy;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80010da:	b29a      	uxth	r2, r3
 80010dc:	893b      	ldrh	r3, [r7, #8]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	81bb      	strh	r3, [r7, #12]

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f993 1048 	ldrsb.w	r1, [r3, #72]	@ 0x48
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	425b      	negs	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	b25b      	sxtb	r3, r3
 80010fc:	461a      	mov	r2, r3
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff feb0 	bl	8000e64 <GFX_set_gfx_object_velocity>




	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);
 8001104:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001108:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800110c:	4619      	mov	r1, r3
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fe3a 	bl	8000d88 <GFX_set_gfx_object_location>
 8001114:	4603      	mov	r3, r0

}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <GFX_get_object_movement_area>:




void GFX_get_object_movement_area(graphic_object_t *gfx_object, location_t *object_movement_area)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
 8001126:	6039      	str	r1, [r7, #0]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001134:	4293      	cmp	r3, r2
 8001136:	bfa8      	it	ge
 8001138:	4613      	movge	r3, r2
 800113a:	b21a      	sxth	r2, r3
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	801a      	strh	r2, [r3, #0]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800114c:	4293      	cmp	r3, r2
 800114e:	bfa8      	it	ge
 8001150:	4613      	movge	r3, r2
 8001152:	b21a      	sxth	r2, r3
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	805a      	strh	r2, [r3, #2]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001164:	4293      	cmp	r3, r2
 8001166:	bfb8      	it	lt
 8001168:	4613      	movlt	r3, r2
 800116a:	b21a      	sxth	r2, r3
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	809a      	strh	r2, [r3, #4]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800117c:	4293      	cmp	r3, r2
 800117e:	bfb8      	it	lt
 8001180:	4613      	movlt	r3, r2
 8001182:	b21a      	sxth	r2, r3
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	80da      	strh	r2, [r3, #6]


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800118e:	461a      	mov	r2, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	0fda      	lsrs	r2, r3, #31
 800119a:	4413      	add	r3, r2
 800119c:	105b      	asrs	r3, r3, #1
 800119e:	b21a      	sxth	r2, r3
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	811a      	strh	r2, [r3, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011aa:	461a      	mov	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	0fda      	lsrs	r2, r3, #31
 80011b6:	4413      	add	r3, r2
 80011b8:	105b      	asrs	r3, r3, #1
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	815a      	strh	r2, [r3, #10]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <GFX_absolute_coordinates_to_object_coordinates>:




void GFX_absolute_coordinates_to_object_coordinates(graphic_object_t *object, int16_t x_abs, int16_t y_abs, int16_t *x_obj, int16_t *y_obj)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	817b      	strh	r3, [r7, #10]
 80011da:	4613      	mov	r3, r2
 80011dc:	813b      	strh	r3, [r7, #8]

	*x_obj = x_abs - object->location.x_min;
 80011de:	897a      	ldrh	r2, [r7, #10]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	801a      	strh	r2, [r3, #0]
	*y_obj = y_abs - object->location.y_min;
 80011f2:	893a      	ldrh	r2, [r7, #8]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	b29b      	uxth	r3, r3
 8001200:	b21a      	sxth	r2, r3
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	801a      	strh	r2, [r3, #0]
}
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <GFX_are_locations_overlapping>:




uint8_t GFX_are_locations_overlapping(location_t *location_A, location_t *location_B)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
 800121a:	6039      	str	r1, [r7, #0]

	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	dc17      	bgt.n	800125c <GFX_are_locations_overlapping+0x4a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	f9b3 3000 	ldrsh.w	r3, [r3]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001238:	429a      	cmp	r2, r3
 800123a:	db0f      	blt.n	800125c <GFX_are_locations_overlapping+0x4a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8001248:	429a      	cmp	r2, r3
 800124a:	db07      	blt.n	800125c <GFX_are_locations_overlapping+0x4a>
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 8001258:	429a      	cmp	r2, r3
 800125a:	dd01      	ble.n	8001260 <GFX_are_locations_overlapping+0x4e>
	{
		return 0;	// not overlapping
 800125c:	2300      	movs	r3, #0
 800125e:	e000      	b.n	8001262 <GFX_are_locations_overlapping+0x50>
	}
	else
		return 1;	// overlapping
 8001260:	2301      	movs	r3, #1


}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <GFX_allocate_partial_frame_buffer_for_display_area>:




void GFX_allocate_partial_frame_buffer_for_display_area(location_t	*area_location )
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

	// set the location of the partial frame buffer to coincide with the area location
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800127e:	4b24      	ldr	r3, [pc, #144]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001280:	819a      	strh	r2, [r3, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001288:	4b21      	ldr	r3, [pc, #132]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 800128a:	821a      	strh	r2, [r3, #16]

	partial_frame_buffer.location.y_min = area_location->y_min;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001292:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001294:	81da      	strh	r2, [r3, #14]
	partial_frame_buffer.location.y_max = area_location->y_max;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 800129e:	825a      	strh	r2, [r3, #18]

	partial_frame_buffer.location.x_center = area_location->x_center;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80012a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012a8:	829a      	strh	r2, [r3, #20]
	partial_frame_buffer.location.y_center = area_location->y_center;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80012b0:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012b2:	82da      	strh	r2, [r3, #22]



	// set the partial frame image buffer size
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80012b4:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012b6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012be:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012ca:	809a      	strh	r2, [r3, #4]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80012cc:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012ce:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012d6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012da:	b29b      	uxth	r3, r3
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	b29a      	uxth	r2, r3
 80012e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012e2:	80da      	strh	r2, [r3, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80012e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012e6:	889b      	ldrh	r3, [r3, #4]
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012ec:	88db      	ldrh	r3, [r3, #6]
 80012ee:	fb02 f303 	mul.w	r3, r2, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012f6:	609a      	str	r2, [r3, #8]

	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 80012f8:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fbef 	bl	8000ae0 <GFX_allocate_image_buffer>
 8001302:	4603      	mov	r3, r0
 8001304:	4a02      	ldr	r2, [pc, #8]	@ (8001310 <GFX_allocate_partial_frame_buffer_for_display_area+0xa0>)
 8001306:	6013      	str	r3, [r2, #0]

}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200000b4 	.word	0x200000b4

08001314 <GFX_copy_image_part_to_partial_frame_buffer>:


void GFX_copy_image_part_to_partial_frame_buffer( image_object_t *image )
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b085      	sub	sp, #20
 8001318:	af02      	add	r7, sp, #8
 800131a:	6078      	str	r0, [r7, #4]
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 800131c:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 800131e:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8001322:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001324:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 800132a:	889c      	ldrh	r4, [r3, #4]
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 800132e:	88db      	ldrh	r3, [r3, #6]
 8001330:	4a06      	ldr	r2, [pc, #24]	@ (800134c <GFX_copy_image_part_to_partial_frame_buffer+0x38>)
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	9201      	str	r2, [sp, #4]
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	4623      	mov	r3, r4
 800133a:	4602      	mov	r2, r0
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fb7e 	bl	8000a3e <GFX_get_image_part>
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bd90      	pop	{r4, r7, pc}
 800134a:	bf00      	nop
 800134c:	200000b4 	.word	0x200000b4

08001350 <GFX_partial_frame_buffer_overlay_object>:




void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af02      	add	r7, sp, #8
 8001356:	6078      	str	r0, [r7, #4]

	uint32_t i = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]


	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 800135c:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <GFX_partial_frame_buffer_overlay_object+0x98>)
 800135e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001362:	827b      	strh	r3, [r7, #18]
 8001364:	e035      	b.n	80013d2 <GFX_partial_frame_buffer_overlay_object+0x82>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8001366:	4b20      	ldr	r3, [pc, #128]	@ (80013e8 <GFX_partial_frame_buffer_overlay_object+0x98>)
 8001368:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800136c:	823b      	strh	r3, [r7, #16]
 800136e:	e027      	b.n	80013c0 <GFX_partial_frame_buffer_overlay_object+0x70>
		{
			// overlay the object pixel

			// get the graphical object image pixel at this current (column, row)
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
 8001370:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001374:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001378:	f107 000c 	add.w	r0, r7, #12
 800137c:	f107 030a 	add.w	r3, r7, #10
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	4603      	mov	r3, r0
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff21 	bl	80011cc <GFX_absolute_coordinates_to_object_coordinates>
			pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001390:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fb1d 	bl	80009d4 <GFX_get_image_pixel>
 800139a:	4603      	mov	r3, r0
 800139c:	81fb      	strh	r3, [r7, #14]

			// overlay the pixel only if it is not transparent
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 800139e:	89fb      	ldrh	r3, [r7, #14]
 80013a0:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
 80013a4:	d006      	beq.n	80013b4 <GFX_partial_frame_buffer_overlay_object+0x64>
				partial_frame_buffer.image.image_array[i] = pixel;
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <GFX_partial_frame_buffer_overlay_object+0x98>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	89fa      	ldrh	r2, [r7, #14]
 80013b2:	801a      	strh	r2, [r3, #0]

			// update the buffer linear index
			i++;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	3301      	adds	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 80013ba:	8a3b      	ldrh	r3, [r7, #16]
 80013bc:	3301      	adds	r3, #1
 80013be:	823b      	strh	r3, [r7, #16]
 80013c0:	8a3b      	ldrh	r3, [r7, #16]
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <GFX_partial_frame_buffer_overlay_object+0x98>)
 80013c4:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80013c8:	4293      	cmp	r3, r2
 80013ca:	dbd1      	blt.n	8001370 <GFX_partial_frame_buffer_overlay_object+0x20>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 80013cc:	8a7b      	ldrh	r3, [r7, #18]
 80013ce:	3301      	adds	r3, #1
 80013d0:	827b      	strh	r3, [r7, #18]
 80013d2:	8a7b      	ldrh	r3, [r7, #18]
 80013d4:	4a04      	ldr	r2, [pc, #16]	@ (80013e8 <GFX_partial_frame_buffer_overlay_object+0x98>)
 80013d6:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80013da:	4293      	cmp	r3, r2
 80013dc:	dbc3      	blt.n	8001366 <GFX_partial_frame_buffer_overlay_object+0x16>
		}
	}

}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200000b4 	.word	0x200000b4

080013ec <GFX_deallocate_partial_frame_buffer>:




void GFX_deallocate_partial_frame_buffer(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 80013f0:	4b03      	ldr	r3, [pc, #12]	@ (8001400 <GFX_deallocate_partial_frame_buffer+0x14>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fb81 	bl	8000afc <GFX_deallocate_image_buffer>
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200000b4 	.word	0x200000b4

08001404 <GFX_draw_one_gfx_object_on_background>:




void GFX_draw_one_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]


	// If the object did not move much, the new object location might overlap with
	// the old object location. This means that we must redraw the entire movement are
	// and cannot treat the new location separately from the old location.
	if( GFX_are_locations_overlapping( &object->location_old, &object->location ) )
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f103 0218 	add.w	r2, r3, #24
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	330c      	adds	r3, #12
 8001418:	4619      	mov	r1, r3
 800141a:	4610      	mov	r0, r2
 800141c:	f7ff fef9 	bl	8001212 <GFX_are_locations_overlapping>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d017      	beq.n	8001456 <GFX_draw_one_gfx_object_on_background+0x52>
	{

		// specify the frame buffer graphic object parameters
		// consider that the object can be moving! -> the buffer area must
		// contain both old object area and new object area!
		GFX_get_object_movement_area(object, &area );
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4619      	mov	r1, r3
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff fe76 	bl	800111e <GFX_get_object_movement_area>


		// allocate the partial frame buffer for the required area of the display
		GFX_allocate_partial_frame_buffer_for_display_area(&area);
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ff1a 	bl	8001270 <GFX_allocate_partial_frame_buffer_for_display_area>


			// copy the appropriate part of the background image to the buffer
			GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ff68 	bl	8001314 <GFX_copy_image_part_to_partial_frame_buffer>


			// and now overlay the object image over the partial frame buffer image
			GFX_partial_frame_buffer_overlay_object(object);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff83 	bl	8001350 <GFX_partial_frame_buffer_overlay_object>



			// display the partial frame buffer object
			GFX_draw_gfx_object(&partial_frame_buffer);
 800144a:	4810      	ldr	r0, [pc, #64]	@ (800148c <GFX_draw_one_gfx_object_on_background+0x88>)
 800144c:	f7ff fb61 	bl	8000b12 <GFX_draw_gfx_object>


		// de-allocate memory for the partial frame buffer
		GFX_deallocate_partial_frame_buffer();
 8001450:	f7ff ffcc 	bl	80013ec <GFX_deallocate_partial_frame_buffer>

	}



}
 8001454:	e016      	b.n	8001484 <GFX_draw_one_gfx_object_on_background+0x80>
		GFX_clear_location_on_background( &object->location_old, bckgnd );
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3318      	adds	r3, #24
 800145a:	6839      	ldr	r1, [r7, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f000 f87d 	bl	800155c <GFX_clear_location_on_background>
			GFX_allocate_partial_frame_buffer_for_display_area( &object->location );
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	330c      	adds	r3, #12
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff02 	bl	8001270 <GFX_allocate_partial_frame_buffer_for_display_area>
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff50 	bl	8001314 <GFX_copy_image_part_to_partial_frame_buffer>
				GFX_partial_frame_buffer_overlay_object(object);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ff6b 	bl	8001350 <GFX_partial_frame_buffer_overlay_object>
				GFX_draw_gfx_object(&partial_frame_buffer);
 800147a:	4804      	ldr	r0, [pc, #16]	@ (800148c <GFX_draw_one_gfx_object_on_background+0x88>)
 800147c:	f7ff fb49 	bl	8000b12 <GFX_draw_gfx_object>
			GFX_deallocate_partial_frame_buffer();
 8001480:	f7ff ffb4 	bl	80013ec <GFX_deallocate_partial_frame_buffer>
}
 8001484:	bf00      	nop
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	200000b4 	.word	0x200000b4

08001490 <GFX_clear_area_on_background>:




void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max, int16_t y_max, graphic_object_t *bckgnd)
{
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af02      	add	r7, sp, #8
 8001496:	4604      	mov	r4, r0
 8001498:	4608      	mov	r0, r1
 800149a:	4611      	mov	r1, r2
 800149c:	461a      	mov	r2, r3
 800149e:	4623      	mov	r3, r4
 80014a0:	80fb      	strh	r3, [r7, #6]
 80014a2:	4603      	mov	r3, r0
 80014a4:	80bb      	strh	r3, [r7, #4]
 80014a6:	460b      	mov	r3, r1
 80014a8:	807b      	strh	r3, [r7, #2]
 80014aa:	4613      	mov	r3, r2
 80014ac:	803b      	strh	r3, [r7, #0]
	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = x_min;
 80014ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	8193      	strh	r3, [r2, #12]
	partial_frame_buffer.location.y_min = y_min;
 80014b4:	4a28      	ldr	r2, [pc, #160]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014b6:	88bb      	ldrh	r3, [r7, #4]
 80014b8:	81d3      	strh	r3, [r2, #14]

	partial_frame_buffer.location.x_max = x_max;
 80014ba:	4a27      	ldr	r2, [pc, #156]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014bc:	887b      	ldrh	r3, [r7, #2]
 80014be:	8213      	strh	r3, [r2, #16]
	partial_frame_buffer.location.y_max = y_max;
 80014c0:	4a25      	ldr	r2, [pc, #148]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014c2:	883b      	ldrh	r3, [r7, #0]
 80014c4:	8253      	strh	r3, [r2, #18]


	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80014c6:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014c8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	4b22      	ldr	r3, [pc, #136]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014d0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	b29a      	uxth	r2, r3
 80014da:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014dc:	809a      	strh	r2, [r3, #4]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80014de:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014e0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014e8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b19      	ldr	r3, [pc, #100]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014f4:	80da      	strh	r2, [r3, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80014f6:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014f8:	889b      	ldrh	r3, [r3, #4]
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b16      	ldr	r3, [pc, #88]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 80014fe:	88db      	ldrh	r3, [r3, #6]
 8001500:	fb02 f303 	mul.w	r3, r2, r3
 8001504:	461a      	mov	r2, r3
 8001506:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001508:	609a      	str	r2, [r3, #8]



	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 800150a:	4b13      	ldr	r3, [pc, #76]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fae6 	bl	8000ae0 <GFX_allocate_image_buffer>
 8001514:	4603      	mov	r3, r0
 8001516:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001518:	6013      	str	r3, [r2, #0]



	// copy the appropriate part of the background image to the buffer
	GFX_get_image_part( &bckgnd->image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 800151a:	69b8      	ldr	r0, [r7, #24]
 800151c:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 800151e:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8001522:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001524:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 800152a:	889d      	ldrh	r5, [r3, #4]
 800152c:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 800152e:	88db      	ldrh	r3, [r3, #6]
 8001530:	4a09      	ldr	r2, [pc, #36]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	9201      	str	r2, [sp, #4]
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	462b      	mov	r3, r5
 800153a:	4622      	mov	r2, r4
 800153c:	f7ff fa7f 	bl	8000a3e <GFX_get_image_part>

	// display the partial frame buffer
	GFX_draw_gfx_object(&partial_frame_buffer);
 8001540:	4805      	ldr	r0, [pc, #20]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001542:	f7ff fae6 	bl	8000b12 <GFX_draw_gfx_object>


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <GFX_clear_area_on_background+0xc8>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fad6 	bl	8000afc <GFX_deallocate_image_buffer>

}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bdb0      	pop	{r4, r5, r7, pc}
 8001558:	200000b4 	.word	0x200000b4

0800155c <GFX_clear_location_on_background>:



void GFX_clear_location_on_background( location_t *location, graphic_object_t *bckgnd )
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b085      	sub	sp, #20
 8001560:	af02      	add	r7, sp, #8
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
	GFX_clear_area_on_background(location->x_min, location->y_min, location->x_max, location->y_max, bckgnd);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f9b3 0000 	ldrsh.w	r0, [r3]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f9b3 4006 	ldrsh.w	r4, [r3, #6]
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	4623      	mov	r3, r4
 8001584:	f7ff ff84 	bl	8001490 <GFX_clear_area_on_background>
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}

08001590 <GFX_clear_gfx_object_on_background>:




void GFX_clear_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 8001590:	b5b0      	push	{r4, r5, r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af02      	add	r7, sp, #8
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80015a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015a2:	819a      	strh	r2, [r3, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80015aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015ac:	81da      	strh	r2, [r3, #14]

	partial_frame_buffer.location.x_max = object->location.x_max;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80015b4:	4b27      	ldr	r3, [pc, #156]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015b6:	821a      	strh	r2, [r3, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80015be:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015c0:	825a      	strh	r2, [r3, #18]


	// prepare the partial frame image buffer for the area of the current object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80015c2:	4b24      	ldr	r3, [pc, #144]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015c4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b22      	ldr	r3, [pc, #136]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015cc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015d8:	809a      	strh	r2, [r3, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80015da:	4b1e      	ldr	r3, [pc, #120]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015dc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015e4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015f0:	80da      	strh	r2, [r3, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015f4:	889b      	ldrh	r3, [r3, #4]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 80015fa:	88db      	ldrh	r3, [r3, #6]
 80015fc:	fb02 f303 	mul.w	r3, r2, r3
 8001600:	461a      	mov	r2, r3
 8001602:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001604:	609a      	str	r2, [r3, #8]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8001606:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fa68 	bl	8000ae0 <GFX_allocate_image_buffer>
 8001610:	4603      	mov	r3, r0
 8001612:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001614:	6013      	str	r3, [r2, #0]



	// copy the appropriate part of the background image to the buffer
	GFX_get_image_part( &bckgnd->image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8001616:	6838      	ldr	r0, [r7, #0]
 8001618:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 800161a:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800161e:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001620:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8001624:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001626:	889d      	ldrh	r5, [r3, #4]
 8001628:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 800162a:	88db      	ldrh	r3, [r3, #6]
 800162c:	4a09      	ldr	r2, [pc, #36]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	9201      	str	r2, [sp, #4]
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	462b      	mov	r3, r5
 8001636:	4622      	mov	r2, r4
 8001638:	f7ff fa01 	bl	8000a3e <GFX_get_image_part>



	// display the partial frame buffer
	GFX_draw_gfx_object(&partial_frame_buffer);
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 800163e:	f7ff fa68 	bl	8000b12 <GFX_draw_gfx_object>


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);
 8001642:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <GFX_clear_gfx_object_on_background+0xc4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fa58 	bl	8000afc <GFX_deallocate_image_buffer>


}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bdb0      	pop	{r4, r5, r7, pc}
 8001654:	200000b4 	.word	0x200000b4

08001658 <GFX_display_text_object>:




void GFX_display_text_object(text_object_t *txt_object)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

	UG_FontSelect(txt_object->font);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	4618      	mov	r0, r3
 8001666:	f007 fd73 	bl	8009150 <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	4618      	mov	r0, r3
 8001670:	f007 fe80 	bl	8009374 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	4618      	mov	r0, r3
 800167a:	f007 fe8b 	bl	8009394 <UG_SetBackcolor>

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001684:	4618      	mov	r0, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800168c:	4619      	mov	r1, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	f007 fde2 	bl	800925c <UG_PutString>

}
 8001698:	bf00      	nop
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <MATH_init_random_generator>:




void MATH_init_random_generator(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	// use the current millisecond tick counter as a seed for random generator
	srand( HAL_GetTick() );
 80016a4:	f001 fcd8 	bl	8003058 <HAL_GetTick>
 80016a8:	4603      	mov	r3, r0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f008 f9e4 	bl	8009a78 <srand>
}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <OBJ_init>:

// ------------- Public function implementations --------------

// init all the objects
void OBJ_init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	// init settings
	OBJ_init_settings();
 80016b8:	f000 f814 	bl	80016e4 <OBJ_init_settings>
	OBJ_init_game_status();
 80016bc:	f000 f828 	bl	8001710 <OBJ_init_game_status>
	OBJ_init_canvas();
 80016c0:	f000 f832 	bl	8001728 <OBJ_init_canvas>

	// full screen images
	OBJ_init_background();
 80016c4:	f000 f88e 	bl	80017e4 <OBJ_init_background>

	// sprites
	OBJ_init_game_over_sprite();
 80016c8:	f000 f8ec 	bl	80018a4 <OBJ_init_game_over_sprite>
	OBJ_init_press_ok_sprite();
 80016cc:	f000 f91a 	bl	8001904 <OBJ_init_press_ok_sprite>
	OBJ_init_intro_sprite();
 80016d0:	f000 f8b8 	bl	8001844 <OBJ_init_intro_sprite>

	// compound objects
	OBJ_init_bird();
 80016d4:	f000 f946 	bl	8001964 <OBJ_init_bird>
	//OBJ_init_obstacle();

	// text boxes
	OBJ_init_score_box_title();
 80016d8:	f000 f976 	bl	80019c8 <OBJ_init_score_box_title>
	OBJ_init_score_text();
 80016dc:	f000 f9ae 	bl	8001a3c <OBJ_init_score_text>

}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <OBJ_init_settings>:
// ---------------- OBJECTS for SETTINGS ----------------



void OBJ_init_settings(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <OBJ_init_settings+0x28>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
	settings.abs_velocity_min.y = 1;
 80016ee:	4b07      	ldr	r3, [pc, #28]	@ (800170c <OBJ_init_settings+0x28>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	705a      	strb	r2, [r3, #1]

	settings.abs_velocity_max.x = 4;		// nastavitev max in min hitrosti
 80016f4:	4b05      	ldr	r3, [pc, #20]	@ (800170c <OBJ_init_settings+0x28>)
 80016f6:	2204      	movs	r2, #4
 80016f8:	709a      	strb	r2, [r3, #2]
	settings.abs_velocity_max.y = 4;
 80016fa:	4b04      	ldr	r3, [pc, #16]	@ (800170c <OBJ_init_settings+0x28>)
 80016fc:	2204      	movs	r2, #4
 80016fe:	70da      	strb	r2, [r3, #3]
	//settings.downmax = 230;
	//settings.downmin = 110;



}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000100 	.word	0x20000100

08001710 <OBJ_init_game_status>:




void OBJ_init_game_status(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001714:	4b03      	ldr	r3, [pc, #12]	@ (8001724 <OBJ_init_game_status+0x14>)
 8001716:	2200      	movs	r2, #0
 8001718:	801a      	strh	r2, [r3, #0]
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	20000108 	.word	0x20000108

08001728 <OBJ_init_canvas>:


// object "constructor"
void OBJ_init_canvas(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
	// whole area
		canvas.whole_area.x_min = 0;
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800172e:	2200      	movs	r2, #0
 8001730:	801a      	strh	r2, [r3, #0]
		canvas.whole_area.y_min = 0;
 8001732:	4b2b      	ldr	r3, [pc, #172]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001734:	2200      	movs	r2, #0
 8001736:	805a      	strh	r2, [r3, #2]

		canvas.whole_area.x_max = DISPLAY_SIZE_X - 1;
 8001738:	4b29      	ldr	r3, [pc, #164]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800173a:	f240 123f 	movw	r2, #319	@ 0x13f
 800173e:	809a      	strh	r2, [r3, #4]
		canvas.whole_area.y_max = DISPLAY_SIZE_Y - 1;
 8001740:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001742:	22ef      	movs	r2, #239	@ 0xef
 8001744:	80da      	strh	r2, [r3, #6]

		canvas.whole_area.x_center = DISPLAY_CENTER_X;
 8001746:	4b26      	ldr	r3, [pc, #152]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001748:	229f      	movs	r2, #159	@ 0x9f
 800174a:	811a      	strh	r2, [r3, #8]
		canvas.whole_area.y_center = DISPLAY_CENTER_Y;
 800174c:	4b24      	ldr	r3, [pc, #144]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800174e:	2277      	movs	r2, #119	@ 0x77
 8001750:	815a      	strh	r2, [r3, #10]



	// above ground area
		canvas.above_ground.x_min = 0;
 8001752:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001754:	2200      	movs	r2, #0
 8001756:	819a      	strh	r2, [r3, #12]
		canvas.above_ground.y_min = 0;
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800175a:	2200      	movs	r2, #0
 800175c:	81da      	strh	r2, [r3, #14]

		canvas.above_ground.x_max = canvas.whole_area.x_max;
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001760:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001764:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001766:	821a      	strh	r2, [r3, #16]
		canvas.above_ground.y_max = 240;						//prej je bilo 200, kar je na ekranu je above ground
 8001768:	4b1d      	ldr	r3, [pc, #116]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800176a:	22f0      	movs	r2, #240	@ 0xf0
 800176c:	825a      	strh	r2, [r3, #18]

		canvas.above_ground.x_center = DISPLAY_CENTER_X;
 800176e:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001770:	229f      	movs	r2, #159	@ 0x9f
 8001772:	829a      	strh	r2, [r3, #20]
		canvas.above_ground.y_center = canvas.above_ground.y_max/2;
 8001774:	4b1a      	ldr	r3, [pc, #104]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001776:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800177a:	0fda      	lsrs	r2, r3, #31
 800177c:	4413      	add	r3, r2
 800177e:	105b      	asrs	r3, r3, #1
 8001780:	b21a      	sxth	r2, r3
 8001782:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001784:	82da      	strh	r2, [r3, #22]


	// below ground area
		canvas.below_ground.x_min = 0;
 8001786:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 8001788:	2200      	movs	r2, #0
 800178a:	831a      	strh	r2, [r3, #24]
		canvas.below_ground.y_min = canvas.above_ground.y_max + 1;
 800178c:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800178e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001792:	b29b      	uxth	r3, r3
 8001794:	3301      	adds	r3, #1
 8001796:	b29b      	uxth	r3, r3
 8001798:	b21a      	sxth	r2, r3
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 800179c:	835a      	strh	r2, [r3, #26]

		canvas.below_ground.x_max = canvas.whole_area.x_max;
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017a0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80017a4:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017a6:	839a      	strh	r2, [r3, #28]
		canvas.below_ground.y_max = canvas.whole_area.y_max;
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017aa:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017b0:	83da      	strh	r2, [r3, #30]

		canvas.below_ground.x_center = DISPLAY_CENTER_X;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017b4:	229f      	movs	r2, #159	@ 0x9f
 80017b6:	841a      	strh	r2, [r3, #32]
		canvas.below_ground.y_center = (canvas.below_ground.y_max - canvas.below_ground.y_min) / 2;
 80017b8:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017ba:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80017be:	461a      	mov	r2, r3
 80017c0:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017c2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	0fda      	lsrs	r2, r3, #31
 80017ca:	4413      	add	r3, r2
 80017cc:	105b      	asrs	r3, r3, #1
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	4b03      	ldr	r3, [pc, #12]	@ (80017e0 <OBJ_init_canvas+0xb8>)
 80017d2:	845a      	strh	r2, [r3, #34]	@ 0x22
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	2000010c 	.word	0x2000010c

080017e4 <OBJ_init_background>:
// ------------------ FULL SCREEN IMAGES ----------------------


// object "constructor"
void OBJ_init_background(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 80017e8:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <OBJ_init_background+0x54>)
 80017ea:	4a14      	ldr	r2, [pc, #80]	@ (800183c <OBJ_init_background+0x58>)
 80017ec:	601a      	str	r2, [r3, #0]

		background.image.size_x = 320;
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <OBJ_init_background+0x54>)
 80017f0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80017f4:	809a      	strh	r2, [r3, #4]
		background.image.size_y = 240;
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <OBJ_init_background+0x54>)
 80017f8:	22f0      	movs	r2, #240	@ 0xf0
 80017fa:	80da      	strh	r2, [r3, #6]
		background.image.size = background.image.size_x * background.image.size_y;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <OBJ_init_background+0x54>)
 80017fe:	889b      	ldrh	r3, [r3, #4]
 8001800:	461a      	mov	r2, r3
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <OBJ_init_background+0x54>)
 8001804:	88db      	ldrh	r3, [r3, #6]
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	461a      	mov	r2, r3
 800180c:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <OBJ_init_background+0x54>)
 800180e:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001810:	490b      	ldr	r1, [pc, #44]	@ (8001840 <OBJ_init_background+0x5c>)
 8001812:	4809      	ldr	r0, [pc, #36]	@ (8001838 <OBJ_init_background+0x54>)
 8001814:	f7ff f9c4 	bl	8000ba0 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 8001818:	2200      	movs	r2, #0
 800181a:	2100      	movs	r1, #0
 800181c:	4806      	ldr	r0, [pc, #24]	@ (8001838 <OBJ_init_background+0x54>)
 800181e:	f7ff fb04 	bl	8000e2a <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&background, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	4804      	ldr	r0, [pc, #16]	@ (8001838 <OBJ_init_background+0x54>)
 8001828:	f7ff fb1c 	bl	8000e64 <GFX_set_gfx_object_velocity>

		// set edge parameters
		background.edge_behavior = EDGE_IGNORE;
 800182c:	4b02      	ldr	r3, [pc, #8]	@ (8001838 <OBJ_init_background+0x54>)
 800182e:	2202      	movs	r2, #2
 8001830:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a


}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	2000017c 	.word	0x2000017c
 800183c:	0800aed8 	.word	0x0800aed8
 8001840:	2000010c 	.word	0x2000010c

08001844 <OBJ_init_intro_sprite>:

// In computer graphics, a sprite is a two-dimensional bitmap that is
// integrated into a larger scene, most often in a 2D video game.

void OBJ_init_intro_sprite(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 8001848:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 800184a:	4a14      	ldr	r2, [pc, #80]	@ (800189c <OBJ_init_intro_sprite+0x58>)
 800184c:	601a      	str	r2, [r3, #0]

		intro_sprite.image.size_x = 130;
 800184e:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 8001850:	2282      	movs	r2, #130	@ 0x82
 8001852:	809a      	strh	r2, [r3, #4]
		intro_sprite.image.size_y = 100;
 8001854:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 8001856:	2264      	movs	r2, #100	@ 0x64
 8001858:	80da      	strh	r2, [r3, #6]
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 800185a:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 800185c:	889b      	ldrh	r3, [r3, #4]
 800185e:	461a      	mov	r2, r3
 8001860:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 8001862:	88db      	ldrh	r3, [r3, #6]
 8001864:	fb02 f303 	mul.w	r3, r2, r3
 8001868:	461a      	mov	r2, r3
 800186a:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 800186c:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 800186e:	490c      	ldr	r1, [pc, #48]	@ (80018a0 <OBJ_init_intro_sprite+0x5c>)
 8001870:	4809      	ldr	r0, [pc, #36]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 8001872:	f7ff f995 	bl	8000ba0 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &intro_sprite, 95, 20);
 8001876:	2214      	movs	r2, #20
 8001878:	215f      	movs	r1, #95	@ 0x5f
 800187a:	4807      	ldr	r0, [pc, #28]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 800187c:	f7ff fad5 	bl	8000e2a <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&intro_sprite, 0, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2100      	movs	r1, #0
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 8001886:	f7ff faed 	bl	8000e64 <GFX_set_gfx_object_velocity>


		// set edge parameters
		intro_sprite.edge_behavior = EDGE_IGNORE;
 800188a:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <OBJ_init_intro_sprite+0x54>)
 800188c:	2202      	movs	r2, #2
 800188e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000130 	.word	0x20000130
 800189c:	08049c50 	.word	0x08049c50
 80018a0:	2000010c 	.word	0x2000010c

080018a4 <OBJ_init_game_over_sprite>:



// object "constructor"
void OBJ_init_game_over_sprite(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 80018a8:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018aa:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <OBJ_init_game_over_sprite+0x58>)
 80018ac:	601a      	str	r2, [r3, #0]

		game_over_sprite.image.size_x = 250;
 80018ae:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018b0:	22fa      	movs	r2, #250	@ 0xfa
 80018b2:	809a      	strh	r2, [r3, #4]
		game_over_sprite.image.size_y = 170;
 80018b4:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018b6:	22aa      	movs	r2, #170	@ 0xaa
 80018b8:	80da      	strh	r2, [r3, #6]
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 80018ba:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018bc:	889b      	ldrh	r3, [r3, #4]
 80018be:	461a      	mov	r2, r3
 80018c0:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018c2:	88db      	ldrh	r3, [r3, #6]
 80018c4:	fb02 f303 	mul.w	r3, r2, r3
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018cc:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 80018ce:	490c      	ldr	r1, [pc, #48]	@ (8001900 <OBJ_init_game_over_sprite+0x5c>)
 80018d0:	4809      	ldr	r0, [pc, #36]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018d2:	f7ff f965 	bl	8000ba0 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 35, 35 );
 80018d6:	2223      	movs	r2, #35	@ 0x23
 80018d8:	2123      	movs	r1, #35	@ 0x23
 80018da:	4807      	ldr	r0, [pc, #28]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018dc:	f7ff faa5 	bl	8000e2a <GFX_init_gfx_object_location>



		// set the initial object velocity
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	4804      	ldr	r0, [pc, #16]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018e6:	f7ff fabd 	bl	8000e64 <GFX_set_gfx_object_velocity>


		// set edge parameters
		game_over_sprite.edge_behavior = EDGE_IGNORE;
 80018ea:	4b03      	ldr	r3, [pc, #12]	@ (80018f8 <OBJ_init_game_over_sprite+0x54>)
 80018ec:	2202      	movs	r2, #2
 80018ee:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200001c8 	.word	0x200001c8
 80018fc:	080306d8 	.word	0x080306d8
 8001900:	2000010c 	.word	0x2000010c

08001904 <OBJ_init_press_ok_sprite>:

*/


void OBJ_init_press_ok_sprite(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 8001908:	4b13      	ldr	r3, [pc, #76]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 800190a:	4a14      	ldr	r2, [pc, #80]	@ (800195c <OBJ_init_press_ok_sprite+0x58>)
 800190c:	601a      	str	r2, [r3, #0]

		press_ok_sprite.image.size_x = 260;
 800190e:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 8001910:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001914:	809a      	strh	r2, [r3, #4]
		press_ok_sprite.image.size_y = 30;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 8001918:	221e      	movs	r2, #30
 800191a:	80da      	strh	r2, [r3, #6]
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 800191c:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 800191e:	889b      	ldrh	r3, [r3, #4]
 8001920:	461a      	mov	r2, r3
 8001922:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 8001924:	88db      	ldrh	r3, [r3, #6]
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	461a      	mov	r2, r3
 800192c:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 800192e:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001930:	490b      	ldr	r1, [pc, #44]	@ (8001960 <OBJ_init_press_ok_sprite+0x5c>)
 8001932:	4809      	ldr	r0, [pc, #36]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 8001934:	f7ff f934 	bl	8000ba0 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 8001938:	22aa      	movs	r2, #170	@ 0xaa
 800193a:	2128      	movs	r1, #40	@ 0x28
 800193c:	4806      	ldr	r0, [pc, #24]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 800193e:	f7ff fa74 	bl	8000e2a <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_ok_sprite, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	4804      	ldr	r0, [pc, #16]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 8001948:	f7ff fa8c 	bl	8000e64 <GFX_set_gfx_object_velocity>


		// set edge parameters
		press_ok_sprite.edge_behavior = EDGE_IGNORE;
 800194c:	4b02      	ldr	r3, [pc, #8]	@ (8001958 <OBJ_init_press_ok_sprite+0x54>)
 800194e:	2202      	movs	r2, #2
 8001950:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000214 	.word	0x20000214
 800195c:	080452e0 	.word	0x080452e0
 8001960:	2000010c 	.word	0x2000010c

08001964 <OBJ_init_bird>:


void OBJ_init_bird(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	// init graphic object

		// init image
		bird.image.image_array = (uint16_t*) bird_img;
 8001968:	4b13      	ldr	r3, [pc, #76]	@ (80019b8 <OBJ_init_bird+0x54>)
 800196a:	4a14      	ldr	r2, [pc, #80]	@ (80019bc <OBJ_init_bird+0x58>)
 800196c:	601a      	str	r2, [r3, #0]

		bird.image.size_x = 40;
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <OBJ_init_bird+0x54>)
 8001970:	2228      	movs	r2, #40	@ 0x28
 8001972:	809a      	strh	r2, [r3, #4]
		bird.image.size_y = 40;
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <OBJ_init_bird+0x54>)
 8001976:	2228      	movs	r2, #40	@ 0x28
 8001978:	80da      	strh	r2, [r3, #6]
		bird.image.size = bird.image.size_x * bird.image.size_y;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <OBJ_init_bird+0x54>)
 800197c:	889b      	ldrh	r3, [r3, #4]
 800197e:	461a      	mov	r2, r3
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <OBJ_init_bird+0x54>)
 8001982:	88db      	ldrh	r3, [r3, #6]
 8001984:	fb02 f303 	mul.w	r3, r2, r3
 8001988:	461a      	mov	r2, r3
 800198a:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <OBJ_init_bird+0x54>)
 800198c:	609a      	str	r2, [r3, #8]

		// init the graphic object location
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 800198e:	490c      	ldr	r1, [pc, #48]	@ (80019c0 <OBJ_init_bird+0x5c>)
 8001990:	4809      	ldr	r0, [pc, #36]	@ (80019b8 <OBJ_init_bird+0x54>)
 8001992:	f7ff f905 	bl	8000ba0 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &bird, 50, 120);
 8001996:	2278      	movs	r2, #120	@ 0x78
 8001998:	2132      	movs	r1, #50	@ 0x32
 800199a:	4807      	ldr	r0, [pc, #28]	@ (80019b8 <OBJ_init_bird+0x54>)
 800199c:	f7ff fa45 	bl	8000e2a <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&bird, 0, 0);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2100      	movs	r1, #0
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <OBJ_init_bird+0x54>)
 80019a6:	f7ff fa5d 	bl	8000e64 <GFX_set_gfx_object_velocity>

		// set edge parameters
		background.edge_behavior = EDGE_IGNORE;
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <OBJ_init_bird+0x60>)
 80019ac:	2202      	movs	r2, #2
 80019ae:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a


}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000260 	.word	0x20000260
 80019bc:	08048fd0 	.word	0x08048fd0
 80019c0:	2000010c 	.word	0x2000010c
 80019c4:	2000017c 	.word	0x2000017c

080019c8 <OBJ_init_score_box_title>:


// ------- Score text --------

void OBJ_init_score_box_title(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
	static char str[]= "SCORE";

	score_box_title.text = str;
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001a00 <OBJ_init_score_box_title+0x38>)
 80019d0:	601a      	str	r2, [r3, #0]

	score_box_title.x_min = 243;
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019d4:	22f3      	movs	r2, #243	@ 0xf3
 80019d6:	809a      	strh	r2, [r3, #4]
	score_box_title.y_min = 205;
 80019d8:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019da:	22cd      	movs	r2, #205	@ 0xcd
 80019dc:	80da      	strh	r2, [r3, #6]

	score_box_title.fore_color = C_WHITE;
 80019de:	4b07      	ldr	r3, [pc, #28]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019e4:	60da      	str	r2, [r3, #12]
	score_box_title.back_color = C_BLACK;
 80019e6:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]

	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <OBJ_init_score_box_title+0x34>)
 80019ee:	4a05      	ldr	r2, [pc, #20]	@ (8001a04 <OBJ_init_score_box_title+0x3c>)
 80019f0:	609a      	str	r2, [r3, #8]
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	200002ac 	.word	0x200002ac
 8001a00:	20000000 	.word	0x20000000
 8001a04:	08061640 	.word	0x08061640

08001a08 <OBJ_set_score_text_value>:



void OBJ_set_score_text_value(int16_t score)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80fb      	strh	r3, [r7, #6]
	static char str[6];

	sprintf(str, "%5i", score);
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	461a      	mov	r2, r3
 8001a18:	4905      	ldr	r1, [pc, #20]	@ (8001a30 <OBJ_set_score_text_value+0x28>)
 8001a1a:	4806      	ldr	r0, [pc, #24]	@ (8001a34 <OBJ_set_score_text_value+0x2c>)
 8001a1c:	f008 f9e2 	bl	8009de4 <siprintf>
	score_text.text = str;
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <OBJ_set_score_text_value+0x30>)
 8001a22:	4a04      	ldr	r2, [pc, #16]	@ (8001a34 <OBJ_set_score_text_value+0x2c>)
 8001a24:	601a      	str	r2, [r3, #0]

}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	0800ae98 	.word	0x0800ae98
 8001a34:	200002d4 	.word	0x200002d4
 8001a38:	200002c0 	.word	0x200002c0

08001a3c <OBJ_init_score_text>:


void OBJ_init_score_text(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	OBJ_set_score_text_value( game_status.score );
 8001a40:	4b0b      	ldr	r3, [pc, #44]	@ (8001a70 <OBJ_init_score_text+0x34>)
 8001a42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ffde 	bl	8001a08 <OBJ_set_score_text_value>

	score_text.x_min = 242;
 8001a4c:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <OBJ_init_score_text+0x38>)
 8001a4e:	22f2      	movs	r2, #242	@ 0xf2
 8001a50:	809a      	strh	r2, [r3, #4]
	score_text.y_min = 219;
 8001a52:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <OBJ_init_score_text+0x38>)
 8001a54:	22db      	movs	r2, #219	@ 0xdb
 8001a56:	80da      	strh	r2, [r3, #6]

	score_text.fore_color = C_WHITE;
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <OBJ_init_score_text+0x38>)
 8001a5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a5e:	60da      	str	r2, [r3, #12]
	score_text.back_color = C_BLACK;
 8001a60:	4b04      	ldr	r3, [pc, #16]	@ (8001a74 <OBJ_init_score_text+0x38>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]

	score_text.font = (UG_FONT*) &FONT_8X12;    // pred errorjem je bil FONT_8X8 nimam pojma zakaj
 8001a66:	4b03      	ldr	r3, [pc, #12]	@ (8001a74 <OBJ_init_score_text+0x38>)
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <OBJ_init_score_text+0x3c>)
 8001a6a:	609a      	str	r2, [r3, #8]
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20000108 	.word	0x20000108
 8001a74:	200002c0 	.word	0x200002c0
 8001a78:	08061640 	.word	0x08061640

08001a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a80:	4b04      	ldr	r3, [pc, #16]	@ (8001a94 <__NVIC_GetPriorityGrouping+0x18>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 0307 	and.w	r3, r3, #7
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	db0b      	blt.n	8001ac2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	4907      	ldr	r1, [pc, #28]	@ (8001ad0 <__NVIC_EnableIRQ+0x38>)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2001      	movs	r0, #1
 8001aba:	fa00 f202 	lsl.w	r2, r0, r2
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000e100 	.word	0xe000e100

08001ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	6039      	str	r1, [r7, #0]
 8001ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	db0a      	blt.n	8001afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	490c      	ldr	r1, [pc, #48]	@ (8001b20 <__NVIC_SetPriority+0x4c>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	0112      	lsls	r2, r2, #4
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	440b      	add	r3, r1
 8001af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001afc:	e00a      	b.n	8001b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4908      	ldr	r1, [pc, #32]	@ (8001b24 <__NVIC_SetPriority+0x50>)
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	3b04      	subs	r3, #4
 8001b0c:	0112      	lsls	r2, r2, #4
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	440b      	add	r3, r1
 8001b12:	761a      	strb	r2, [r3, #24]
}
 8001b14:	bf00      	nop
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000e100 	.word	0xe000e100
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f1c3 0307 	rsb	r3, r3, #7
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	bf28      	it	cs
 8001b46:	2304      	movcs	r3, #4
 8001b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	2b06      	cmp	r3, #6
 8001b50:	d902      	bls.n	8001b58 <NVIC_EncodePriority+0x30>
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3b03      	subs	r3, #3
 8001b56:	e000      	b.n	8001b5a <NVIC_EncodePriority+0x32>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43da      	mvns	r2, r3
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	401a      	ands	r2, r3
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b70:	f04f 31ff 	mov.w	r1, #4294967295
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7a:	43d9      	mvns	r1, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b80:	4313      	orrs	r3, r2
         );
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3724      	adds	r7, #36	@ 0x24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	601a      	str	r2, [r3, #0]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d02e      	beq.n	8001c1e <LL_TIM_OC_DisableFast+0x6e>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d029      	beq.n	8001c1a <LL_TIM_OC_DisableFast+0x6a>
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b10      	cmp	r3, #16
 8001bca:	d024      	beq.n	8001c16 <LL_TIM_OC_DisableFast+0x66>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	2b40      	cmp	r3, #64	@ 0x40
 8001bd0:	d01f      	beq.n	8001c12 <LL_TIM_OC_DisableFast+0x62>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bd8:	d019      	beq.n	8001c0e <LL_TIM_OC_DisableFast+0x5e>
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001be0:	d013      	beq.n	8001c0a <LL_TIM_OC_DisableFast+0x5a>
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001be8:	d00d      	beq.n	8001c06 <LL_TIM_OC_DisableFast+0x56>
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001bf0:	d007      	beq.n	8001c02 <LL_TIM_OC_DisableFast+0x52>
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bf8:	d101      	bne.n	8001bfe <LL_TIM_OC_DisableFast+0x4e>
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	e010      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001bfe:	2309      	movs	r3, #9
 8001c00:	e00e      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c02:	2307      	movs	r3, #7
 8001c04:	e00c      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c06:	2306      	movs	r3, #6
 8001c08:	e00a      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c0a:	2305      	movs	r3, #5
 8001c0c:	e008      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c0e:	2304      	movs	r3, #4
 8001c10:	e006      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c12:	2303      	movs	r3, #3
 8001c14:	e004      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e002      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <LL_TIM_OC_DisableFast+0x70>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3318      	adds	r3, #24
 8001c26:	4619      	mov	r1, r3
 8001c28:	7bfb      	ldrb	r3, [r7, #15]
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c58 <LL_TIM_OC_DisableFast+0xa8>)
 8001c2c:	5cd3      	ldrb	r3, [r2, r3]
 8001c2e:	440b      	add	r3, r1
 8001c30:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	4908      	ldr	r1, [pc, #32]	@ (8001c5c <LL_TIM_OC_DisableFast+0xac>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2304      	movs	r3, #4
 8001c40:	408b      	lsls	r3, r1
 8001c42:	43db      	mvns	r3, r3
 8001c44:	401a      	ands	r2, r3
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	601a      	str	r2, [r3, #0]

}
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	080501e0 	.word	0x080501e0
 8001c5c:	080501ec 	.word	0x080501ec

08001c60 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d02e      	beq.n	8001cce <LL_TIM_OC_EnablePreload+0x6e>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d029      	beq.n	8001cca <LL_TIM_OC_EnablePreload+0x6a>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b10      	cmp	r3, #16
 8001c7a:	d024      	beq.n	8001cc6 <LL_TIM_OC_EnablePreload+0x66>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b40      	cmp	r3, #64	@ 0x40
 8001c80:	d01f      	beq.n	8001cc2 <LL_TIM_OC_EnablePreload+0x62>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c88:	d019      	beq.n	8001cbe <LL_TIM_OC_EnablePreload+0x5e>
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c90:	d013      	beq.n	8001cba <LL_TIM_OC_EnablePreload+0x5a>
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c98:	d00d      	beq.n	8001cb6 <LL_TIM_OC_EnablePreload+0x56>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ca0:	d007      	beq.n	8001cb2 <LL_TIM_OC_EnablePreload+0x52>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ca8:	d101      	bne.n	8001cae <LL_TIM_OC_EnablePreload+0x4e>
 8001caa:	2308      	movs	r3, #8
 8001cac:	e010      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cae:	2309      	movs	r3, #9
 8001cb0:	e00e      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	e00c      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cb6:	2306      	movs	r3, #6
 8001cb8:	e00a      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cba:	2305      	movs	r3, #5
 8001cbc:	e008      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	e006      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e004      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	e002      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e000      	b.n	8001cd0 <LL_TIM_OC_EnablePreload+0x70>
 8001cce:	2300      	movs	r3, #0
 8001cd0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3318      	adds	r3, #24
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	7bfb      	ldrb	r3, [r7, #15]
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <LL_TIM_OC_EnablePreload+0xa4>)
 8001cdc:	5cd3      	ldrb	r3, [r2, r3]
 8001cde:	440b      	add	r3, r1
 8001ce0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	4907      	ldr	r1, [pc, #28]	@ (8001d08 <LL_TIM_OC_EnablePreload+0xa8>)
 8001cea:	5ccb      	ldrb	r3, [r1, r3]
 8001cec:	4619      	mov	r1, r3
 8001cee:	2308      	movs	r3, #8
 8001cf0:	408b      	lsls	r3, r1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	601a      	str	r2, [r3, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	080501e0 	.word	0x080501e0
 8001d08:	080501ec 	.word	0x080501ec

08001d0c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8001d1e:	f023 0307 	bic.w	r3, r3, #7
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	431a      	orrs	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	609a      	str	r2, [r3, #8]
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8001d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	605a      	str	r2, [r3, #4]
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	609a      	str	r2, [r3, #8]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f043 0201 	orr.w	r2, r3, #1
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	601a      	str	r2, [r3, #0]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	601a      	str	r2, [r3, #0]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	@ 0x24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3308      	adds	r3, #8
 8001dce:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	e853 3f00 	ldrex	r3, [r3]
 8001dd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	075b      	lsls	r3, r3, #29
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3308      	adds	r3, #8
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	61ba      	str	r2, [r7, #24]
 8001dee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001df0:	6979      	ldr	r1, [r7, #20]
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	e841 2300 	strex	r3, r2, [r1]
 8001df8:	613b      	str	r3, [r7, #16]
   return(result);
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1e4      	bne.n	8001dca <LL_USART_SetTXFIFOThreshold+0xa>
}
 8001e00:	bf00      	nop
 8001e02:	bf00      	nop
 8001e04:	3724      	adds	r7, #36	@ 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b089      	sub	sp, #36	@ 0x24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3308      	adds	r3, #8
 8001e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	e853 3f00 	ldrex	r3, [r3]
 8001e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	065b      	lsls	r3, r3, #25
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61fb      	str	r3, [r7, #28]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3308      	adds	r3, #8
 8001e38:	69fa      	ldr	r2, [r7, #28]
 8001e3a:	61ba      	str	r2, [r7, #24]
 8001e3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e3e:	6979      	ldr	r1, [r7, #20]
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	e841 2300 	strex	r3, r2, [r1]
 8001e46:	613b      	str	r3, [r7, #16]
   return(result);
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1e4      	bne.n	8001e18 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8001e4e:	bf00      	nop
 8001e50:	bf00      	nop
 8001e52:	3724      	adds	r7, #36	@ 0x24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ebc:	d101      	bne.n	8001ec2 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ee4:	d101      	bne.n	8001eea <LL_USART_IsActiveFlag_REACK+0x1a>
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e000      	b.n	8001eec <LL_USART_IsActiveFlag_REACK+0x1c>
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001f1c:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001f1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f20:	4907      	ldr	r1, [pc, #28]	@ (8001f40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001f28:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001f2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f32:	68fb      	ldr	r3, [r7, #12]
}
 8001f34:	bf00      	nop
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40021000 	.word	0x40021000

08001f44 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f4e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f50:	4907      	ldr	r1, [pc, #28]	@ (8001f70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f5a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f62:	68fb      	ldr	r3, [r7, #12]
}
 8001f64:	bf00      	nop
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40021000 	.word	0x40021000

08001f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f78:	f001 f809 	bl	8002f8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f7c:	f000 f82e 	bl	8001fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f80:	f000 fb64 	bl	800264c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001f84:	f000 fa28 	bl	80023d8 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001f88:	f000 f9ec 	bl	8002364 <MX_TIM6_Init>
  MX_TIM4_Init();
 8001f8c:	f000 f97a 	bl	8002284 <MX_TIM4_Init>
  MX_FMC_Init();
 8001f90:	f000 faf4 	bl	800257c <MX_FMC_Init>
  MX_DMA_Init();
 8001f94:	f000 fac8 	bl	8002528 <MX_DMA_Init>
  MX_SPI1_Init();
 8001f98:	f000 f8e2 	bl	8002160 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001f9c:	f000 f91e 	bl	80021dc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  MX_ADC4_Init();
 8001fa0:	f000 f866 	bl	8002070 <MX_ADC4_Init>
   SCI_init();
 8001fa4:	f006 f9f2 	bl	800838c <SCI_init>
   KBD_init();
 8001fa8:	f006 fbb4 	bl	8008714 <KBD_init>
   LED_init();
 8001fac:	f006 f8d4 	bl	8008158 <LED_init>
   PSERV_init();
 8001fb0:	f007 f802 	bl	8008fb8 <PSERV_init>
   PSERV_enable();
 8001fb4:	f007 f810 	bl	8008fd8 <PSERV_enable>

   //  LCD_BKLT_init();
   //  LCD_BKLT_demo();

       LCD_Init();
 8001fb8:	f006 fccf 	bl	800895a <LCD_Init>
   //  LCD_demo_simple();

   LCD_uGUI_init();
 8001fbc:	f006 fd0a 	bl	80089d4 <LCD_uGUI_init>
    LCD_uGUI_demo_Misko3();
 8001fc0:	f006 fd2a 	bl	8008a18 <LCD_uGUI_demo_Misko3>

    JOY_init(&hadc4, &htim1);
 8001fc4:	4903      	ldr	r1, [pc, #12]	@ (8001fd4 <main+0x60>)
 8001fc6:	4804      	ldr	r0, [pc, #16]	@ (8001fd8 <main+0x64>)
 8001fc8:	f006 fb3e 	bl	8008648 <JOY_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    Game();
 8001fcc:	f7fe fb54 	bl	8000678 <Game>
 8001fd0:	e7fc      	b.n	8001fcc <main+0x58>
 8001fd2:	bf00      	nop
 8001fd4:	2000040c 	.word	0x2000040c
 8001fd8:	200002dc 	.word	0x200002dc

08001fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b094      	sub	sp, #80	@ 0x50
 8001fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fe2:	f107 0318 	add.w	r3, r7, #24
 8001fe6:	2238      	movs	r2, #56	@ 0x38
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4618      	mov	r0, r3
 8001fec:	f007 fff2 	bl	8009fd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ffe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002002:	f003 f87b 	bl	80050fc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002006:	2301      	movs	r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800200a:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800200e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002010:	2302      	movs	r3, #2
 8002012:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002014:	2303      	movs	r3, #3
 8002016:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002018:	2301      	movs	r3, #1
 800201a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 800201c:	2324      	movs	r3, #36	@ 0x24
 800201e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002020:	2302      	movs	r3, #2
 8002022:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8002024:	2306      	movs	r3, #6
 8002026:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002028:	2302      	movs	r3, #2
 800202a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800202c:	f107 0318 	add.w	r3, r7, #24
 8002030:	4618      	mov	r0, r3
 8002032:	f003 f917 	bl	8005264 <HAL_RCC_OscConfig>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800203c:	f000 fc54 	bl	80028e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002040:	230f      	movs	r3, #15
 8002042:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002044:	2303      	movs	r3, #3
 8002046:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	2104      	movs	r1, #4
 8002058:	4618      	mov	r0, r3
 800205a:	f003 fc1b 	bl	8005894 <HAL_RCC_ClockConfig>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002064:	f000 fc40 	bl	80028e8 <Error_Handler>
  }
}
 8002068:	bf00      	nop
 800206a:	3750      	adds	r7, #80	@ 0x50
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002076:	463b      	mov	r3, r7
 8002078:	2220      	movs	r2, #32
 800207a:	2100      	movs	r1, #0
 800207c:	4618      	mov	r0, r3
 800207e:	f007 ffa9 	bl	8009fd4 <memset>
  /* USER CODE BEGIN ADC4_Init 1 */

  /* USER CODE END ADC4_Init 1 */
  /** Common config
  */
  hadc4.Instance = ADC4;
 8002082:	4b33      	ldr	r3, [pc, #204]	@ (8002150 <MX_ADC4_Init+0xe0>)
 8002084:	4a33      	ldr	r2, [pc, #204]	@ (8002154 <MX_ADC4_Init+0xe4>)
 8002086:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002088:	4b31      	ldr	r3, [pc, #196]	@ (8002150 <MX_ADC4_Init+0xe0>)
 800208a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800208e:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8002090:	4b2f      	ldr	r3, [pc, #188]	@ (8002150 <MX_ADC4_Init+0xe0>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002096:	4b2e      	ldr	r3, [pc, #184]	@ (8002150 <MX_ADC4_Init+0xe0>)
 8002098:	2200      	movs	r2, #0
 800209a:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 800209c:	4b2c      	ldr	r3, [pc, #176]	@ (8002150 <MX_ADC4_Init+0xe0>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80020a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020a8:	4b29      	ldr	r3, [pc, #164]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020aa:	2204      	movs	r2, #4
 80020ac:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80020ae:	4b28      	ldr	r3, [pc, #160]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 80020b4:	4b26      	ldr	r3, [pc, #152]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 80020ba:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020bc:	2202      	movs	r2, #2
 80020be:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80020c0:	4b23      	ldr	r3, [pc, #140]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80020c8:	4b21      	ldr	r3, [pc, #132]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020ca:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80020d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80020d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80020e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80020e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80020ee:	4818      	ldr	r0, [pc, #96]	@ (8002150 <MX_ADC4_Init+0xe0>)
 80020f0:	f001 fa28 	bl	8003544 <HAL_ADC_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 80020fa:	f000 fbf5 	bl	80028e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80020fe:	4b16      	ldr	r3, [pc, #88]	@ (8002158 <MX_ADC4_Init+0xe8>)
 8002100:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002102:	2306      	movs	r3, #6
 8002104:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002106:	2307      	movs	r3, #7
 8002108:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800210a:	4b14      	ldr	r3, [pc, #80]	@ (800215c <MX_ADC4_Init+0xec>)
 800210c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800210e:	2304      	movs	r3, #4
 8002110:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8002116:	463b      	mov	r3, r7
 8002118:	4619      	mov	r1, r3
 800211a:	480d      	ldr	r0, [pc, #52]	@ (8002150 <MX_ADC4_Init+0xe0>)
 800211c:	f001 fcc6 	bl	8003aac <HAL_ADC_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 8002126:	f000 fbdf 	bl	80028e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800212a:	230c      	movs	r3, #12
 800212c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8002132:	463b      	mov	r3, r7
 8002134:	4619      	mov	r1, r3
 8002136:	4806      	ldr	r0, [pc, #24]	@ (8002150 <MX_ADC4_Init+0xe0>)
 8002138:	f001 fcb8 	bl	8003aac <HAL_ADC_ConfigChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 8002142:	f000 fbd1 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	3720      	adds	r7, #32
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200002dc 	.word	0x200002dc
 8002154:	50000500 	.word	0x50000500
 8002158:	10c00010 	.word	0x10c00010
 800215c:	407f0000 	.word	0x407f0000

08002160 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002164:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <MX_SPI1_Init+0x74>)
 8002166:	4a1c      	ldr	r2, [pc, #112]	@ (80021d8 <MX_SPI1_Init+0x78>)
 8002168:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800216a:	4b1a      	ldr	r3, [pc, #104]	@ (80021d4 <MX_SPI1_Init+0x74>)
 800216c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002170:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002172:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <MX_SPI1_Init+0x74>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002178:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <MX_SPI1_Init+0x74>)
 800217a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800217e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <MX_SPI1_Init+0x74>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <MX_SPI1_Init+0x74>)
 8002188:	2200      	movs	r2, #0
 800218a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <MX_SPI1_Init+0x74>)
 800218e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002192:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002194:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <MX_SPI1_Init+0x74>)
 8002196:	2228      	movs	r2, #40	@ 0x28
 8002198:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <MX_SPI1_Init+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021ac:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021ae:	2207      	movs	r2, #7
 80021b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021b2:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021be:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <MX_SPI1_Init+0x74>)
 80021c0:	f003 ff9a 	bl	80060f8 <HAL_SPI_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80021ca:	f000 fb8d 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200003a8 	.word	0x200003a8
 80021d8:	40013000 	.word	0x40013000

080021dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021e2:	f107 0310 	add.w	r3, r7, #16
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f0:	1d3b      	adds	r3, r7, #4
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	605a      	str	r2, [r3, #4]
 80021f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <MX_TIM1_Init+0xa0>)
 80021fc:	4a20      	ldr	r2, [pc, #128]	@ (8002280 <MX_TIM1_Init+0xa4>)
 80021fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002200:	4b1e      	ldr	r3, [pc, #120]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002202:	2200      	movs	r2, #0
 8002204:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002206:	4b1d      	ldr	r3, [pc, #116]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800220c:	4b1b      	ldr	r3, [pc, #108]	@ (800227c <MX_TIM1_Init+0xa0>)
 800220e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002212:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002214:	4b19      	ldr	r3, [pc, #100]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002216:	2200      	movs	r2, #0
 8002218:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800221a:	4b18      	ldr	r3, [pc, #96]	@ (800227c <MX_TIM1_Init+0xa0>)
 800221c:	2200      	movs	r2, #0
 800221e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002220:	4b16      	ldr	r3, [pc, #88]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002222:	2200      	movs	r2, #0
 8002224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002226:	4815      	ldr	r0, [pc, #84]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002228:	f004 f859 	bl	80062de <HAL_TIM_Base_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002232:	f000 fb59 	bl	80028e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002236:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800223c:	f107 0310 	add.w	r3, r7, #16
 8002240:	4619      	mov	r1, r3
 8002242:	480e      	ldr	r0, [pc, #56]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002244:	f004 f912 	bl	800646c <HAL_TIM_ConfigClockSource>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800224e:	f000 fb4b 	bl	80028e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002252:	2320      	movs	r3, #32
 8002254:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	4619      	mov	r1, r3
 8002262:	4806      	ldr	r0, [pc, #24]	@ (800227c <MX_TIM1_Init+0xa0>)
 8002264:	f004 fb5c 	bl	8006920 <HAL_TIMEx_MasterConfigSynchronization>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800226e:	f000 fb3b 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002272:	bf00      	nop
 8002274:	3720      	adds	r7, #32
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000040c 	.word	0x2000040c
 8002280:	40012c00 	.word	0x40012c00

08002284 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b094      	sub	sp, #80	@ 0x50
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800228a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800228e:	2200      	movs	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	609a      	str	r2, [r3, #8]
 8002296:	60da      	str	r2, [r3, #12]
 8002298:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800229a:	f107 031c 	add.w	r3, r7, #28
 800229e:	2220      	movs	r2, #32
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f007 fe96 	bl	8009fd4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	60da      	str	r2, [r3, #12]
 80022b4:	611a      	str	r2, [r3, #16]
 80022b6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80022b8:	2004      	movs	r0, #4
 80022ba:	f7ff fe43 	bl	8001f44 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 1439;
 80022be:	f240 539f 	movw	r3, #1439	@ 0x59f
 80022c2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80022c4:	2300      	movs	r3, #0
 80022c6:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 99;
 80022c8:	2363      	movs	r3, #99	@ 0x63
 80022ca:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80022cc:	2300      	movs	r3, #0
 80022ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80022d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80022d4:	4619      	mov	r1, r3
 80022d6:	4821      	ldr	r0, [pc, #132]	@ (800235c <MX_TIM4_Init+0xd8>)
 80022d8:	f005 fa04 	bl	80076e4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80022dc:	481f      	ldr	r0, [pc, #124]	@ (800235c <MX_TIM4_Init+0xd8>)
 80022de:	f7ff fc56 	bl	8001b8e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80022e2:	2100      	movs	r1, #0
 80022e4:	481d      	ldr	r0, [pc, #116]	@ (800235c <MX_TIM4_Init+0xd8>)
 80022e6:	f7ff fd11 	bl	8001d0c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80022ea:	2101      	movs	r1, #1
 80022ec:	481b      	ldr	r0, [pc, #108]	@ (800235c <MX_TIM4_Init+0xd8>)
 80022ee:	f7ff fcb7 	bl	8001c60 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80022f2:	2360      	movs	r3, #96	@ 0x60
 80022f4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80022fa:	2300      	movs	r3, #0
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002302:	2300      	movs	r3, #0
 8002304:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	461a      	mov	r2, r3
 800230c:	2101      	movs	r1, #1
 800230e:	4813      	ldr	r0, [pc, #76]	@ (800235c <MX_TIM4_Init+0xd8>)
 8002310:	f005 fa8a 	bl	8007828 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8002314:	2101      	movs	r1, #1
 8002316:	4811      	ldr	r0, [pc, #68]	@ (800235c <MX_TIM4_Init+0xd8>)
 8002318:	f7ff fc4a 	bl	8001bb0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800231c:	2100      	movs	r1, #0
 800231e:	480f      	ldr	r0, [pc, #60]	@ (800235c <MX_TIM4_Init+0xd8>)
 8002320:	f7ff fd09 	bl	8001d36 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002324:	480d      	ldr	r0, [pc, #52]	@ (800235c <MX_TIM4_Init+0xd8>)
 8002326:	f7ff fd1b 	bl	8001d60 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800232a:	2002      	movs	r0, #2
 800232c:	f7ff fdf2 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002330:	2340      	movs	r3, #64	@ 0x40
 8002332:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002334:	2302      	movs	r3, #2
 8002336:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002344:	2302      	movs	r3, #2
 8002346:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	1d3b      	adds	r3, r7, #4
 800234a:	4619      	mov	r1, r3
 800234c:	4804      	ldr	r0, [pc, #16]	@ (8002360 <MX_TIM4_Init+0xdc>)
 800234e:	f004 fe22 	bl	8006f96 <LL_GPIO_Init>

}
 8002352:	bf00      	nop
 8002354:	3750      	adds	r7, #80	@ 0x50
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40000800 	.word	0x40000800
 8002360:	48000400 	.word	0x48000400

08002364 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8002378:	2010      	movs	r0, #16
 800237a:	f7ff fde3 	bl	8001f44 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800237e:	f7ff fb7d 	bl	8001a7c <__NVIC_GetPriorityGrouping>
 8002382:	4603      	mov	r3, r0
 8002384:	2200      	movs	r2, #0
 8002386:	210f      	movs	r1, #15
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fbcd 	bl	8001b28 <NVIC_EncodePriority>
 800238e:	4603      	mov	r3, r0
 8002390:	4619      	mov	r1, r3
 8002392:	2036      	movs	r0, #54	@ 0x36
 8002394:	f7ff fb9e 	bl	8001ad4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002398:	2036      	movs	r0, #54	@ 0x36
 800239a:	f7ff fb7d 	bl	8001a98 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 800239e:	238f      	movs	r3, #143	@ 0x8f
 80023a0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80023a2:	2300      	movs	r3, #0
 80023a4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 80023a6:	f24c 334f 	movw	r3, #49999	@ 0xc34f
 80023aa:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	4619      	mov	r1, r3
 80023b0:	4808      	ldr	r0, [pc, #32]	@ (80023d4 <MX_TIM6_Init+0x70>)
 80023b2:	f005 f997 	bl	80076e4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 80023b6:	4807      	ldr	r0, [pc, #28]	@ (80023d4 <MX_TIM6_Init+0x70>)
 80023b8:	f7ff fbe9 	bl	8001b8e <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 80023bc:	2100      	movs	r1, #0
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <MX_TIM6_Init+0x70>)
 80023c0:	f7ff fcb9 	bl	8001d36 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 80023c4:	4803      	ldr	r0, [pc, #12]	@ (80023d4 <MX_TIM6_Init+0x70>)
 80023c6:	f7ff fccb 	bl	8001d60 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40001000 	.word	0x40001000

080023d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b0a4      	sub	sp, #144	@ 0x90
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80023de:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80023e2:	2220      	movs	r2, #32
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f007 fdf4 	bl	8009fd4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
 80023fc:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023fe:	1d3b      	adds	r3, r7, #4
 8002400:	2254      	movs	r2, #84	@ 0x54
 8002402:	2100      	movs	r1, #0
 8002404:	4618      	mov	r0, r3
 8002406:	f007 fde5 	bl	8009fd4 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800240a:	2304      	movs	r3, #4
 800240c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	4618      	mov	r0, r3
 8002416:	f003 fc21 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8002420:	f000 fa62 	bl	80028e8 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8002424:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002428:	f7ff fd8c 	bl	8001f44 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800242c:	2002      	movs	r0, #2
 800242e:	f7ff fd71 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002432:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002436:	65bb      	str	r3, [r7, #88]	@ 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002438:	2302      	movs	r3, #2
 800243a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800243c:	2300      	movs	r3, #0
 800243e:	663b      	str	r3, [r7, #96]	@ 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	667b      	str	r3, [r7, #100]	@ 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002444:	2300      	movs	r3, #0
 8002446:	66bb      	str	r3, [r7, #104]	@ 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002448:	2307      	movs	r3, #7
 800244a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002450:	4619      	mov	r1, r3
 8002452:	4833      	ldr	r0, [pc, #204]	@ (8002520 <MX_USART3_UART_Init+0x148>)
 8002454:	f004 fd9f 	bl	8006f96 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002458:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800245c:	65bb      	str	r3, [r7, #88]	@ 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800245e:	2302      	movs	r3, #2
 8002460:	65fb      	str	r3, [r7, #92]	@ 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002462:	2300      	movs	r3, #0
 8002464:	663b      	str	r3, [r7, #96]	@ 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	667b      	str	r3, [r7, #100]	@ 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800246a:	2300      	movs	r3, #0
 800246c:	66bb      	str	r3, [r7, #104]	@ 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800246e:	2307      	movs	r3, #7
 8002470:	66fb      	str	r3, [r7, #108]	@ 0x6c
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002472:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002476:	4619      	mov	r1, r3
 8002478:	4829      	ldr	r0, [pc, #164]	@ (8002520 <MX_USART3_UART_Init+0x148>)
 800247a:	f004 fd8c 	bl	8006f96 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800247e:	f7ff fafd 	bl	8001a7c <__NVIC_GetPriorityGrouping>
 8002482:	4603      	mov	r3, r0
 8002484:	2200      	movs	r2, #0
 8002486:	2100      	movs	r1, #0
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fb4d 	bl	8001b28 <NVIC_EncodePriority>
 800248e:	4603      	mov	r3, r0
 8002490:	4619      	mov	r1, r3
 8002492:	2027      	movs	r0, #39	@ 0x27
 8002494:	f7ff fb1e 	bl	8001ad4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002498:	2027      	movs	r0, #39	@ 0x27
 800249a:	f7ff fafd 	bl	8001a98 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800249e:	2300      	movs	r3, #0
 80024a0:	673b      	str	r3, [r7, #112]	@ 0x70
  USART_InitStruct.BaudRate = 115200;
 80024a2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80024a6:	677b      	str	r3, [r7, #116]	@ 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80024a8:	2300      	movs	r3, #0
 80024aa:	67bb      	str	r3, [r7, #120]	@ 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80024ac:	2300      	movs	r3, #0
 80024ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80024b0:	2300      	movs	r3, #0
 80024b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80024b6:	230c      	movs	r3, #12
 80024b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80024c2:	2300      	movs	r3, #0
 80024c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 80024c8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80024cc:	4619      	mov	r1, r3
 80024ce:	4815      	ldr	r0, [pc, #84]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024d0:	f005 fda0 	bl	8008014 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80024d4:	2100      	movs	r1, #0
 80024d6:	4813      	ldr	r0, [pc, #76]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024d8:	f7ff fc72 	bl	8001dc0 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80024dc:	2100      	movs	r1, #0
 80024de:	4811      	ldr	r0, [pc, #68]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024e0:	f7ff fc95 	bl	8001e0e <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 80024e4:	480f      	ldr	r0, [pc, #60]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024e6:	f7ff fc5b 	bl	8001da0 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 80024ea:	480e      	ldr	r0, [pc, #56]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024ec:	f7ff fcb6 	bl	8001e5c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 80024f0:	480c      	ldr	r0, [pc, #48]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024f2:	f7ff fcc3 	bl	8001e7c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 80024f6:	480b      	ldr	r0, [pc, #44]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 80024f8:	f7ff fc42 	bl	8001d80 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 80024fc:	bf00      	nop
 80024fe:	4809      	ldr	r0, [pc, #36]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 8002500:	f7ff fcd2 	bl	8001ea8 <LL_USART_IsActiveFlag_TEACK>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0f9      	beq.n	80024fe <MX_USART3_UART_Init+0x126>
 800250a:	4806      	ldr	r0, [pc, #24]	@ (8002524 <MX_USART3_UART_Init+0x14c>)
 800250c:	f7ff fce0 	bl	8001ed0 <LL_USART_IsActiveFlag_REACK>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0f3      	beq.n	80024fe <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	3790      	adds	r7, #144	@ 0x90
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	48000400 	.word	0x48000400
 8002524:	40004800 	.word	0x40004800

08002528 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800252e:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <MX_DMA_Init+0x50>)
 8002530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002532:	4a11      	ldr	r2, [pc, #68]	@ (8002578 <MX_DMA_Init+0x50>)
 8002534:	f043 0304 	orr.w	r3, r3, #4
 8002538:	6493      	str	r3, [r2, #72]	@ 0x48
 800253a:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <MX_DMA_Init+0x50>)
 800253c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	607b      	str	r3, [r7, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002546:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <MX_DMA_Init+0x50>)
 8002548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800254a:	4a0b      	ldr	r2, [pc, #44]	@ (8002578 <MX_DMA_Init+0x50>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6493      	str	r3, [r2, #72]	@ 0x48
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <MX_DMA_Init+0x50>)
 8002554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	603b      	str	r3, [r7, #0]
 800255c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800255e:	2200      	movs	r2, #0
 8002560:	2100      	movs	r1, #0
 8002562:	200b      	movs	r0, #11
 8002564:	f002 f9a1 	bl	80048aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002568:	200b      	movs	r0, #11
 800256a:	f002 f9b8 	bl	80048de <HAL_NVIC_EnableIRQ>

}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000

0800257c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8002582:	463b      	mov	r3, r7
 8002584:	2220      	movs	r2, #32
 8002586:	2100      	movs	r1, #0
 8002588:	4618      	mov	r0, r3
 800258a:	f007 fd23 	bl	8009fd4 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800258e:	4b2d      	ldr	r3, [pc, #180]	@ (8002644 <MX_FMC_Init+0xc8>)
 8002590:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8002594:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8002596:	4b2b      	ldr	r3, [pc, #172]	@ (8002644 <MX_FMC_Init+0xc8>)
 8002598:	4a2b      	ldr	r2, [pc, #172]	@ (8002648 <MX_FMC_Init+0xcc>)
 800259a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 800259c:	4b29      	ldr	r3, [pc, #164]	@ (8002644 <MX_FMC_Init+0xc8>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80025a2:	4b28      	ldr	r3, [pc, #160]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80025a8:	4b26      	ldr	r3, [pc, #152]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80025ae:	4b25      	ldr	r3, [pc, #148]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025b0:	2210      	movs	r2, #16
 80025b2:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80025b4:	4b23      	ldr	r3, [pc, #140]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80025ba:	4b22      	ldr	r3, [pc, #136]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80025c0:	4b20      	ldr	r3, [pc, #128]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80025c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80025ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80025e0:	4b18      	ldr	r3, [pc, #96]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80025e6:	4b17      	ldr	r3, [pc, #92]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80025ec:	4b15      	ldr	r3, [pc, #84]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80025f2:	4b14      	ldr	r3, [pc, #80]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80025f8:	4b12      	ldr	r3, [pc, #72]	@ (8002644 <MX_FMC_Init+0xc8>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 80025fe:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <MX_FMC_Init+0xc8>)
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8002606:	2301      	movs	r3, #1
 8002608:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800260a:	230f      	movs	r3, #15
 800260c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 800260e:	2301      	movs	r3, #1
 8002610:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8002612:	2301      	movs	r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8002616:	2301      	movs	r3, #1
 8002618:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800261a:	2310      	movs	r3, #16
 800261c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800261e:	2311      	movs	r3, #17
 8002620:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8002626:	463b      	mov	r3, r7
 8002628:	2200      	movs	r2, #0
 800262a:	4619      	mov	r1, r3
 800262c:	4805      	ldr	r0, [pc, #20]	@ (8002644 <MX_FMC_Init+0xc8>)
 800262e:	f003 fe0e 	bl	800624e <HAL_SRAM_Init>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8002638:	f000 f956 	bl	80028e8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800263c:	bf00      	nop
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000458 	.word	0x20000458
 8002648:	a0000104 	.word	0xa0000104

0800264c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002652:	463b      	mov	r3, r7
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	60da      	str	r2, [r3, #12]
 800265e:	611a      	str	r2, [r3, #16]
 8002660:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002662:	2004      	movs	r0, #4
 8002664:	f7ff fc56 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8002668:	2020      	movs	r0, #32
 800266a:	f7ff fc53 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800266e:	2010      	movs	r0, #16
 8002670:	f7ff fc50 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002674:	2002      	movs	r0, #2
 8002676:	f7ff fc4d 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800267a:	2008      	movs	r0, #8
 800267c:	f7ff fc4a 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8002680:	2040      	movs	r0, #64	@ 0x40
 8002682:	f7ff fc47 	bl	8001f14 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_3);
 8002686:	2108      	movs	r1, #8
 8002688:	4892      	ldr	r0, [pc, #584]	@ (80028d4 <MX_GPIO_Init+0x288>)
 800268a:	f7ff fc35 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_4);
 800268e:	2110      	movs	r1, #16
 8002690:	4890      	ldr	r0, [pc, #576]	@ (80028d4 <MX_GPIO_Init+0x288>)
 8002692:	f7ff fc31 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_5);
 8002696:	2120      	movs	r1, #32
 8002698:	488e      	ldr	r0, [pc, #568]	@ (80028d4 <MX_GPIO_Init+0x288>)
 800269a:	f7ff fc2d 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0);
 800269e:	2101      	movs	r1, #1
 80026a0:	488d      	ldr	r0, [pc, #564]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80026a2:	f7ff fc29 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 80026a6:	2102      	movs	r1, #2
 80026a8:	488b      	ldr	r0, [pc, #556]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80026aa:	f7ff fc25 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_2);
 80026ae:	2104      	movs	r1, #4
 80026b0:	4889      	ldr	r0, [pc, #548]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80026b2:	f7ff fc21 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_3);
 80026b6:	2108      	movs	r1, #8
 80026b8:	4887      	ldr	r0, [pc, #540]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80026ba:	f7ff fc1d 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_2);
 80026be:	2104      	movs	r1, #4
 80026c0:	4884      	ldr	r0, [pc, #528]	@ (80028d4 <MX_GPIO_Init+0x288>)
 80026c2:	f7ff fc19 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_3);
 80026c6:	2108      	movs	r1, #8
 80026c8:	4884      	ldr	r0, [pc, #528]	@ (80028dc <MX_GPIO_Init+0x290>)
 80026ca:	f7ff fc15 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_6);
 80026ce:	2140      	movs	r1, #64	@ 0x40
 80026d0:	4882      	ldr	r0, [pc, #520]	@ (80028dc <MX_GPIO_Init+0x290>)
 80026d2:	f7ff fc11 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, LL_GPIO_PIN_1);
 80026d6:	2102      	movs	r1, #2
 80026d8:	4881      	ldr	r0, [pc, #516]	@ (80028e0 <MX_GPIO_Init+0x294>)
 80026da:	f7ff fc0d 	bl	8001ef8 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80026de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80026e4:	2300      	movs	r3, #0
 80026e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80026e8:	2301      	movs	r3, #1
 80026ea:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ec:	463b      	mov	r3, r7
 80026ee:	4619      	mov	r1, r3
 80026f0:	4879      	ldr	r0, [pc, #484]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80026f2:	f004 fc50 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80026f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80026fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80026fc:	2300      	movs	r3, #0
 80026fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002700:	2301      	movs	r3, #1
 8002702:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002704:	463b      	mov	r3, r7
 8002706:	4619      	mov	r1, r3
 8002708:	4873      	ldr	r0, [pc, #460]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 800270a:	f004 fc44 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800270e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002712:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002714:	2300      	movs	r3, #0
 8002716:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002718:	2301      	movs	r3, #1
 800271a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800271c:	463b      	mov	r3, r7
 800271e:	4619      	mov	r1, r3
 8002720:	486d      	ldr	r0, [pc, #436]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 8002722:	f004 fc38 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002726:	2308      	movs	r3, #8
 8002728:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800272a:	2301      	movs	r3, #1
 800272c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800273a:	463b      	mov	r3, r7
 800273c:	4619      	mov	r1, r3
 800273e:	4865      	ldr	r0, [pc, #404]	@ (80028d4 <MX_GPIO_Init+0x288>)
 8002740:	f004 fc29 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8002744:	2310      	movs	r3, #16
 8002746:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002748:	2301      	movs	r3, #1
 800274a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800274c:	2300      	movs	r3, #0
 800274e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002754:	2300      	movs	r3, #0
 8002756:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002758:	463b      	mov	r3, r7
 800275a:	4619      	mov	r1, r3
 800275c:	485d      	ldr	r0, [pc, #372]	@ (80028d4 <MX_GPIO_Init+0x288>)
 800275e:	f004 fc1a 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002762:	2320      	movs	r3, #32
 8002764:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002766:	2301      	movs	r3, #1
 8002768:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800276a:	2300      	movs	r3, #0
 800276c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002772:	2300      	movs	r3, #0
 8002774:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002776:	463b      	mov	r3, r7
 8002778:	4619      	mov	r1, r3
 800277a:	4856      	ldr	r0, [pc, #344]	@ (80028d4 <MX_GPIO_Init+0x288>)
 800277c:	f004 fc0b 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8002780:	2301      	movs	r3, #1
 8002782:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002784:	2301      	movs	r3, #1
 8002786:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002788:	2300      	movs	r3, #0
 800278a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002790:	2300      	movs	r3, #0
 8002792:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002794:	463b      	mov	r3, r7
 8002796:	4619      	mov	r1, r3
 8002798:	484f      	ldr	r0, [pc, #316]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 800279a:	f004 fbfc 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800279e:	2302      	movs	r3, #2
 80027a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027a2:	2301      	movs	r3, #1
 80027a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b2:	463b      	mov	r3, r7
 80027b4:	4619      	mov	r1, r3
 80027b6:	4848      	ldr	r0, [pc, #288]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80027b8:	f004 fbed 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80027bc:	2304      	movs	r3, #4
 80027be:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027c0:	2301      	movs	r3, #1
 80027c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027cc:	2300      	movs	r3, #0
 80027ce:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d0:	463b      	mov	r3, r7
 80027d2:	4619      	mov	r1, r3
 80027d4:	4840      	ldr	r0, [pc, #256]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80027d6:	f004 fbde 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80027da:	2308      	movs	r3, #8
 80027dc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027de:	2301      	movs	r3, #1
 80027e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ee:	463b      	mov	r3, r7
 80027f0:	4619      	mov	r1, r3
 80027f2:	4839      	ldr	r0, [pc, #228]	@ (80028d8 <MX_GPIO_Init+0x28c>)
 80027f4:	f004 fbcf 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80027f8:	2304      	movs	r3, #4
 80027fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027fc:	2301      	movs	r3, #1
 80027fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002800:	2300      	movs	r3, #0
 8002802:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002808:	2300      	movs	r3, #0
 800280a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800280c:	463b      	mov	r3, r7
 800280e:	4619      	mov	r1, r3
 8002810:	4830      	ldr	r0, [pc, #192]	@ (80028d4 <MX_GPIO_Init+0x288>)
 8002812:	f004 fbc0 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8002816:	2301      	movs	r3, #1
 8002818:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800281a:	2300      	movs	r3, #0
 800281c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800281e:	2301      	movs	r3, #1
 8002820:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002822:	463b      	mov	r3, r7
 8002824:	4619      	mov	r1, r3
 8002826:	482f      	ldr	r0, [pc, #188]	@ (80028e4 <MX_GPIO_Init+0x298>)
 8002828:	f004 fbb5 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800282c:	2302      	movs	r3, #2
 800282e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002830:	2300      	movs	r3, #0
 8002832:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002834:	2301      	movs	r3, #1
 8002836:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002838:	463b      	mov	r3, r7
 800283a:	4619      	mov	r1, r3
 800283c:	4829      	ldr	r0, [pc, #164]	@ (80028e4 <MX_GPIO_Init+0x298>)
 800283e:	f004 fbaa 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002842:	2340      	movs	r3, #64	@ 0x40
 8002844:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800284a:	2301      	movs	r3, #1
 800284c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800284e:	463b      	mov	r3, r7
 8002850:	4619      	mov	r1, r3
 8002852:	4824      	ldr	r0, [pc, #144]	@ (80028e4 <MX_GPIO_Init+0x298>)
 8002854:	f004 fb9f 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002858:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800285c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800285e:	2300      	movs	r3, #0
 8002860:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002862:	2301      	movs	r3, #1
 8002864:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002866:	463b      	mov	r3, r7
 8002868:	4619      	mov	r1, r3
 800286a:	481e      	ldr	r0, [pc, #120]	@ (80028e4 <MX_GPIO_Init+0x298>)
 800286c:	f004 fb93 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002870:	2308      	movs	r3, #8
 8002872:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002874:	2301      	movs	r3, #1
 8002876:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002880:	2300      	movs	r3, #0
 8002882:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002884:	463b      	mov	r3, r7
 8002886:	4619      	mov	r1, r3
 8002888:	4814      	ldr	r0, [pc, #80]	@ (80028dc <MX_GPIO_Init+0x290>)
 800288a:	f004 fb84 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800288e:	2340      	movs	r3, #64	@ 0x40
 8002890:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002892:	2301      	movs	r3, #1
 8002894:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028a2:	463b      	mov	r3, r7
 80028a4:	4619      	mov	r1, r3
 80028a6:	480d      	ldr	r0, [pc, #52]	@ (80028dc <MX_GPIO_Init+0x290>)
 80028a8:	f004 fb75 	bl	8006f96 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80028ac:	2302      	movs	r3, #2
 80028ae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028b0:	2301      	movs	r3, #1
 80028b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028bc:	2300      	movs	r3, #0
 80028be:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028c0:	463b      	mov	r3, r7
 80028c2:	4619      	mov	r1, r3
 80028c4:	4806      	ldr	r0, [pc, #24]	@ (80028e0 <MX_GPIO_Init+0x294>)
 80028c6:	f004 fb66 	bl	8006f96 <LL_GPIO_Init>

}
 80028ca:	bf00      	nop
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	48001400 	.word	0x48001400
 80028d8:	48000800 	.word	0x48000800
 80028dc:	48000c00 	.word	0x48000c00
 80028e0:	48001000 	.word	0x48001000
 80028e4:	48001800 	.word	0x48001800

080028e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80028ec:	b672      	cpsid	i
}
 80028ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028f0:	bf00      	nop
 80028f2:	e7fd      	b.n	80028f0 <Error_Handler+0x8>

080028f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_MspInit+0x44>)
 80028fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002938 <HAL_MspInit+0x44>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6613      	str	r3, [r2, #96]	@ 0x60
 8002906:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <HAL_MspInit+0x44>)
 8002908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002912:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_MspInit+0x44>)
 8002914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002916:	4a08      	ldr	r2, [pc, #32]	@ (8002938 <HAL_MspInit+0x44>)
 8002918:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800291c:	6593      	str	r3, [r2, #88]	@ 0x58
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_MspInit+0x44>)
 8002920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800292a:	f002 fc8b 	bl	8005244 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40021000 	.word	0x40021000

0800293c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b09e      	sub	sp, #120	@ 0x78
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002954:	f107 0310 	add.w	r3, r7, #16
 8002958:	2254      	movs	r2, #84	@ 0x54
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f007 fb39 	bl	8009fd4 <memset>
  if(hadc->Instance==ADC4)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a33      	ldr	r2, [pc, #204]	@ (8002a34 <HAL_ADC_MspInit+0xf8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d15f      	bne.n	8002a2c <HAL_ADC_MspInit+0xf0>
  /* USER CODE BEGIN ADC4_MspInit 0 */

  /* USER CODE END ADC4_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800296c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002970:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002972:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002976:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002978:	f107 0310 	add.w	r3, r7, #16
 800297c:	4618      	mov	r0, r3
 800297e:	f003 f96d 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002988:	f7ff ffae 	bl	80028e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 800298c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 800298e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002990:	4a29      	ldr	r2, [pc, #164]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 8002992:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002996:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 800299a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a4:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 80029a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a8:	4a23      	ldr	r2, [pc, #140]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 80029aa:	f043 0302 	orr.w	r3, r3, #2
 80029ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029b0:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <HAL_ADC_MspInit+0xfc>)
 80029b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80029bc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80029c0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029c2:	2303      	movs	r3, #3
 80029c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c6:	2300      	movs	r3, #0
 80029c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80029ce:	4619      	mov	r1, r3
 80029d0:	481a      	ldr	r0, [pc, #104]	@ (8002a3c <HAL_ADC_MspInit+0x100>)
 80029d2:	f002 fa11 	bl	8004df8 <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel1;
 80029d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002a44 <HAL_ADC_MspInit+0x108>)
 80029da:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80029dc:	4b18      	ldr	r3, [pc, #96]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029de:	2226      	movs	r2, #38	@ 0x26
 80029e0:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029e2:	4b17      	ldr	r3, [pc, #92]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80029e8:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80029ee:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029f0:	2280      	movs	r2, #128	@ 0x80
 80029f2:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029fa:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029fc:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 80029fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a02:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8002a04:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 8002a06:	2220      	movs	r2, #32
 8002a08:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8002a10:	480b      	ldr	r0, [pc, #44]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 8002a12:	f001 ff7f 	bl	8004914 <HAL_DMA_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8002a1c:	f7ff ff64 	bl	80028e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 8002a24:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a26:	4a06      	ldr	r2, [pc, #24]	@ (8002a40 <HAL_ADC_MspInit+0x104>)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 8002a2c:	bf00      	nop
 8002a2e:	3778      	adds	r7, #120	@ 0x78
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	50000500 	.word	0x50000500
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	48000400 	.word	0x48000400
 8002a40:	20000348 	.word	0x20000348
 8002a44:	40020008 	.word	0x40020008

08002a48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 0314 	add.w	r3, r7, #20
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a17      	ldr	r2, [pc, #92]	@ (8002ac4 <HAL_SPI_MspInit+0x7c>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d127      	bne.n	8002aba <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a6a:	4b17      	ldr	r3, [pc, #92]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a6e:	4a16      	ldr	r2, [pc, #88]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a74:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a76:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a86:	4a10      	ldr	r2, [pc, #64]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <HAL_SPI_MspInit+0x80>)
 8002a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002a9a:	231c      	movs	r3, #28
 8002a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002aaa:	2305      	movs	r3, #5
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002aae:	f107 0314 	add.w	r3, r7, #20
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4805      	ldr	r0, [pc, #20]	@ (8002acc <HAL_SPI_MspInit+0x84>)
 8002ab6:	f002 f99f 	bl	8004df8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002aba:	bf00      	nop
 8002abc:	3728      	adds	r7, #40	@ 0x28
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40013000 	.word	0x40013000
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	48001800 	.word	0x48001800

08002ad0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <HAL_TIM_Base_MspInit+0x38>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d10b      	bne.n	8002afa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_TIM_Base_MspInit+0x3c>)
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae6:	4a09      	ldr	r2, [pc, #36]	@ (8002b0c <HAL_TIM_Base_MspInit+0x3c>)
 8002ae8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aec:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aee:	4b07      	ldr	r3, [pc, #28]	@ (8002b0c <HAL_TIM_Base_MspInit+0x3c>)
 8002af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40012c00 	.word	0x40012c00
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002b16:	1d3b      	adds	r3, r7, #4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002b24:	4b23      	ldr	r3, [pc, #140]	@ (8002bb4 <HAL_FMC_MspInit+0xa4>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d13e      	bne.n	8002baa <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_FMC_MspInit+0xa4>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002b32:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <HAL_FMC_MspInit+0xa8>)
 8002b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b36:	4a20      	ldr	r2, [pc, #128]	@ (8002bb8 <HAL_FMC_MspInit+0xa8>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb8 <HAL_FMC_MspInit+0xa8>)
 8002b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002b4a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002b4e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b50:	2302      	movs	r3, #2
 8002b52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b5c:	230c      	movs	r3, #12
 8002b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	4619      	mov	r1, r3
 8002b64:	4815      	ldr	r0, [pc, #84]	@ (8002bbc <HAL_FMC_MspInit+0xac>)
 8002b66:	f002 f947 	bl	8004df8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8002b6a:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8002b6e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b7c:	230c      	movs	r3, #12
 8002b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	480e      	ldr	r0, [pc, #56]	@ (8002bc0 <HAL_FMC_MspInit+0xb0>)
 8002b86:	f002 f937 	bl	8004df8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b8a:	2320      	movs	r3, #32
 8002b8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b96:	2303      	movs	r3, #3
 8002b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b9a:	230c      	movs	r3, #12
 8002b9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4808      	ldr	r0, [pc, #32]	@ (8002bc4 <HAL_FMC_MspInit+0xb4>)
 8002ba4:	f002 f928 	bl	8004df8 <HAL_GPIO_Init>
 8002ba8:	e000      	b.n	8002bac <HAL_FMC_MspInit+0x9c>
    return;
 8002baa:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	200004b0 	.word	0x200004b0
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	48001000 	.word	0x48001000
 8002bc0:	48000c00 	.word	0x48000c00
 8002bc4:	48001800 	.word	0x48001800

08002bc8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002bd0:	f7ff ff9e 	bl	8002b10 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f06f 0201 	mvn.w	r2, #1
 8002bea:	611a      	str	r2, [r3, #16]
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <LL_TIM_IsEnabledIT_UPDATE+0x18>
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	f003 0320 	and.w	r3, r3, #32
 8002c54:	2b20      	cmp	r3, #32
 8002c56:	d101      	bne.n	8002c5c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c7a:	2b80      	cmp	r3, #128	@ 0x80
 8002c7c:	d101      	bne.n	8002c82 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0320 	and.w	r3, r3, #32
 8002ca0:	2b20      	cmp	r3, #32
 8002ca2:	d101      	bne.n	8002ca8 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cc6:	2b80      	cmp	r3, #128	@ 0x80
 8002cc8:	d101      	bne.n	8002cce <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <NMI_Handler+0x4>

08002ce4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <HardFault_Handler+0x4>

08002cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cf0:	bf00      	nop
 8002cf2:	e7fd      	b.n	8002cf0 <MemManage_Handler+0x4>

08002cf4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <BusFault_Handler+0x4>

08002cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d00:	bf00      	nop
 8002d02:	e7fd      	b.n	8002d00 <UsageFault_Handler+0x4>

08002d04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d12:	b480      	push	{r7}
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d32:	f000 f97f 	bl	8003034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002d40:	4802      	ldr	r0, [pc, #8]	@ (8002d4c <DMA1_Channel1_IRQHandler+0x10>)
 8002d42:	f001 ff0a 	bl	8004b5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000348 	.word	0x20000348

08002d50 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0

	// ------ Odzivanje na novo-sprejeti podatek (zastavica RXNE = Receive data register not empty) -------


		// Najprej preverimo, ?e je ta specifi?na prekinitev sploh omogo?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_RXNE_RXFNE (USART3) )		// sploh omogo?ena prekinitev ob RXNE?
 8002d54:	480e      	ldr	r0, [pc, #56]	@ (8002d90 <USART3_IRQHandler+0x40>)
 8002d56:	f7ff ff9b 	bl	8002c90 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d007      	beq.n	8002d70 <USART3_IRQHandler+0x20>
		{
			// e je prekinitev omogo?ena, potem preverimo e, ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_RXNE_RXFNE (USART3) )	// postavljena zastavica RXNE?
 8002d60:	480b      	ldr	r0, [pc, #44]	@ (8002d90 <USART3_IRQHandler+0x40>)
 8002d62:	f7ff ff6f 	bl	8002c44 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <USART3_IRQHandler+0x20>
			{
				// e je ta specifi?na prekinitev omogo?ena in ?e je postavljena zastavica tega specifi?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

				SCI_receive_char_Callback();
 8002d6c:	f005 fb84 	bl	8008478 <SCI_receive_char_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

		// Najprej preverimo, ?e je ta specifi?na prekinitev sploh omogo?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_TXE_TXFNF (USART3) )		// sploh omogo?ena prekinitev ob TXE?
 8002d70:	4807      	ldr	r0, [pc, #28]	@ (8002d90 <USART3_IRQHandler+0x40>)
 8002d72:	f7ff ffa0 	bl	8002cb6 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <USART3_IRQHandler+0x3c>
		{
			// e je prekinitev omogo?ena, potem preverimo e, ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 8002d7c:	4804      	ldr	r0, [pc, #16]	@ (8002d90 <USART3_IRQHandler+0x40>)
 8002d7e:	f7ff ff74 	bl	8002c6a <LL_USART_IsActiveFlag_TXE_TXFNF>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <USART3_IRQHandler+0x3c>
			{
				// e je ta specifi?na prekinitev omogo?ena in ?e je postavljena zastavica tega specifi?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

				SCI_transmit_char_Callback();
 8002d88:	f005 fb8e 	bl	80084a8 <SCI_transmit_char_Callback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d8c:	bf00      	nop
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40004800 	.word	0x40004800

08002d94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
 8002d98:	4809      	ldr	r0, [pc, #36]	@ (8002dc0 <TIM6_DAC_IRQHandler+0x2c>)
 8002d9a:	f7ff ff40 	bl	8002c1e <LL_TIM_IsEnabledIT_UPDATE>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <TIM6_DAC_IRQHandler+0x26>
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
 8002da4:	4806      	ldr	r0, [pc, #24]	@ (8002dc0 <TIM6_DAC_IRQHandler+0x2c>)
 8002da6:	f7ff ff27 	bl	8002bf8 <LL_TIM_IsActiveFlag_UPDATE>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d004      	beq.n	8002dba <TIM6_DAC_IRQHandler+0x26>
		{
			PSERV_run_services_Callback();
 8002db0:	f006 f91e 	bl	8008ff0 <PSERV_run_services_Callback>
			LL_TIM_ClearFlag_UPDATE(TIM6);
 8002db4:	4802      	ldr	r0, [pc, #8]	@ (8002dc0 <TIM6_DAC_IRQHandler+0x2c>)
 8002db6:	f7ff ff11 	bl	8002bdc <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	40001000 	.word	0x40001000

08002dc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
	return 1;
 8002dc8:	2301      	movs	r3, #1
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <_kill>:

int _kill(int pid, int sig)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002dde:	f007 f957 	bl	800a090 <__errno>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2216      	movs	r2, #22
 8002de6:	601a      	str	r2, [r3, #0]
	return -1;
 8002de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <_exit>:

void _exit (int status)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f7ff ffe7 	bl	8002dd4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e06:	bf00      	nop
 8002e08:	e7fd      	b.n	8002e06 <_exit+0x12>

08002e0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b086      	sub	sp, #24
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e16:	2300      	movs	r3, #0
 8002e18:	617b      	str	r3, [r7, #20]
 8002e1a:	e00a      	b.n	8002e32 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e1c:	f3af 8000 	nop.w
 8002e20:	4601      	mov	r1, r0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	60ba      	str	r2, [r7, #8]
 8002e28:	b2ca      	uxtb	r2, r1
 8002e2a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	dbf0      	blt.n	8002e1c <_read+0x12>
	}

return len;
 8002e3a:	687b      	ldr	r3, [r7, #4]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	return -1;
 8002e4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e6c:	605a      	str	r2, [r3, #4]
	return 0;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <_isatty>:

int _isatty(int file)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
	return 1;
 8002e84:	2301      	movs	r3, #1
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b085      	sub	sp, #20
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	607a      	str	r2, [r7, #4]
	return 0;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002eb4:	4a14      	ldr	r2, [pc, #80]	@ (8002f08 <_sbrk+0x5c>)
 8002eb6:	4b15      	ldr	r3, [pc, #84]	@ (8002f0c <_sbrk+0x60>)
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ec0:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <_sbrk+0x64>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d102      	bne.n	8002ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ec8:	4b11      	ldr	r3, [pc, #68]	@ (8002f10 <_sbrk+0x64>)
 8002eca:	4a12      	ldr	r2, [pc, #72]	@ (8002f14 <_sbrk+0x68>)
 8002ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <_sbrk+0x64>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d207      	bcs.n	8002eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002edc:	f007 f8d8 	bl	800a090 <__errno>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	220c      	movs	r2, #12
 8002ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eea:	e009      	b.n	8002f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <_sbrk+0x64>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ef2:	4b07      	ldr	r3, [pc, #28]	@ (8002f10 <_sbrk+0x64>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	4a05      	ldr	r2, [pc, #20]	@ (8002f10 <_sbrk+0x64>)
 8002efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002efe:	68fb      	ldr	r3, [r7, #12]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	20020000 	.word	0x20020000
 8002f0c:	00000400 	.word	0x00000400
 8002f10:	200004b4 	.word	0x200004b4
 8002f14:	20000c00 	.word	0x20000c00

08002f18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f1c:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <SystemInit+0x20>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f22:	4a05      	ldr	r2, [pc, #20]	@ (8002f38 <SystemInit+0x20>)
 8002f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f3c:	480d      	ldr	r0, [pc, #52]	@ (8002f74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f3e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f40:	480d      	ldr	r0, [pc, #52]	@ (8002f78 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f42:	490e      	ldr	r1, [pc, #56]	@ (8002f7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f44:	4a0e      	ldr	r2, [pc, #56]	@ (8002f80 <LoopForever+0xe>)
  movs r3, #0
 8002f46:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f48:	e002      	b.n	8002f50 <LoopCopyDataInit>

08002f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f4e:	3304      	adds	r3, #4

08002f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f54:	d3f9      	bcc.n	8002f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f56:	4a0b      	ldr	r2, [pc, #44]	@ (8002f84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f58:	4c0b      	ldr	r4, [pc, #44]	@ (8002f88 <LoopForever+0x16>)
  movs r3, #0
 8002f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f5c:	e001      	b.n	8002f62 <LoopFillZerobss>

08002f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f60:	3204      	adds	r2, #4

08002f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f64:	d3fb      	bcc.n	8002f5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f66:	f7ff ffd7 	bl	8002f18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f6a:	f007 f897 	bl	800a09c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f6e:	f7ff f801 	bl	8001f74 <main>

08002f72 <LoopForever>:

LoopForever:
    b LoopForever
 8002f72:	e7fe      	b.n	8002f72 <LoopForever>
  ldr   r0, =_estack
 8002f74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f7c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002f80:	08061784 	.word	0x08061784
  ldr r2, =_sbss
 8002f84:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002f88:	20000bfc 	.word	0x20000bfc

08002f8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f8c:	e7fe      	b.n	8002f8c <ADC1_2_IRQHandler>

08002f8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f98:	2003      	movs	r0, #3
 8002f9a:	f001 fc7b 	bl	8004894 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f9e:	200e      	movs	r0, #14
 8002fa0:	f000 f80e 	bl	8002fc0 <HAL_InitTick>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	71fb      	strb	r3, [r7, #7]
 8002fae:	e001      	b.n	8002fb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fb0:	f7ff fca0 	bl	80028f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fb4:	79fb      	ldrb	r3, [r7, #7]

}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
	...

08002fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002fcc:	4b16      	ldr	r3, [pc, #88]	@ (8003028 <HAL_InitTick+0x68>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d022      	beq.n	800301a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002fd4:	4b15      	ldr	r3, [pc, #84]	@ (800302c <HAL_InitTick+0x6c>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	4b13      	ldr	r3, [pc, #76]	@ (8003028 <HAL_InitTick+0x68>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002fe0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f001 fc86 	bl	80048fa <HAL_SYSTICK_Config>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10f      	bne.n	8003014 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b0f      	cmp	r3, #15
 8002ff8:	d809      	bhi.n	800300e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8003002:	f001 fc52 	bl	80048aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003006:	4a0a      	ldr	r2, [pc, #40]	@ (8003030 <HAL_InitTick+0x70>)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6013      	str	r3, [r2, #0]
 800300c:	e007      	b.n	800301e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	73fb      	strb	r3, [r7, #15]
 8003012:	e004      	b.n	800301e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
 8003018:	e001      	b.n	800301e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800301e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	20000010 	.word	0x20000010
 800302c:	20000008 	.word	0x20000008
 8003030:	2000000c 	.word	0x2000000c

08003034 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003038:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <HAL_IncTick+0x1c>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b05      	ldr	r3, [pc, #20]	@ (8003054 <HAL_IncTick+0x20>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4413      	add	r3, r2
 8003042:	4a03      	ldr	r2, [pc, #12]	@ (8003050 <HAL_IncTick+0x1c>)
 8003044:	6013      	str	r3, [r2, #0]
}
 8003046:	bf00      	nop
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	200004b8 	.word	0x200004b8
 8003054:	20000010 	.word	0x20000010

08003058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  return uwTick;
 800305c:	4b03      	ldr	r3, [pc, #12]	@ (800306c <HAL_GetTick+0x14>)
 800305e:	681b      	ldr	r3, [r3, #0]
}
 8003060:	4618      	mov	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	200004b8 	.word	0x200004b8

08003070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003078:	f7ff ffee 	bl	8003058 <HAL_GetTick>
 800307c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003088:	d004      	beq.n	8003094 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <HAL_Delay+0x40>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4413      	add	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003094:	bf00      	nop
 8003096:	f7ff ffdf 	bl	8003058 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d8f7      	bhi.n	8003096 <HAL_Delay+0x26>
  {
  }
}
 80030a6:	bf00      	nop
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000010 	.word	0x20000010

080030b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	609a      	str	r2, [r3, #8]
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
 80030e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	609a      	str	r2, [r3, #8]
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	3360      	adds	r3, #96	@ 0x60
 800312e:	461a      	mov	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	4b08      	ldr	r3, [pc, #32]	@ (8003160 <LL_ADC_SetOffset+0x44>)
 800313e:	4013      	ands	r3, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	4313      	orrs	r3, r2
 800314c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003154:	bf00      	nop
 8003156:	371c      	adds	r7, #28
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	03fff000 	.word	0x03fff000

08003164 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3360      	adds	r3, #96	@ 0x60
 8003172:	461a      	mov	r2, r3
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003184:	4618      	mov	r0, r3
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3360      	adds	r3, #96	@ 0x60
 80031a0:	461a      	mov	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	431a      	orrs	r2, r3
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b087      	sub	sp, #28
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	60b9      	str	r1, [r7, #8]
 80031d0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	3360      	adds	r3, #96	@ 0x60
 80031d6:	461a      	mov	r2, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b087      	sub	sp, #28
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	3360      	adds	r3, #96	@ 0x60
 800320c:	461a      	mov	r2, r3
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	431a      	orrs	r2, r3
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003226:	bf00      	nop
 8003228:	371c      	adds	r7, #28
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	615a      	str	r2, [r3, #20]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800327e:	b480      	push	{r7}
 8003280:	b087      	sub	sp, #28
 8003282:	af00      	add	r7, sp, #0
 8003284:	60f8      	str	r0, [r7, #12]
 8003286:	60b9      	str	r1, [r7, #8]
 8003288:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	3330      	adds	r3, #48	@ 0x30
 800328e:	461a      	mov	r2, r3
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	0a1b      	lsrs	r3, r3, #8
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	4413      	add	r3, r2
 800329c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	211f      	movs	r1, #31
 80032aa:	fa01 f303 	lsl.w	r3, r1, r3
 80032ae:	43db      	mvns	r3, r3
 80032b0:	401a      	ands	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	0e9b      	lsrs	r3, r3, #26
 80032b6:	f003 011f 	and.w	r1, r3, #31
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	431a      	orrs	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80032ca:	bf00      	nop
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b087      	sub	sp, #28
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	3314      	adds	r3, #20
 80032e6:	461a      	mov	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	0e5b      	lsrs	r3, r3, #25
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	4413      	add	r3, r2
 80032f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	0d1b      	lsrs	r3, r3, #20
 80032fe:	f003 031f 	and.w	r3, r3, #31
 8003302:	2107      	movs	r1, #7
 8003304:	fa01 f303 	lsl.w	r3, r1, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	401a      	ands	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	0d1b      	lsrs	r3, r3, #20
 8003310:	f003 031f 	and.w	r3, r3, #31
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	fa01 f303 	lsl.w	r3, r1, r3
 800331a:	431a      	orrs	r2, r3
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003320:	bf00      	nop
 8003322:	371c      	adds	r7, #28
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a0f      	ldr	r2, [pc, #60]	@ (8003378 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d10a      	bne.n	8003356 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334c:	431a      	orrs	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003354:	e00a      	b.n	800336c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003362:	43db      	mvns	r3, r3
 8003364:	401a      	ands	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800336c:	bf00      	nop
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	407f0000 	.word	0x407f0000

0800337c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 031f 	and.w	r3, r3, #31
}
 800338c:	4618      	mov	r0, r3
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80033a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6093      	str	r3, [r2, #8]
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033d0:	d101      	bne.n	80033d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80033f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800341c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003420:	d101      	bne.n	8003426 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003444:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800346c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003470:	f043 0202 	orr.w	r2, r3, #2
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <LL_ADC_IsEnabled+0x18>
 8003498:	2301      	movs	r3, #1
 800349a:	e000      	b.n	800349e <LL_ADC_IsEnabled+0x1a>
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d101      	bne.n	80034c2 <LL_ADC_IsDisableOngoing+0x18>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <LL_ADC_IsDisableOngoing+0x1a>
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034e4:	f043 0204 	orr.w	r2, r3, #4
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b04      	cmp	r3, #4
 800350a:	d101      	bne.n	8003510 <LL_ADC_REG_IsConversionOngoing+0x18>
 800350c:	2301      	movs	r3, #1
 800350e:	e000      	b.n	8003512 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800351e:	b480      	push	{r7}
 8003520:	b083      	sub	sp, #12
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b08      	cmp	r3, #8
 8003530:	d101      	bne.n	8003536 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b089      	sub	sp, #36	@ 0x24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800354c:	2300      	movs	r3, #0
 800354e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003550:	2300      	movs	r3, #0
 8003552:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e1af      	b.n	80038be <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003568:	2b00      	cmp	r3, #0
 800356a:	d109      	bne.n	8003580 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff f9e5 	bl	800293c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ff19 	bl	80033bc <LL_ADC_IsDeepPowerDownEnabled>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d004      	beq.n	800359a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4618      	mov	r0, r3
 8003596:	f7ff feff 	bl	8003398 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff ff34 	bl	800340c <LL_ADC_IsInternalRegulatorEnabled>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d115      	bne.n	80035d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff ff18 	bl	80033e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035b4:	4b9f      	ldr	r3, [pc, #636]	@ (8003834 <HAL_ADC_Init+0x2f0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	099b      	lsrs	r3, r3, #6
 80035ba:	4a9f      	ldr	r2, [pc, #636]	@ (8003838 <HAL_ADC_Init+0x2f4>)
 80035bc:	fba2 2303 	umull	r2, r3, r2, r3
 80035c0:	099b      	lsrs	r3, r3, #6
 80035c2:	3301      	adds	r3, #1
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035c8:	e002      	b.n	80035d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	3b01      	subs	r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f9      	bne.n	80035ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ff16 	bl	800340c <LL_ADC_IsInternalRegulatorEnabled>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10d      	bne.n	8003602 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ea:	f043 0210 	orr.w	r2, r3, #16
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f6:	f043 0201 	orr.w	r2, r3, #1
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff ff76 	bl	80034f8 <LL_ADC_REG_IsConversionOngoing>
 800360c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	f003 0310 	and.w	r3, r3, #16
 8003616:	2b00      	cmp	r3, #0
 8003618:	f040 8148 	bne.w	80038ac <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f040 8144 	bne.w	80038ac <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003628:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800362c:	f043 0202 	orr.w	r2, r3, #2
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff ff23 	bl	8003484 <LL_ADC_IsEnabled>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d141      	bne.n	80036c8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800364c:	d004      	beq.n	8003658 <HAL_ADC_Init+0x114>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a7a      	ldr	r2, [pc, #488]	@ (800383c <HAL_ADC_Init+0x2f8>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d10f      	bne.n	8003678 <HAL_ADC_Init+0x134>
 8003658:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800365c:	f7ff ff12 	bl	8003484 <LL_ADC_IsEnabled>
 8003660:	4604      	mov	r4, r0
 8003662:	4876      	ldr	r0, [pc, #472]	@ (800383c <HAL_ADC_Init+0x2f8>)
 8003664:	f7ff ff0e 	bl	8003484 <LL_ADC_IsEnabled>
 8003668:	4603      	mov	r3, r0
 800366a:	4323      	orrs	r3, r4
 800366c:	2b00      	cmp	r3, #0
 800366e:	bf0c      	ite	eq
 8003670:	2301      	moveq	r3, #1
 8003672:	2300      	movne	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e012      	b.n	800369e <HAL_ADC_Init+0x15a>
 8003678:	4871      	ldr	r0, [pc, #452]	@ (8003840 <HAL_ADC_Init+0x2fc>)
 800367a:	f7ff ff03 	bl	8003484 <LL_ADC_IsEnabled>
 800367e:	4604      	mov	r4, r0
 8003680:	4870      	ldr	r0, [pc, #448]	@ (8003844 <HAL_ADC_Init+0x300>)
 8003682:	f7ff feff 	bl	8003484 <LL_ADC_IsEnabled>
 8003686:	4603      	mov	r3, r0
 8003688:	431c      	orrs	r4, r3
 800368a:	486f      	ldr	r0, [pc, #444]	@ (8003848 <HAL_ADC_Init+0x304>)
 800368c:	f7ff fefa 	bl	8003484 <LL_ADC_IsEnabled>
 8003690:	4603      	mov	r3, r0
 8003692:	4323      	orrs	r3, r4
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf0c      	ite	eq
 8003698:	2301      	moveq	r3, #1
 800369a:	2300      	movne	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d012      	beq.n	80036c8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036aa:	d004      	beq.n	80036b6 <HAL_ADC_Init+0x172>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a62      	ldr	r2, [pc, #392]	@ (800383c <HAL_ADC_Init+0x2f8>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_Init+0x176>
 80036b6:	4a65      	ldr	r2, [pc, #404]	@ (800384c <HAL_ADC_Init+0x308>)
 80036b8:	e000      	b.n	80036bc <HAL_ADC_Init+0x178>
 80036ba:	4a65      	ldr	r2, [pc, #404]	@ (8003850 <HAL_ADC_Init+0x30c>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	4619      	mov	r1, r3
 80036c2:	4610      	mov	r0, r2
 80036c4:	f7ff fcf6 	bl	80030b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7f5b      	ldrb	r3, [r3, #29]
 80036cc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036d2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80036d8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80036de:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036e6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d106      	bne.n	8003704 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	3b01      	subs	r3, #1
 80036fc:	045b      	lsls	r3, r3, #17
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d009      	beq.n	8003720 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003710:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003718:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	4b4b      	ldr	r3, [pc, #300]	@ (8003854 <HAL_ADC_Init+0x310>)
 8003728:	4013      	ands	r3, r2
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6812      	ldr	r2, [r2, #0]
 800372e:	69b9      	ldr	r1, [r7, #24]
 8003730:	430b      	orrs	r3, r1
 8003732:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff fed2 	bl	80034f8 <LL_ADC_REG_IsConversionOngoing>
 8003754:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff fedf 	bl	800351e <LL_ADC_INJ_IsConversionOngoing>
 8003760:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d17f      	bne.n	8003868 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d17c      	bne.n	8003868 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003772:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800377a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800377c:	4313      	orrs	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800378a:	f023 0302 	bic.w	r3, r3, #2
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6812      	ldr	r2, [r2, #0]
 8003792:	69b9      	ldr	r1, [r7, #24]
 8003794:	430b      	orrs	r3, r1
 8003796:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d017      	beq.n	80037d0 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80037ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6911      	ldr	r1, [r2, #16]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6812      	ldr	r2, [r2, #0]
 80037c8:	430b      	orrs	r3, r1
 80037ca:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80037ce:	e013      	b.n	80037f8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80037de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6812      	ldr	r2, [r2, #0]
 80037ec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d12a      	bne.n	8003858 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800380c:	f023 0304 	bic.w	r3, r3, #4
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003818:	4311      	orrs	r1, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800381e:	4311      	orrs	r1, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003824:	430a      	orrs	r2, r1
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0201 	orr.w	r2, r2, #1
 8003830:	611a      	str	r2, [r3, #16]
 8003832:	e019      	b.n	8003868 <HAL_ADC_Init+0x324>
 8003834:	20000008 	.word	0x20000008
 8003838:	053e2d63 	.word	0x053e2d63
 800383c:	50000100 	.word	0x50000100
 8003840:	50000400 	.word	0x50000400
 8003844:	50000500 	.word	0x50000500
 8003848:	50000600 	.word	0x50000600
 800384c:	50000300 	.word	0x50000300
 8003850:	50000700 	.word	0x50000700
 8003854:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0201 	bic.w	r2, r2, #1
 8003866:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d10c      	bne.n	800388a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003876:	f023 010f 	bic.w	r1, r3, #15
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	1e5a      	subs	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
 8003888:	e007      	b.n	800389a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 020f 	bic.w	r2, r2, #15
 8003898:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	f043 0201 	orr.w	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038aa:	e007      	b.n	80038bc <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b0:	f043 0210 	orr.w	r2, r3, #16
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3724      	adds	r7, #36	@ 0x24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd90      	pop	{r4, r7, pc}
 80038c6:	bf00      	nop

080038c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038dc:	d004      	beq.n	80038e8 <HAL_ADC_Start_DMA+0x20>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a5a      	ldr	r2, [pc, #360]	@ (8003a4c <HAL_ADC_Start_DMA+0x184>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d101      	bne.n	80038ec <HAL_ADC_Start_DMA+0x24>
 80038e8:	4b59      	ldr	r3, [pc, #356]	@ (8003a50 <HAL_ADC_Start_DMA+0x188>)
 80038ea:	e000      	b.n	80038ee <HAL_ADC_Start_DMA+0x26>
 80038ec:	4b59      	ldr	r3, [pc, #356]	@ (8003a54 <HAL_ADC_Start_DMA+0x18c>)
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff fd44 	bl	800337c <LL_ADC_GetMultimode>
 80038f4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fdfc 	bl	80034f8 <LL_ADC_REG_IsConversionOngoing>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	f040 809b 	bne.w	8003a3e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <HAL_ADC_Start_DMA+0x4e>
 8003912:	2302      	movs	r3, #2
 8003914:	e096      	b.n	8003a44 <HAL_ADC_Start_DMA+0x17c>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a4d      	ldr	r2, [pc, #308]	@ (8003a58 <HAL_ADC_Start_DMA+0x190>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d008      	beq.n	800393a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	2b05      	cmp	r3, #5
 8003932:	d002      	beq.n	800393a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b09      	cmp	r3, #9
 8003938:	d17a      	bne.n	8003a30 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 fcf6 	bl	800432c <ADC_Enable>
 8003940:	4603      	mov	r3, r0
 8003942:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003944:	7dfb      	ldrb	r3, [r7, #23]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d16d      	bne.n	8003a26 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003952:	f023 0301 	bic.w	r3, r3, #1
 8003956:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a3a      	ldr	r2, [pc, #232]	@ (8003a4c <HAL_ADC_Start_DMA+0x184>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d009      	beq.n	800397c <HAL_ADC_Start_DMA+0xb4>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a5c <HAL_ADC_Start_DMA+0x194>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d002      	beq.n	8003978 <HAL_ADC_Start_DMA+0xb0>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	e003      	b.n	8003980 <HAL_ADC_Start_DMA+0xb8>
 8003978:	4b39      	ldr	r3, [pc, #228]	@ (8003a60 <HAL_ADC_Start_DMA+0x198>)
 800397a:	e001      	b.n	8003980 <HAL_ADC_Start_DMA+0xb8>
 800397c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	4293      	cmp	r3, r2
 8003986:	d002      	beq.n	800398e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d105      	bne.n	800399a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003992:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d006      	beq.n	80039b4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039aa:	f023 0206 	bic.w	r2, r3, #6
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80039b2:	e002      	b.n	80039ba <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039be:	4a29      	ldr	r2, [pc, #164]	@ (8003a64 <HAL_ADC_Start_DMA+0x19c>)
 80039c0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c6:	4a28      	ldr	r2, [pc, #160]	@ (8003a68 <HAL_ADC_Start_DMA+0x1a0>)
 80039c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ce:	4a27      	ldr	r2, [pc, #156]	@ (8003a6c <HAL_ADC_Start_DMA+0x1a4>)
 80039d0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	221c      	movs	r2, #28
 80039d8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0210 	orr.w	r2, r2, #16
 80039f0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f042 0201 	orr.w	r2, r2, #1
 8003a00:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3340      	adds	r3, #64	@ 0x40
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f001 f827 	bl	8004a64 <HAL_DMA_Start_IT>
 8003a16:	4603      	mov	r3, r0
 8003a18:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff fd56 	bl	80034d0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003a24:	e00d      	b.n	8003a42 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003a2e:	e008      	b.n	8003a42 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003a3c:	e001      	b.n	8003a42 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a3e:	2302      	movs	r3, #2
 8003a40:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	50000100 	.word	0x50000100
 8003a50:	50000300 	.word	0x50000300
 8003a54:	50000700 	.word	0x50000700
 8003a58:	50000600 	.word	0x50000600
 8003a5c:	50000500 	.word	0x50000500
 8003a60:	50000400 	.word	0x50000400
 8003a64:	080044af 	.word	0x080044af
 8003a68:	08004587 	.word	0x08004587
 8003a6c:	080045a3 	.word	0x080045a3

08003a70 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b0b6      	sub	sp, #216	@ 0xd8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x24>
 8003aca:	2302      	movs	r3, #2
 8003acc:	f000 bc13 	b.w	80042f6 <HAL_ADC_ConfigChannel+0x84a>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff fd0b 	bl	80034f8 <LL_ADC_REG_IsConversionOngoing>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f040 83f3 	bne.w	80042d0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6818      	ldr	r0, [r3, #0]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	6859      	ldr	r1, [r3, #4]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	f7ff fbc1 	bl	800327e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff fcf9 	bl	80034f8 <LL_ADC_REG_IsConversionOngoing>
 8003b06:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fd05 	bl	800351e <LL_ADC_INJ_IsConversionOngoing>
 8003b14:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b18:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f040 81d9 	bne.w	8003ed4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b22:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 81d4 	bne.w	8003ed4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b34:	d10f      	bne.n	8003b56 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4619      	mov	r1, r3
 8003b42:	f7ff fbc8 	bl	80032d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff fb6f 	bl	8003232 <LL_ADC_SetSamplingTimeCommonConfig>
 8003b54:	e00e      	b.n	8003b74 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	6819      	ldr	r1, [r3, #0]
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	461a      	mov	r2, r3
 8003b64:	f7ff fbb7 	bl	80032d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff fb5f 	bl	8003232 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	08db      	lsrs	r3, r3, #3
 8003b80:	f003 0303 	and.w	r3, r3, #3
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d022      	beq.n	8003bdc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	6919      	ldr	r1, [r3, #16]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ba6:	f7ff fab9 	bl	800311c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6818      	ldr	r0, [r3, #0]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	6919      	ldr	r1, [r3, #16]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	f7ff fb05 	bl	80031c6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6818      	ldr	r0, [r3, #0]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	6919      	ldr	r1, [r3, #16]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	7f1b      	ldrb	r3, [r3, #28]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d102      	bne.n	8003bd2 <HAL_ADC_ConfigChannel+0x126>
 8003bcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bd0:	e000      	b.n	8003bd4 <HAL_ADC_ConfigChannel+0x128>
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	f7ff fb11 	bl	80031fc <LL_ADC_SetOffsetSaturation>
 8003bda:	e17b      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2100      	movs	r1, #0
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fabe 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003be8:	4603      	mov	r3, r0
 8003bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10a      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x15c>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff fab3 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	0e9b      	lsrs	r3, r3, #26
 8003c02:	f003 021f 	and.w	r2, r3, #31
 8003c06:	e01e      	b.n	8003c46 <HAL_ADC_ConfigChannel+0x19a>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff faa8 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003c14:	4603      	mov	r3, r0
 8003c16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c1e:	fa93 f3a3 	rbit	r3, r3
 8003c22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8003c26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8003c2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 8003c36:	2320      	movs	r3, #32
 8003c38:	e004      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8003c3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c3e:	fab3 f383 	clz	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d105      	bne.n	8003c5e <HAL_ADC_ConfigChannel+0x1b2>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	0e9b      	lsrs	r3, r3, #26
 8003c58:	f003 031f 	and.w	r3, r3, #31
 8003c5c:	e018      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x1e4>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c6a:	fa93 f3a3 	rbit	r3, r3
 8003c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003c7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003c82:	2320      	movs	r3, #32
 8003c84:	e004      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003c86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c8a:	fab3 f383 	clz	r3, r3
 8003c8e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d106      	bne.n	8003ca2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff fa77 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fa5b 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10a      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x222>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff fa50 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	0e9b      	lsrs	r3, r3, #26
 8003cc8:	f003 021f 	and.w	r2, r3, #31
 8003ccc:	e01e      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x260>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff fa45 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ce4:	fa93 f3a3 	rbit	r3, r3
 8003ce8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003cec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003cf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	e004      	b.n	8003d0a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003d00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d04:	fab3 f383 	clz	r3, r3
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d105      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x278>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	0e9b      	lsrs	r3, r3, #26
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	e018      	b.n	8003d56 <HAL_ADC_ConfigChannel+0x2aa>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d30:	fa93 f3a3 	rbit	r3, r3
 8003d34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003d38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003d40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003d48:	2320      	movs	r3, #32
 8003d4a:	e004      	b.n	8003d56 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003d4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d50:	fab3 f383 	clz	r3, r3
 8003d54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d106      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2101      	movs	r1, #1
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff fa14 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2102      	movs	r1, #2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff f9f8 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10a      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x2e8>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2102      	movs	r1, #2
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff f9ed 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	0e9b      	lsrs	r3, r3, #26
 8003d8e:	f003 021f 	and.w	r2, r3, #31
 8003d92:	e01e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x326>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2102      	movs	r1, #2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff f9e2 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003db2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003db6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003dba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003dc2:	2320      	movs	r3, #32
 8003dc4:	e004      	b.n	8003dd0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003dc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003dca:	fab3 f383 	clz	r3, r3
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d105      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x33e>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	0e9b      	lsrs	r3, r3, #26
 8003de4:	f003 031f 	and.w	r3, r3, #31
 8003de8:	e016      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x36c>
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003df6:	fa93 f3a3 	rbit	r3, r3
 8003dfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003dfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003dfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003e02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003e0a:	2320      	movs	r3, #32
 8003e0c:	e004      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e12:	fab3 f383 	clz	r3, r3
 8003e16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d106      	bne.n	8003e2a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	2102      	movs	r1, #2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff f9b3 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2103      	movs	r1, #3
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff f997 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003e36:	4603      	mov	r3, r0
 8003e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <HAL_ADC_ConfigChannel+0x3aa>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2103      	movs	r1, #3
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff f98c 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	0e9b      	lsrs	r3, r3, #26
 8003e50:	f003 021f 	and.w	r2, r3, #31
 8003e54:	e017      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x3da>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2103      	movs	r1, #3
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff f981 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003e62:	4603      	mov	r3, r0
 8003e64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e68:	fa93 f3a3 	rbit	r3, r3
 8003e6c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003e6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e70:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003e72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003e78:	2320      	movs	r3, #32
 8003e7a:	e003      	b.n	8003e84 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003e7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e7e:	fab3 f383 	clz	r3, r3
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d105      	bne.n	8003e9e <HAL_ADC_ConfigChannel+0x3f2>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	0e9b      	lsrs	r3, r3, #26
 8003e98:	f003 031f 	and.w	r3, r3, #31
 8003e9c:	e011      	b.n	8003ec2 <HAL_ADC_ConfigChannel+0x416>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ea6:	fa93 f3a3 	rbit	r3, r3
 8003eaa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003eae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003eb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003eb6:	2320      	movs	r3, #32
 8003eb8:	e003      	b.n	8003ec2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003eba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ebc:	fab3 f383 	clz	r3, r3
 8003ec0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d106      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2103      	movs	r1, #3
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff f95e 	bl	8003190 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fad3 	bl	8003484 <LL_ADC_IsEnabled>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f040 813d 	bne.w	8004160 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6818      	ldr	r0, [r3, #0]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	6819      	ldr	r1, [r3, #0]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f7ff fa1a 	bl	800332c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	4aa2      	ldr	r2, [pc, #648]	@ (8004188 <HAL_ADC_ConfigChannel+0x6dc>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	f040 812e 	bne.w	8004160 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10b      	bne.n	8003f2c <HAL_ADC_ConfigChannel+0x480>
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	0e9b      	lsrs	r3, r3, #26
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	2b09      	cmp	r3, #9
 8003f22:	bf94      	ite	ls
 8003f24:	2301      	movls	r3, #1
 8003f26:	2300      	movhi	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	e019      	b.n	8003f60 <HAL_ADC_ConfigChannel+0x4b4>
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f34:	fa93 f3a3 	rbit	r3, r3
 8003f38:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003f3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f3c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003f3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003f44:	2320      	movs	r3, #32
 8003f46:	e003      	b.n	8003f50 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003f48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f4a:	fab3 f383 	clz	r3, r3
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	3301      	adds	r3, #1
 8003f52:	f003 031f 	and.w	r3, r3, #31
 8003f56:	2b09      	cmp	r3, #9
 8003f58:	bf94      	ite	ls
 8003f5a:	2301      	movls	r3, #1
 8003f5c:	2300      	movhi	r3, #0
 8003f5e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d079      	beq.n	8004058 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d107      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x4d4>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	0e9b      	lsrs	r3, r3, #26
 8003f76:	3301      	adds	r3, #1
 8003f78:	069b      	lsls	r3, r3, #26
 8003f7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f7e:	e015      	b.n	8003fac <HAL_ADC_ConfigChannel+0x500>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f88:	fa93 f3a3 	rbit	r3, r3
 8003f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003f8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f90:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d101      	bne.n	8003f9c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003f98:	2320      	movs	r3, #32
 8003f9a:	e003      	b.n	8003fa4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003f9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f9e:	fab3 f383 	clz	r3, r3
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	069b      	lsls	r3, r3, #26
 8003fa8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d109      	bne.n	8003fcc <HAL_ADC_ConfigChannel+0x520>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	0e9b      	lsrs	r3, r3, #26
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f003 031f 	and.w	r3, r3, #31
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fca:	e017      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x550>
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fd4:	fa93 f3a3 	rbit	r3, r3
 8003fd8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003fde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003fe4:	2320      	movs	r3, #32
 8003fe6:	e003      	b.n	8003ff0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fea:	fab3 f383 	clz	r3, r3
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffc:	ea42 0103 	orr.w	r1, r2, r3
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10a      	bne.n	8004022 <HAL_ADC_ConfigChannel+0x576>
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	0e9b      	lsrs	r3, r3, #26
 8004012:	3301      	adds	r3, #1
 8004014:	f003 021f 	and.w	r2, r3, #31
 8004018:	4613      	mov	r3, r2
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4413      	add	r3, r2
 800401e:	051b      	lsls	r3, r3, #20
 8004020:	e018      	b.n	8004054 <HAL_ADC_ConfigChannel+0x5a8>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800403a:	2320      	movs	r3, #32
 800403c:	e003      	b.n	8004046 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800403e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004040:	fab3 f383 	clz	r3, r3
 8004044:	b2db      	uxtb	r3, r3
 8004046:	3301      	adds	r3, #1
 8004048:	f003 021f 	and.w	r2, r3, #31
 800404c:	4613      	mov	r3, r2
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	4413      	add	r3, r2
 8004052:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004054:	430b      	orrs	r3, r1
 8004056:	e07e      	b.n	8004156 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004060:	2b00      	cmp	r3, #0
 8004062:	d107      	bne.n	8004074 <HAL_ADC_ConfigChannel+0x5c8>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	0e9b      	lsrs	r3, r3, #26
 800406a:	3301      	adds	r3, #1
 800406c:	069b      	lsls	r3, r3, #26
 800406e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004072:	e015      	b.n	80040a0 <HAL_ADC_ConfigChannel+0x5f4>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407c:	fa93 f3a3 	rbit	r3, r3
 8004080:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004084:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800408c:	2320      	movs	r3, #32
 800408e:	e003      	b.n	8004098 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004092:	fab3 f383 	clz	r3, r3
 8004096:	b2db      	uxtb	r3, r3
 8004098:	3301      	adds	r3, #1
 800409a:	069b      	lsls	r3, r3, #26
 800409c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d109      	bne.n	80040c0 <HAL_ADC_ConfigChannel+0x614>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	0e9b      	lsrs	r3, r3, #26
 80040b2:	3301      	adds	r3, #1
 80040b4:	f003 031f 	and.w	r3, r3, #31
 80040b8:	2101      	movs	r1, #1
 80040ba:	fa01 f303 	lsl.w	r3, r1, r3
 80040be:	e017      	b.n	80040f0 <HAL_ADC_ConfigChannel+0x644>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	fa93 f3a3 	rbit	r3, r3
 80040cc:	61fb      	str	r3, [r7, #28]
  return result;
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80040d8:	2320      	movs	r3, #32
 80040da:	e003      	b.n	80040e4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	fab3 f383 	clz	r3, r3
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	3301      	adds	r3, #1
 80040e6:	f003 031f 	and.w	r3, r3, #31
 80040ea:	2101      	movs	r1, #1
 80040ec:	fa01 f303 	lsl.w	r3, r1, r3
 80040f0:	ea42 0103 	orr.w	r1, r2, r3
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10d      	bne.n	800411c <HAL_ADC_ConfigChannel+0x670>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	0e9b      	lsrs	r3, r3, #26
 8004106:	3301      	adds	r3, #1
 8004108:	f003 021f 	and.w	r2, r3, #31
 800410c:	4613      	mov	r3, r2
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	4413      	add	r3, r2
 8004112:	3b1e      	subs	r3, #30
 8004114:	051b      	lsls	r3, r3, #20
 8004116:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800411a:	e01b      	b.n	8004154 <HAL_ADC_ConfigChannel+0x6a8>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	fa93 f3a3 	rbit	r3, r3
 8004128:	613b      	str	r3, [r7, #16]
  return result;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004134:	2320      	movs	r3, #32
 8004136:	e003      	b.n	8004140 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	fab3 f383 	clz	r3, r3
 800413e:	b2db      	uxtb	r3, r3
 8004140:	3301      	adds	r3, #1
 8004142:	f003 021f 	and.w	r2, r3, #31
 8004146:	4613      	mov	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4413      	add	r3, r2
 800414c:	3b1e      	subs	r3, #30
 800414e:	051b      	lsls	r3, r3, #20
 8004150:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004154:	430b      	orrs	r3, r1
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	6892      	ldr	r2, [r2, #8]
 800415a:	4619      	mov	r1, r3
 800415c:	f7ff f8bb 	bl	80032d6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	4b09      	ldr	r3, [pc, #36]	@ (800418c <HAL_ADC_ConfigChannel+0x6e0>)
 8004166:	4013      	ands	r3, r2
 8004168:	2b00      	cmp	r3, #0
 800416a:	f000 80be 	beq.w	80042ea <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004176:	d004      	beq.n	8004182 <HAL_ADC_ConfigChannel+0x6d6>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a04      	ldr	r2, [pc, #16]	@ (8004190 <HAL_ADC_ConfigChannel+0x6e4>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d10a      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x6ec>
 8004182:	4b04      	ldr	r3, [pc, #16]	@ (8004194 <HAL_ADC_ConfigChannel+0x6e8>)
 8004184:	e009      	b.n	800419a <HAL_ADC_ConfigChannel+0x6ee>
 8004186:	bf00      	nop
 8004188:	407f0000 	.word	0x407f0000
 800418c:	80080000 	.word	0x80080000
 8004190:	50000100 	.word	0x50000100
 8004194:	50000300 	.word	0x50000300
 8004198:	4b59      	ldr	r3, [pc, #356]	@ (8004300 <HAL_ADC_ConfigChannel+0x854>)
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe ffb0 	bl	8003100 <LL_ADC_GetCommonPathInternalCh>
 80041a0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a56      	ldr	r2, [pc, #344]	@ (8004304 <HAL_ADC_ConfigChannel+0x858>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d004      	beq.n	80041b8 <HAL_ADC_ConfigChannel+0x70c>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a55      	ldr	r2, [pc, #340]	@ (8004308 <HAL_ADC_ConfigChannel+0x85c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d13a      	bne.n	800422e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80041b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80041bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d134      	bne.n	800422e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041cc:	d005      	beq.n	80041da <HAL_ADC_ConfigChannel+0x72e>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a4e      	ldr	r2, [pc, #312]	@ (800430c <HAL_ADC_ConfigChannel+0x860>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	f040 8085 	bne.w	80042e4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041e2:	d004      	beq.n	80041ee <HAL_ADC_ConfigChannel+0x742>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a49      	ldr	r2, [pc, #292]	@ (8004310 <HAL_ADC_ConfigChannel+0x864>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d101      	bne.n	80041f2 <HAL_ADC_ConfigChannel+0x746>
 80041ee:	4a49      	ldr	r2, [pc, #292]	@ (8004314 <HAL_ADC_ConfigChannel+0x868>)
 80041f0:	e000      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x748>
 80041f2:	4a43      	ldr	r2, [pc, #268]	@ (8004300 <HAL_ADC_ConfigChannel+0x854>)
 80041f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80041f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041fc:	4619      	mov	r1, r3
 80041fe:	4610      	mov	r0, r2
 8004200:	f7fe ff6b 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004204:	4b44      	ldr	r3, [pc, #272]	@ (8004318 <HAL_ADC_ConfigChannel+0x86c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	099b      	lsrs	r3, r3, #6
 800420a:	4a44      	ldr	r2, [pc, #272]	@ (800431c <HAL_ADC_ConfigChannel+0x870>)
 800420c:	fba2 2303 	umull	r2, r3, r2, r3
 8004210:	099b      	lsrs	r3, r3, #6
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	4613      	mov	r3, r2
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800421e:	e002      	b.n	8004226 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	3b01      	subs	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1f9      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800422c:	e05a      	b.n	80042e4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a3b      	ldr	r2, [pc, #236]	@ (8004320 <HAL_ADC_ConfigChannel+0x874>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d125      	bne.n	8004284 <HAL_ADC_ConfigChannel+0x7d8>
 8004238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800423c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d11f      	bne.n	8004284 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a31      	ldr	r2, [pc, #196]	@ (8004310 <HAL_ADC_ConfigChannel+0x864>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d104      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x7ac>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a34      	ldr	r2, [pc, #208]	@ (8004324 <HAL_ADC_ConfigChannel+0x878>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d047      	beq.n	80042e8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004260:	d004      	beq.n	800426c <HAL_ADC_ConfigChannel+0x7c0>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a2a      	ldr	r2, [pc, #168]	@ (8004310 <HAL_ADC_ConfigChannel+0x864>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d101      	bne.n	8004270 <HAL_ADC_ConfigChannel+0x7c4>
 800426c:	4a29      	ldr	r2, [pc, #164]	@ (8004314 <HAL_ADC_ConfigChannel+0x868>)
 800426e:	e000      	b.n	8004272 <HAL_ADC_ConfigChannel+0x7c6>
 8004270:	4a23      	ldr	r2, [pc, #140]	@ (8004300 <HAL_ADC_ConfigChannel+0x854>)
 8004272:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800427a:	4619      	mov	r1, r3
 800427c:	4610      	mov	r0, r2
 800427e:	f7fe ff2c 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004282:	e031      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a27      	ldr	r2, [pc, #156]	@ (8004328 <HAL_ADC_ConfigChannel+0x87c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d12d      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800428e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d127      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a1c      	ldr	r2, [pc, #112]	@ (8004310 <HAL_ADC_ConfigChannel+0x864>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d022      	beq.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042ac:	d004      	beq.n	80042b8 <HAL_ADC_ConfigChannel+0x80c>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a17      	ldr	r2, [pc, #92]	@ (8004310 <HAL_ADC_ConfigChannel+0x864>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d101      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x810>
 80042b8:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <HAL_ADC_ConfigChannel+0x868>)
 80042ba:	e000      	b.n	80042be <HAL_ADC_ConfigChannel+0x812>
 80042bc:	4a10      	ldr	r2, [pc, #64]	@ (8004300 <HAL_ADC_ConfigChannel+0x854>)
 80042be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80042c6:	4619      	mov	r1, r3
 80042c8:	4610      	mov	r0, r2
 80042ca:	f7fe ff06 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
 80042ce:	e00c      	b.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d4:	f043 0220 	orr.w	r2, r3, #32
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80042e2:	e002      	b.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042e4:	bf00      	nop
 80042e6:	e000      	b.n	80042ea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80042f2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	37d8      	adds	r7, #216	@ 0xd8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	50000700 	.word	0x50000700
 8004304:	c3210000 	.word	0xc3210000
 8004308:	90c00010 	.word	0x90c00010
 800430c:	50000600 	.word	0x50000600
 8004310:	50000100 	.word	0x50000100
 8004314:	50000300 	.word	0x50000300
 8004318:	20000008 	.word	0x20000008
 800431c:	053e2d63 	.word	0x053e2d63
 8004320:	c7520000 	.word	0xc7520000
 8004324:	50000500 	.word	0x50000500
 8004328:	cb840000 	.word	0xcb840000

0800432c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff f8a3 	bl	8003484 <LL_ADC_IsEnabled>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d14d      	bne.n	80043e0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	4b28      	ldr	r3, [pc, #160]	@ (80043ec <ADC_Enable+0xc0>)
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00d      	beq.n	800436e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004356:	f043 0210 	orr.w	r2, r3, #16
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004362:	f043 0201 	orr.w	r2, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e039      	b.n	80043e2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff f85e 	bl	8003434 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004378:	f7fe fe6e 	bl	8003058 <HAL_GetTick>
 800437c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800437e:	e028      	b.n	80043d2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff f87d 	bl	8003484 <LL_ADC_IsEnabled>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d104      	bne.n	800439a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f7ff f84d 	bl	8003434 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800439a:	f7fe fe5d 	bl	8003058 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d914      	bls.n	80043d2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d00d      	beq.n	80043d2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ba:	f043 0210 	orr.w	r2, r3, #16
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c6:	f043 0201 	orr.w	r2, r3, #1
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e007      	b.n	80043e2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d1cf      	bne.n	8004380 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	8000003f 	.word	0x8000003f

080043f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff f854 	bl	80034aa <LL_ADC_IsDisableOngoing>
 8004402:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff f83b 	bl	8003484 <LL_ADC_IsEnabled>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d047      	beq.n	80044a4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d144      	bne.n	80044a4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 030d 	and.w	r3, r3, #13
 8004424:	2b01      	cmp	r3, #1
 8004426:	d10c      	bne.n	8004442 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff f815 	bl	800345c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2203      	movs	r2, #3
 8004438:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800443a:	f7fe fe0d 	bl	8003058 <HAL_GetTick>
 800443e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004440:	e029      	b.n	8004496 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004446:	f043 0210 	orr.w	r2, r3, #16
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004452:	f043 0201 	orr.w	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e023      	b.n	80044a6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800445e:	f7fe fdfb 	bl	8003058 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d914      	bls.n	8004496 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00d      	beq.n	8004496 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447e:	f043 0210 	orr.w	r2, r3, #16
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800448a:	f043 0201 	orr.w	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e007      	b.n	80044a6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1dc      	bne.n	800445e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b084      	sub	sp, #16
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ba:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d14b      	bne.n	8004560 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d021      	beq.n	8004526 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fe feb6 	bl	8003258 <LL_ADC_REG_IsTriggerSourceSWStart>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d032      	beq.n	8004558 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d12b      	bne.n	8004558 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004504:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004510:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d11f      	bne.n	8004558 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451c:	f043 0201 	orr.w	r2, r3, #1
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004524:	e018      	b.n	8004558 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d111      	bne.n	8004558 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004538:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004544:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d105      	bne.n	8004558 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004550:	f043 0201 	orr.w	r2, r3, #1
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f7ff fa89 	bl	8003a70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800455e:	e00e      	b.n	800457e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7ff fa93 	bl	8003a98 <HAL_ADC_ErrorCallback>
}
 8004572:	e004      	b.n	800457e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	4798      	blx	r3
}
 800457e:	bf00      	nop
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004592:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f7ff fa75 	bl	8003a84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800459a:	bf00      	nop
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b084      	sub	sp, #16
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c0:	f043 0204 	orr.w	r2, r3, #4
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f7ff fa65 	bl	8003a98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045ce:	bf00      	nop
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <LL_ADC_StartCalibration>:
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80045e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	609a      	str	r2, [r3, #8]
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <LL_ADC_IsCalibrationOnGoing>:
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004618:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800461c:	d101      	bne.n	8004622 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800461e:	2301      	movs	r3, #1
 8004620:	e000      	b.n	8004624 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800463a:	2300      	movs	r3, #0
 800463c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_ADCEx_Calibration_Start+0x1c>
 8004648:	2302      	movs	r3, #2
 800464a:	e04d      	b.n	80046e8 <HAL_ADCEx_Calibration_Start+0xb8>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7ff fecb 	bl	80043f0 <ADC_Disable>
 800465a:	4603      	mov	r3, r0
 800465c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800465e:	7bfb      	ldrb	r3, [r7, #15]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d136      	bne.n	80046d2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004668:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800466c:	f023 0302 	bic.w	r3, r3, #2
 8004670:	f043 0202 	orr.w	r2, r3, #2
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6839      	ldr	r1, [r7, #0]
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff ffa9 	bl	80045d6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004684:	e014      	b.n	80046b0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	3301      	adds	r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4a18      	ldr	r2, [pc, #96]	@ (80046f0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d90d      	bls.n	80046b0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004698:	f023 0312 	bic.w	r3, r3, #18
 800469c:	f043 0210 	orr.w	r2, r3, #16
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e01b      	b.n	80046e8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff ffa7 	bl	8004608 <LL_ADC_IsCalibrationOnGoing>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1e2      	bne.n	8004686 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c4:	f023 0303 	bic.w	r3, r3, #3
 80046c8:	f043 0201 	orr.w	r2, r3, #1
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80046d0:	e005      	b.n	80046de <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d6:	f043 0210 	orr.w	r2, r3, #16
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	0004de01 	.word	0x0004de01

080046f4 <__NVIC_SetPriorityGrouping>:
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004704:	4b0c      	ldr	r3, [pc, #48]	@ (8004738 <__NVIC_SetPriorityGrouping+0x44>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004710:	4013      	ands	r3, r2
 8004712:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800471c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004726:	4a04      	ldr	r2, [pc, #16]	@ (8004738 <__NVIC_SetPriorityGrouping+0x44>)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	60d3      	str	r3, [r2, #12]
}
 800472c:	bf00      	nop
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	e000ed00 	.word	0xe000ed00

0800473c <__NVIC_GetPriorityGrouping>:
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004740:	4b04      	ldr	r3, [pc, #16]	@ (8004754 <__NVIC_GetPriorityGrouping+0x18>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	0a1b      	lsrs	r3, r3, #8
 8004746:	f003 0307 	and.w	r3, r3, #7
}
 800474a:	4618      	mov	r0, r3
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	e000ed00 	.word	0xe000ed00

08004758 <__NVIC_EnableIRQ>:
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004766:	2b00      	cmp	r3, #0
 8004768:	db0b      	blt.n	8004782 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	f003 021f 	and.w	r2, r3, #31
 8004770:	4907      	ldr	r1, [pc, #28]	@ (8004790 <__NVIC_EnableIRQ+0x38>)
 8004772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	2001      	movs	r0, #1
 800477a:	fa00 f202 	lsl.w	r2, r0, r2
 800477e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	e000e100 	.word	0xe000e100

08004794 <__NVIC_SetPriority>:
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	4603      	mov	r3, r0
 800479c:	6039      	str	r1, [r7, #0]
 800479e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	db0a      	blt.n	80047be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	b2da      	uxtb	r2, r3
 80047ac:	490c      	ldr	r1, [pc, #48]	@ (80047e0 <__NVIC_SetPriority+0x4c>)
 80047ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047b2:	0112      	lsls	r2, r2, #4
 80047b4:	b2d2      	uxtb	r2, r2
 80047b6:	440b      	add	r3, r1
 80047b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80047bc:	e00a      	b.n	80047d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	b2da      	uxtb	r2, r3
 80047c2:	4908      	ldr	r1, [pc, #32]	@ (80047e4 <__NVIC_SetPriority+0x50>)
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	3b04      	subs	r3, #4
 80047cc:	0112      	lsls	r2, r2, #4
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	440b      	add	r3, r1
 80047d2:	761a      	strb	r2, [r3, #24]
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	e000e100 	.word	0xe000e100
 80047e4:	e000ed00 	.word	0xe000ed00

080047e8 <NVIC_EncodePriority>:
{
 80047e8:	b480      	push	{r7}
 80047ea:	b089      	sub	sp, #36	@ 0x24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	f1c3 0307 	rsb	r3, r3, #7
 8004802:	2b04      	cmp	r3, #4
 8004804:	bf28      	it	cs
 8004806:	2304      	movcs	r3, #4
 8004808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	3304      	adds	r3, #4
 800480e:	2b06      	cmp	r3, #6
 8004810:	d902      	bls.n	8004818 <NVIC_EncodePriority+0x30>
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	3b03      	subs	r3, #3
 8004816:	e000      	b.n	800481a <NVIC_EncodePriority+0x32>
 8004818:	2300      	movs	r3, #0
 800481a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800481c:	f04f 32ff 	mov.w	r2, #4294967295
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43da      	mvns	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	401a      	ands	r2, r3
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004830:	f04f 31ff 	mov.w	r1, #4294967295
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	fa01 f303 	lsl.w	r3, r1, r3
 800483a:	43d9      	mvns	r1, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004840:	4313      	orrs	r3, r2
}
 8004842:	4618      	mov	r0, r3
 8004844:	3724      	adds	r7, #36	@ 0x24
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
	...

08004850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	3b01      	subs	r3, #1
 800485c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004860:	d301      	bcc.n	8004866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004862:	2301      	movs	r3, #1
 8004864:	e00f      	b.n	8004886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004866:	4a0a      	ldr	r2, [pc, #40]	@ (8004890 <SysTick_Config+0x40>)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3b01      	subs	r3, #1
 800486c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800486e:	210f      	movs	r1, #15
 8004870:	f04f 30ff 	mov.w	r0, #4294967295
 8004874:	f7ff ff8e 	bl	8004794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004878:	4b05      	ldr	r3, [pc, #20]	@ (8004890 <SysTick_Config+0x40>)
 800487a:	2200      	movs	r2, #0
 800487c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800487e:	4b04      	ldr	r3, [pc, #16]	@ (8004890 <SysTick_Config+0x40>)
 8004880:	2207      	movs	r2, #7
 8004882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	e000e010 	.word	0xe000e010

08004894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7ff ff29 	bl	80046f4 <__NVIC_SetPriorityGrouping>
}
 80048a2:	bf00      	nop
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	4603      	mov	r3, r0
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
 80048b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048b8:	f7ff ff40 	bl	800473c <__NVIC_GetPriorityGrouping>
 80048bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	68b9      	ldr	r1, [r7, #8]
 80048c2:	6978      	ldr	r0, [r7, #20]
 80048c4:	f7ff ff90 	bl	80047e8 <NVIC_EncodePriority>
 80048c8:	4602      	mov	r2, r0
 80048ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ce:	4611      	mov	r1, r2
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ff5f 	bl	8004794 <__NVIC_SetPriority>
}
 80048d6:	bf00      	nop
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b082      	sub	sp, #8
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	4603      	mov	r3, r0
 80048e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ff33 	bl	8004758 <__NVIC_EnableIRQ>
}
 80048f2:	bf00      	nop
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff ffa4 	bl	8004850 <SysTick_Config>
 8004908:	4603      	mov	r3, r0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e08d      	b.n	8004a42 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	4b47      	ldr	r3, [pc, #284]	@ (8004a4c <HAL_DMA_Init+0x138>)
 800492e:	429a      	cmp	r2, r3
 8004930:	d80f      	bhi.n	8004952 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	461a      	mov	r2, r3
 8004938:	4b45      	ldr	r3, [pc, #276]	@ (8004a50 <HAL_DMA_Init+0x13c>)
 800493a:	4413      	add	r3, r2
 800493c:	4a45      	ldr	r2, [pc, #276]	@ (8004a54 <HAL_DMA_Init+0x140>)
 800493e:	fba2 2303 	umull	r2, r3, r2, r3
 8004942:	091b      	lsrs	r3, r3, #4
 8004944:	009a      	lsls	r2, r3, #2
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a42      	ldr	r2, [pc, #264]	@ (8004a58 <HAL_DMA_Init+0x144>)
 800494e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004950:	e00e      	b.n	8004970 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	461a      	mov	r2, r3
 8004958:	4b40      	ldr	r3, [pc, #256]	@ (8004a5c <HAL_DMA_Init+0x148>)
 800495a:	4413      	add	r3, r2
 800495c:	4a3d      	ldr	r2, [pc, #244]	@ (8004a54 <HAL_DMA_Init+0x140>)
 800495e:	fba2 2303 	umull	r2, r3, r2, r3
 8004962:	091b      	lsrs	r3, r3, #4
 8004964:	009a      	lsls	r2, r3, #2
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a3c      	ldr	r2, [pc, #240]	@ (8004a60 <HAL_DMA_Init+0x14c>)
 800496e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004994:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f9b6 	bl	8004d34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049d0:	d102      	bne.n	80049d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e0:	b2d2      	uxtb	r2, r2
 80049e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d010      	beq.n	8004a18 <HAL_DMA_Init+0x104>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d80c      	bhi.n	8004a18 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 f9d6 	bl	8004db0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	e008      	b.n	8004a2a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40020407 	.word	0x40020407
 8004a50:	bffdfff8 	.word	0xbffdfff8
 8004a54:	cccccccd 	.word	0xcccccccd
 8004a58:	40020000 	.word	0x40020000
 8004a5c:	bffdfbf8 	.word	0xbffdfbf8
 8004a60:	40020400 	.word	0x40020400

08004a64 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
 8004a70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_DMA_Start_IT+0x20>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e066      	b.n	8004b52 <HAL_DMA_Start_IT+0xee>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d155      	bne.n	8004b44 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0201 	bic.w	r2, r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	68b9      	ldr	r1, [r7, #8]
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f8fb 	bl	8004cb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 020e 	orr.w	r2, r2, #14
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	e00f      	b.n	8004afc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0204 	bic.w	r2, r2, #4
 8004aea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 020a 	orr.w	r2, r2, #10
 8004afa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d007      	beq.n	8004b1a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b18:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d007      	beq.n	8004b32 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f042 0201 	orr.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e005      	b.n	8004b50 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b76:	f003 031f 	and.w	r3, r3, #31
 8004b7a:	2204      	movs	r2, #4
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d026      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x7a>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f003 0304 	and.w	r3, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d021      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d107      	bne.n	8004bae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0204 	bic.w	r2, r2, #4
 8004bac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb2:	f003 021f 	and.w	r2, r3, #31
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	2104      	movs	r1, #4
 8004bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d071      	beq.n	8004cae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004bd2:	e06c      	b.n	8004cae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd8:	f003 031f 	and.w	r3, r3, #31
 8004bdc:	2202      	movs	r2, #2
 8004bde:	409a      	lsls	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	4013      	ands	r3, r2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d02e      	beq.n	8004c46 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d029      	beq.n	8004c46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10b      	bne.n	8004c18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 020a 	bic.w	r2, r2, #10
 8004c0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1c:	f003 021f 	and.w	r2, r3, #31
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c24:	2102      	movs	r1, #2
 8004c26:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d038      	beq.n	8004cae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004c44:	e033      	b.n	8004cae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4a:	f003 031f 	and.w	r3, r3, #31
 8004c4e:	2208      	movs	r2, #8
 8004c50:	409a      	lsls	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d02a      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d025      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 020e 	bic.w	r2, r2, #14
 8004c72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c78:	f003 021f 	and.w	r2, r3, #31
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	2101      	movs	r1, #1
 8004c82:	fa01 f202 	lsl.w	r2, r1, r2
 8004c86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d004      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004cae:	bf00      	nop
 8004cb0:	bf00      	nop
}
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004cce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d004      	beq.n	8004ce2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ce0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce6:	f003 021f 	and.w	r2, r3, #31
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	2101      	movs	r1, #1
 8004cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	2b10      	cmp	r3, #16
 8004d04:	d108      	bne.n	8004d18 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d16:	e007      	b.n	8004d28 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	60da      	str	r2, [r3, #12]
}
 8004d28:	bf00      	nop
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	461a      	mov	r2, r3
 8004d42:	4b16      	ldr	r3, [pc, #88]	@ (8004d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d802      	bhi.n	8004d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004d48:	4b15      	ldr	r3, [pc, #84]	@ (8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004d4a:	617b      	str	r3, [r7, #20]
 8004d4c:	e001      	b.n	8004d52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004d4e:	4b15      	ldr	r3, [pc, #84]	@ (8004da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d50:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	3b08      	subs	r3, #8
 8004d5e:	4a12      	ldr	r2, [pc, #72]	@ (8004da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d60:	fba2 2303 	umull	r2, r3, r2, r3
 8004d64:	091b      	lsrs	r3, r3, #4
 8004d66:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6c:	089b      	lsrs	r3, r3, #2
 8004d6e:	009a      	lsls	r2, r3, #2
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	4413      	add	r3, r2
 8004d74:	461a      	mov	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8004dac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004d7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 031f 	and.w	r3, r3, #31
 8004d86:	2201      	movs	r2, #1
 8004d88:	409a      	lsls	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40020407 	.word	0x40020407
 8004da0:	40020800 	.word	0x40020800
 8004da4:	40020820 	.word	0x40020820
 8004da8:	cccccccd 	.word	0xcccccccd
 8004dac:	40020880 	.word	0x40020880

08004db0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004dc4:	4413      	add	r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	461a      	mov	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a08      	ldr	r2, [pc, #32]	@ (8004df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004dd2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f003 031f 	and.w	r3, r3, #31
 8004ddc:	2201      	movs	r2, #1
 8004dde:	409a      	lsls	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004de4:	bf00      	nop
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	1000823f 	.word	0x1000823f
 8004df4:	40020940 	.word	0x40020940

08004df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e06:	e15a      	b.n	80050be <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	fa01 f303 	lsl.w	r3, r1, r3
 8004e14:	4013      	ands	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 814c 	beq.w	80050b8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f003 0303 	and.w	r3, r3, #3
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d005      	beq.n	8004e38 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d130      	bne.n	8004e9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	2203      	movs	r2, #3
 8004e44:	fa02 f303 	lsl.w	r3, r2, r3
 8004e48:	43db      	mvns	r3, r3
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	68da      	ldr	r2, [r3, #12]
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e6e:	2201      	movs	r2, #1
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	fa02 f303 	lsl.w	r3, r2, r3
 8004e76:	43db      	mvns	r3, r3
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	091b      	lsrs	r3, r3, #4
 8004e84:	f003 0201 	and.w	r2, r3, #1
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f003 0303 	and.w	r3, r3, #3
 8004ea2:	2b03      	cmp	r3, #3
 8004ea4:	d017      	beq.n	8004ed6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	2203      	movs	r2, #3
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	43db      	mvns	r3, r3
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d123      	bne.n	8004f2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	08da      	lsrs	r2, r3, #3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	3208      	adds	r2, #8
 8004eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004eee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	220f      	movs	r2, #15
 8004efa:	fa02 f303 	lsl.w	r3, r2, r3
 8004efe:	43db      	mvns	r3, r3
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4013      	ands	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	fa02 f303 	lsl.w	r3, r2, r3
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	08da      	lsrs	r2, r3, #3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3208      	adds	r2, #8
 8004f24:	6939      	ldr	r1, [r7, #16]
 8004f26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	2203      	movs	r2, #3
 8004f36:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3a:	43db      	mvns	r3, r3
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f003 0203 	and.w	r2, r3, #3
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 80a6 	beq.w	80050b8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f6c:	4b5b      	ldr	r3, [pc, #364]	@ (80050dc <HAL_GPIO_Init+0x2e4>)
 8004f6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f70:	4a5a      	ldr	r2, [pc, #360]	@ (80050dc <HAL_GPIO_Init+0x2e4>)
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f78:	4b58      	ldr	r3, [pc, #352]	@ (80050dc <HAL_GPIO_Init+0x2e4>)
 8004f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f84:	4a56      	ldr	r2, [pc, #344]	@ (80050e0 <HAL_GPIO_Init+0x2e8>)
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	089b      	lsrs	r3, r3, #2
 8004f8a:	3302      	adds	r3, #2
 8004f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f003 0303 	and.w	r3, r3, #3
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	220f      	movs	r2, #15
 8004f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004fae:	d01f      	beq.n	8004ff0 <HAL_GPIO_Init+0x1f8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a4c      	ldr	r2, [pc, #304]	@ (80050e4 <HAL_GPIO_Init+0x2ec>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d019      	beq.n	8004fec <HAL_GPIO_Init+0x1f4>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a4b      	ldr	r2, [pc, #300]	@ (80050e8 <HAL_GPIO_Init+0x2f0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d013      	beq.n	8004fe8 <HAL_GPIO_Init+0x1f0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a4a      	ldr	r2, [pc, #296]	@ (80050ec <HAL_GPIO_Init+0x2f4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00d      	beq.n	8004fe4 <HAL_GPIO_Init+0x1ec>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a49      	ldr	r2, [pc, #292]	@ (80050f0 <HAL_GPIO_Init+0x2f8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d007      	beq.n	8004fe0 <HAL_GPIO_Init+0x1e8>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a48      	ldr	r2, [pc, #288]	@ (80050f4 <HAL_GPIO_Init+0x2fc>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d101      	bne.n	8004fdc <HAL_GPIO_Init+0x1e4>
 8004fd8:	2305      	movs	r3, #5
 8004fda:	e00a      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004fdc:	2306      	movs	r3, #6
 8004fde:	e008      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004fe0:	2304      	movs	r3, #4
 8004fe2:	e006      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e004      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	e002      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004fec:	2301      	movs	r3, #1
 8004fee:	e000      	b.n	8004ff2 <HAL_GPIO_Init+0x1fa>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	f002 0203 	and.w	r2, r2, #3
 8004ff8:	0092      	lsls	r2, r2, #2
 8004ffa:	4093      	lsls	r3, r2
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005002:	4937      	ldr	r1, [pc, #220]	@ (80050e0 <HAL_GPIO_Init+0x2e8>)
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	089b      	lsrs	r3, r3, #2
 8005008:	3302      	adds	r3, #2
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005010:	4b39      	ldr	r3, [pc, #228]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	43db      	mvns	r3, r3
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4013      	ands	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d003      	beq.n	8005034 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005034:	4a30      	ldr	r2, [pc, #192]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800503a:	4b2f      	ldr	r3, [pc, #188]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	43db      	mvns	r3, r3
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	4013      	ands	r3, r2
 8005048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	4313      	orrs	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800505e:	4a26      	ldr	r2, [pc, #152]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005064:	4b24      	ldr	r3, [pc, #144]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	43db      	mvns	r3, r3
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	4013      	ands	r3, r2
 8005072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	4313      	orrs	r3, r2
 8005086:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005088:	4a1b      	ldr	r2, [pc, #108]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800508e:	4b1a      	ldr	r3, [pc, #104]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	43db      	mvns	r3, r3
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	4013      	ands	r3, r2
 800509c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050b2:	4a11      	ldr	r2, [pc, #68]	@ (80050f8 <HAL_GPIO_Init+0x300>)
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	3301      	adds	r3, #1
 80050bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f47f ae9d 	bne.w	8004e08 <HAL_GPIO_Init+0x10>
  }
}
 80050ce:	bf00      	nop
 80050d0:	bf00      	nop
 80050d2:	371c      	adds	r7, #28
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr
 80050dc:	40021000 	.word	0x40021000
 80050e0:	40010000 	.word	0x40010000
 80050e4:	48000400 	.word	0x48000400
 80050e8:	48000800 	.word	0x48000800
 80050ec:	48000c00 	.word	0x48000c00
 80050f0:	48001000 	.word	0x48001000
 80050f4:	48001400 	.word	0x48001400
 80050f8:	40010400 	.word	0x40010400

080050fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d141      	bne.n	800518e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800510a:	4b4b      	ldr	r3, [pc, #300]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005116:	d131      	bne.n	800517c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005118:	4b47      	ldr	r3, [pc, #284]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800511a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800511e:	4a46      	ldr	r2, [pc, #280]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005124:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005128:	4b43      	ldr	r3, [pc, #268]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005130:	4a41      	ldr	r2, [pc, #260]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005132:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005136:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005138:	4b40      	ldr	r3, [pc, #256]	@ (800523c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2232      	movs	r2, #50	@ 0x32
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	4a3f      	ldr	r2, [pc, #252]	@ (8005240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005144:	fba2 2303 	umull	r2, r3, r2, r3
 8005148:	0c9b      	lsrs	r3, r3, #18
 800514a:	3301      	adds	r3, #1
 800514c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800514e:	e002      	b.n	8005156 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3b01      	subs	r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005156:	4b38      	ldr	r3, [pc, #224]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800515e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005162:	d102      	bne.n	800516a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f2      	bne.n	8005150 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800516a:	4b33      	ldr	r3, [pc, #204]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005176:	d158      	bne.n	800522a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e057      	b.n	800522c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800517c:	4b2e      	ldr	r3, [pc, #184]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800517e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005182:	4a2d      	ldr	r2, [pc, #180]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005188:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800518c:	e04d      	b.n	800522a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005194:	d141      	bne.n	800521a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005196:	4b28      	ldr	r3, [pc, #160]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800519e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051a2:	d131      	bne.n	8005208 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051a4:	4b24      	ldr	r3, [pc, #144]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051aa:	4a23      	ldr	r2, [pc, #140]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051b4:	4b20      	ldr	r3, [pc, #128]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80051bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80051c4:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2232      	movs	r2, #50	@ 0x32
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005240 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80051d0:	fba2 2303 	umull	r2, r3, r2, r3
 80051d4:	0c9b      	lsrs	r3, r3, #18
 80051d6:	3301      	adds	r3, #1
 80051d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051da:	e002      	b.n	80051e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	3b01      	subs	r3, #1
 80051e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051e2:	4b15      	ldr	r3, [pc, #84]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051ee:	d102      	bne.n	80051f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f2      	bne.n	80051dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051f6:	4b10      	ldr	r3, [pc, #64]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005202:	d112      	bne.n	800522a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e011      	b.n	800522c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005208:	4b0b      	ldr	r3, [pc, #44]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800520a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800520e:	4a0a      	ldr	r2, [pc, #40]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005214:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005218:	e007      	b.n	800522a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005222:	4a05      	ldr	r2, [pc, #20]	@ (8005238 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005224:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005228:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	40007000 	.word	0x40007000
 800523c:	20000008 	.word	0x20000008
 8005240:	431bde83 	.word	0x431bde83

08005244 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005244:	b480      	push	{r7}
 8005246:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005248:	4b05      	ldr	r3, [pc, #20]	@ (8005260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4a04      	ldr	r2, [pc, #16]	@ (8005260 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800524e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005252:	6093      	str	r3, [r2, #8]
}
 8005254:	bf00      	nop
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40007000 	.word	0x40007000

08005264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e306      	b.n	8005884 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d075      	beq.n	800536e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005282:	4b97      	ldr	r3, [pc, #604]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800528c:	4b94      	ldr	r3, [pc, #592]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b0c      	cmp	r3, #12
 800529a:	d102      	bne.n	80052a2 <HAL_RCC_OscConfig+0x3e>
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b03      	cmp	r3, #3
 80052a0:	d002      	beq.n	80052a8 <HAL_RCC_OscConfig+0x44>
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d10b      	bne.n	80052c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a8:	4b8d      	ldr	r3, [pc, #564]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d05b      	beq.n	800536c <HAL_RCC_OscConfig+0x108>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d157      	bne.n	800536c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e2e1      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052c8:	d106      	bne.n	80052d8 <HAL_RCC_OscConfig+0x74>
 80052ca:	4b85      	ldr	r3, [pc, #532]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a84      	ldr	r2, [pc, #528]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	e01d      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052e0:	d10c      	bne.n	80052fc <HAL_RCC_OscConfig+0x98>
 80052e2:	4b7f      	ldr	r3, [pc, #508]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a7e      	ldr	r2, [pc, #504]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	4b7c      	ldr	r3, [pc, #496]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a7b      	ldr	r2, [pc, #492]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	e00b      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052fc:	4b78      	ldr	r3, [pc, #480]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a77      	ldr	r2, [pc, #476]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	4b75      	ldr	r3, [pc, #468]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a74      	ldr	r2, [pc, #464]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800530e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d013      	beq.n	8005344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fd fe9c 	bl	8003058 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005324:	f7fd fe98 	bl	8003058 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	@ 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e2a6      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005336:	4b6a      	ldr	r3, [pc, #424]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCC_OscConfig+0xc0>
 8005342:	e014      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005344:	f7fd fe88 	bl	8003058 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800534c:	f7fd fe84 	bl	8003058 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b64      	cmp	r3, #100	@ 0x64
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e292      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800535e:	4b60      	ldr	r3, [pc, #384]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0xe8>
 800536a:	e000      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800536c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d075      	beq.n	8005466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800537a:	4b59      	ldr	r3, [pc, #356]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005384:	4b56      	ldr	r3, [pc, #344]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	f003 0303 	and.w	r3, r3, #3
 800538c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	2b0c      	cmp	r3, #12
 8005392:	d102      	bne.n	800539a <HAL_RCC_OscConfig+0x136>
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d002      	beq.n	80053a0 <HAL_RCC_OscConfig+0x13c>
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	2b04      	cmp	r3, #4
 800539e:	d11f      	bne.n	80053e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053a0:	4b4f      	ldr	r3, [pc, #316]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_OscConfig+0x154>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e265      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b8:	4b49      	ldr	r3, [pc, #292]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	061b      	lsls	r3, r3, #24
 80053c6:	4946      	ldr	r1, [pc, #280]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80053cc:	4b45      	ldr	r3, [pc, #276]	@ (80054e4 <HAL_RCC_OscConfig+0x280>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fd fdf5 	bl	8002fc0 <HAL_InitTick>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d043      	beq.n	8005464 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e251      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d023      	beq.n	8005430 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053e8:	4b3d      	ldr	r3, [pc, #244]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a3c      	ldr	r2, [pc, #240]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80053ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fd fe30 	bl	8003058 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fc:	f7fd fe2c 	bl	8003058 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e23a      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800540e:	4b34      	ldr	r3, [pc, #208]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005416:	2b00      	cmp	r3, #0
 8005418:	d0f0      	beq.n	80053fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800541a:	4b31      	ldr	r3, [pc, #196]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	061b      	lsls	r3, r3, #24
 8005428:	492d      	ldr	r1, [pc, #180]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800542a:	4313      	orrs	r3, r2
 800542c:	604b      	str	r3, [r1, #4]
 800542e:	e01a      	b.n	8005466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005430:	4b2b      	ldr	r3, [pc, #172]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a2a      	ldr	r2, [pc, #168]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005436:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800543a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fd fe0c 	bl	8003058 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005444:	f7fd fe08 	bl	8003058 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e216      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005456:	4b22      	ldr	r3, [pc, #136]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f0      	bne.n	8005444 <HAL_RCC_OscConfig+0x1e0>
 8005462:	e000      	b.n	8005466 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005464:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0308 	and.w	r3, r3, #8
 800546e:	2b00      	cmp	r3, #0
 8005470:	d041      	beq.n	80054f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01c      	beq.n	80054b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800547a:	4b19      	ldr	r3, [pc, #100]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 800547c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005480:	4a17      	ldr	r2, [pc, #92]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 8005482:	f043 0301 	orr.w	r3, r3, #1
 8005486:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800548a:	f7fd fde5 	bl	8003058 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005492:	f7fd fde1 	bl	8003058 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e1ef      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054a4:	4b0e      	ldr	r3, [pc, #56]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80054a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0ef      	beq.n	8005492 <HAL_RCC_OscConfig+0x22e>
 80054b2:	e020      	b.n	80054f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054b4:	4b0a      	ldr	r3, [pc, #40]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80054b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ba:	4a09      	ldr	r2, [pc, #36]	@ (80054e0 <HAL_RCC_OscConfig+0x27c>)
 80054bc:	f023 0301 	bic.w	r3, r3, #1
 80054c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054c4:	f7fd fdc8 	bl	8003058 <HAL_GetTick>
 80054c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054ca:	e00d      	b.n	80054e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054cc:	f7fd fdc4 	bl	8003058 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d906      	bls.n	80054e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e1d2      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
 80054de:	bf00      	nop
 80054e0:	40021000 	.word	0x40021000
 80054e4:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054e8:	4b8c      	ldr	r3, [pc, #560]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80054ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1ea      	bne.n	80054cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0304 	and.w	r3, r3, #4
 80054fe:	2b00      	cmp	r3, #0
 8005500:	f000 80a6 	beq.w	8005650 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005504:	2300      	movs	r3, #0
 8005506:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005508:	4b84      	ldr	r3, [pc, #528]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 800550a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800550c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <HAL_RCC_OscConfig+0x2b4>
 8005514:	2301      	movs	r3, #1
 8005516:	e000      	b.n	800551a <HAL_RCC_OscConfig+0x2b6>
 8005518:	2300      	movs	r3, #0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00d      	beq.n	800553a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800551e:	4b7f      	ldr	r3, [pc, #508]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005522:	4a7e      	ldr	r2, [pc, #504]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005528:	6593      	str	r3, [r2, #88]	@ 0x58
 800552a:	4b7c      	ldr	r3, [pc, #496]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 800552c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005536:	2301      	movs	r3, #1
 8005538:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800553a:	4b79      	ldr	r3, [pc, #484]	@ (8005720 <HAL_RCC_OscConfig+0x4bc>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005542:	2b00      	cmp	r3, #0
 8005544:	d118      	bne.n	8005578 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005546:	4b76      	ldr	r3, [pc, #472]	@ (8005720 <HAL_RCC_OscConfig+0x4bc>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a75      	ldr	r2, [pc, #468]	@ (8005720 <HAL_RCC_OscConfig+0x4bc>)
 800554c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005552:	f7fd fd81 	bl	8003058 <HAL_GetTick>
 8005556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005558:	e008      	b.n	800556c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800555a:	f7fd fd7d 	bl	8003058 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	2b02      	cmp	r3, #2
 8005566:	d901      	bls.n	800556c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e18b      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800556c:	4b6c      	ldr	r3, [pc, #432]	@ (8005720 <HAL_RCC_OscConfig+0x4bc>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0f0      	beq.n	800555a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d108      	bne.n	8005592 <HAL_RCC_OscConfig+0x32e>
 8005580:	4b66      	ldr	r3, [pc, #408]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005586:	4a65      	ldr	r2, [pc, #404]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005588:	f043 0301 	orr.w	r3, r3, #1
 800558c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005590:	e024      	b.n	80055dc <HAL_RCC_OscConfig+0x378>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	2b05      	cmp	r3, #5
 8005598:	d110      	bne.n	80055bc <HAL_RCC_OscConfig+0x358>
 800559a:	4b60      	ldr	r3, [pc, #384]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 800559c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a0:	4a5e      	ldr	r2, [pc, #376]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055a2:	f043 0304 	orr.w	r3, r3, #4
 80055a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055aa:	4b5c      	ldr	r3, [pc, #368]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b0:	4a5a      	ldr	r2, [pc, #360]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055b2:	f043 0301 	orr.w	r3, r3, #1
 80055b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055ba:	e00f      	b.n	80055dc <HAL_RCC_OscConfig+0x378>
 80055bc:	4b57      	ldr	r3, [pc, #348]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c2:	4a56      	ldr	r2, [pc, #344]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055c4:	f023 0301 	bic.w	r3, r3, #1
 80055c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055cc:	4b53      	ldr	r3, [pc, #332]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d2:	4a52      	ldr	r2, [pc, #328]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80055d4:	f023 0304 	bic.w	r3, r3, #4
 80055d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d016      	beq.n	8005612 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e4:	f7fd fd38 	bl	8003058 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ea:	e00a      	b.n	8005602 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ec:	f7fd fd34 	bl	8003058 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d901      	bls.n	8005602 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e140      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005602:	4b46      	ldr	r3, [pc, #280]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0ed      	beq.n	80055ec <HAL_RCC_OscConfig+0x388>
 8005610:	e015      	b.n	800563e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005612:	f7fd fd21 	bl	8003058 <HAL_GetTick>
 8005616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005618:	e00a      	b.n	8005630 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fd fd1d 	bl	8003058 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005628:	4293      	cmp	r3, r2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e129      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005630:	4b3a      	ldr	r3, [pc, #232]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1ed      	bne.n	800561a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800563e:	7ffb      	ldrb	r3, [r7, #31]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d105      	bne.n	8005650 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005644:	4b35      	ldr	r3, [pc, #212]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005648:	4a34      	ldr	r2, [pc, #208]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 800564a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800564e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b00      	cmp	r3, #0
 800565a:	d03c      	beq.n	80056d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d01c      	beq.n	800569e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005664:	4b2d      	ldr	r3, [pc, #180]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800566a:	4a2c      	ldr	r2, [pc, #176]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 800566c:	f043 0301 	orr.w	r3, r3, #1
 8005670:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005674:	f7fd fcf0 	bl	8003058 <HAL_GetTick>
 8005678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800567a:	e008      	b.n	800568e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800567c:	f7fd fcec 	bl	8003058 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d901      	bls.n	800568e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e0fa      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800568e:	4b23      	ldr	r3, [pc, #140]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 8005690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0ef      	beq.n	800567c <HAL_RCC_OscConfig+0x418>
 800569c:	e01b      	b.n	80056d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800569e:	4b1f      	ldr	r3, [pc, #124]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056a4:	4a1d      	ldr	r2, [pc, #116]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056a6:	f023 0301 	bic.w	r3, r3, #1
 80056aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ae:	f7fd fcd3 	bl	8003058 <HAL_GetTick>
 80056b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056b4:	e008      	b.n	80056c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056b6:	f7fd fccf 	bl	8003058 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d901      	bls.n	80056c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e0dd      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056c8:	4b14      	ldr	r3, [pc, #80]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1ef      	bne.n	80056b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 80d1 	beq.w	8005882 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056e0:	4b0e      	ldr	r3, [pc, #56]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 030c 	and.w	r3, r3, #12
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	f000 808b 	beq.w	8005804 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d15e      	bne.n	80057b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056f6:	4b09      	ldr	r3, [pc, #36]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a08      	ldr	r2, [pc, #32]	@ (800571c <HAL_RCC_OscConfig+0x4b8>)
 80056fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005702:	f7fd fca9 	bl	8003058 <HAL_GetTick>
 8005706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005708:	e00c      	b.n	8005724 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800570a:	f7fd fca5 	bl	8003058 <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	2b02      	cmp	r3, #2
 8005716:	d905      	bls.n	8005724 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e0b3      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
 800571c:	40021000 	.word	0x40021000
 8005720:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005724:	4b59      	ldr	r3, [pc, #356]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1ec      	bne.n	800570a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005730:	4b56      	ldr	r3, [pc, #344]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005732:	68da      	ldr	r2, [r3, #12]
 8005734:	4b56      	ldr	r3, [pc, #344]	@ (8005890 <HAL_RCC_OscConfig+0x62c>)
 8005736:	4013      	ands	r3, r2
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	6a11      	ldr	r1, [r2, #32]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005740:	3a01      	subs	r2, #1
 8005742:	0112      	lsls	r2, r2, #4
 8005744:	4311      	orrs	r1, r2
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800574a:	0212      	lsls	r2, r2, #8
 800574c:	4311      	orrs	r1, r2
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005752:	0852      	lsrs	r2, r2, #1
 8005754:	3a01      	subs	r2, #1
 8005756:	0552      	lsls	r2, r2, #21
 8005758:	4311      	orrs	r1, r2
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800575e:	0852      	lsrs	r2, r2, #1
 8005760:	3a01      	subs	r2, #1
 8005762:	0652      	lsls	r2, r2, #25
 8005764:	4311      	orrs	r1, r2
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800576a:	06d2      	lsls	r2, r2, #27
 800576c:	430a      	orrs	r2, r1
 800576e:	4947      	ldr	r1, [pc, #284]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005770:	4313      	orrs	r3, r2
 8005772:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005774:	4b45      	ldr	r3, [pc, #276]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a44      	ldr	r2, [pc, #272]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 800577a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800577e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005780:	4b42      	ldr	r3, [pc, #264]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	4a41      	ldr	r2, [pc, #260]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800578a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578c:	f7fd fc64 	bl	8003058 <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005792:	e008      	b.n	80057a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005794:	f7fd fc60 	bl	8003058 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e06e      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057a6:	4b39      	ldr	r3, [pc, #228]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0f0      	beq.n	8005794 <HAL_RCC_OscConfig+0x530>
 80057b2:	e066      	b.n	8005882 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057b4:	4b35      	ldr	r3, [pc, #212]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a34      	ldr	r2, [pc, #208]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057be:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80057c0:	4b32      	ldr	r3, [pc, #200]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	4a31      	ldr	r2, [pc, #196]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057c6:	f023 0303 	bic.w	r3, r3, #3
 80057ca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80057cc:	4b2f      	ldr	r3, [pc, #188]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	4a2e      	ldr	r2, [pc, #184]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057d2:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80057d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057dc:	f7fd fc3c 	bl	8003058 <HAL_GetTick>
 80057e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e2:	e008      	b.n	80057f6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e4:	f7fd fc38 	bl	8003058 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e046      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f6:	4b25      	ldr	r3, [pc, #148]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1f0      	bne.n	80057e4 <HAL_RCC_OscConfig+0x580>
 8005802:	e03e      	b.n	8005882 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d101      	bne.n	8005810 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e039      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005810:	4b1e      	ldr	r3, [pc, #120]	@ (800588c <HAL_RCC_OscConfig+0x628>)
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f003 0203 	and.w	r2, r3, #3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	429a      	cmp	r2, r3
 8005822:	d12c      	bne.n	800587e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582e:	3b01      	subs	r3, #1
 8005830:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005832:	429a      	cmp	r2, r3
 8005834:	d123      	bne.n	800587e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005840:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005842:	429a      	cmp	r2, r3
 8005844:	d11b      	bne.n	800587e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005850:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005852:	429a      	cmp	r2, r3
 8005854:	d113      	bne.n	800587e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005860:	085b      	lsrs	r3, r3, #1
 8005862:	3b01      	subs	r3, #1
 8005864:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005866:	429a      	cmp	r2, r3
 8005868:	d109      	bne.n	800587e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005874:	085b      	lsrs	r3, r3, #1
 8005876:	3b01      	subs	r3, #1
 8005878:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800587a:	429a      	cmp	r2, r3
 800587c:	d001      	beq.n	8005882 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e000      	b.n	8005884 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3720      	adds	r7, #32
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	40021000 	.word	0x40021000
 8005890:	019f800c 	.word	0x019f800c

08005894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800589e:	2300      	movs	r3, #0
 80058a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e11e      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058ac:	4b91      	ldr	r3, [pc, #580]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 030f 	and.w	r3, r3, #15
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d910      	bls.n	80058dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ba:	4b8e      	ldr	r3, [pc, #568]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f023 020f 	bic.w	r2, r3, #15
 80058c2:	498c      	ldr	r1, [pc, #560]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ca:	4b8a      	ldr	r3, [pc, #552]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 030f 	and.w	r3, r3, #15
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d001      	beq.n	80058dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e106      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d073      	beq.n	80059d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d129      	bne.n	8005944 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058f0:	4b81      	ldr	r3, [pc, #516]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d101      	bne.n	8005900 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e0f4      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005900:	f000 f966 	bl	8005bd0 <RCC_GetSysClockFreqFromPLLSource>
 8005904:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	4a7c      	ldr	r2, [pc, #496]	@ (8005afc <HAL_RCC_ClockConfig+0x268>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d93f      	bls.n	800598e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800590e:	4b7a      	ldr	r3, [pc, #488]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d009      	beq.n	800592e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005922:	2b00      	cmp	r3, #0
 8005924:	d033      	beq.n	800598e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800592a:	2b00      	cmp	r3, #0
 800592c:	d12f      	bne.n	800598e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800592e:	4b72      	ldr	r3, [pc, #456]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005936:	4a70      	ldr	r2, [pc, #448]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800593c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800593e:	2380      	movs	r3, #128	@ 0x80
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	e024      	b.n	800598e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d107      	bne.n	800595c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800594c:	4b6a      	ldr	r3, [pc, #424]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d109      	bne.n	800596c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e0c6      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800595c:	4b66      	ldr	r3, [pc, #408]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e0be      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800596c:	f000 f8ce 	bl	8005b0c <HAL_RCC_GetSysClockFreq>
 8005970:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	4a61      	ldr	r2, [pc, #388]	@ (8005afc <HAL_RCC_ClockConfig+0x268>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d909      	bls.n	800598e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800597a:	4b5f      	ldr	r3, [pc, #380]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005982:	4a5d      	ldr	r2, [pc, #372]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005988:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800598a:	2380      	movs	r3, #128	@ 0x80
 800598c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800598e:	4b5a      	ldr	r3, [pc, #360]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f023 0203 	bic.w	r2, r3, #3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	4957      	ldr	r1, [pc, #348]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 800599c:	4313      	orrs	r3, r2
 800599e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a0:	f7fd fb5a 	bl	8003058 <HAL_GetTick>
 80059a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059a6:	e00a      	b.n	80059be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a8:	f7fd fb56 	bl	8003058 <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e095      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059be:	4b4e      	ldr	r3, [pc, #312]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 020c 	and.w	r2, r3, #12
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d1eb      	bne.n	80059a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d023      	beq.n	8005a24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0304 	and.w	r3, r3, #4
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059e8:	4b43      	ldr	r3, [pc, #268]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	4a42      	ldr	r2, [pc, #264]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 80059ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80059f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0308 	and.w	r3, r3, #8
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d007      	beq.n	8005a10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005a00:	4b3d      	ldr	r3, [pc, #244]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a08:	4a3b      	ldr	r2, [pc, #236]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a10:	4b39      	ldr	r3, [pc, #228]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	4936      	ldr	r1, [pc, #216]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
 8005a22:	e008      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2b80      	cmp	r3, #128	@ 0x80
 8005a28:	d105      	bne.n	8005a36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005a2a:	4b33      	ldr	r3, [pc, #204]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	4a32      	ldr	r2, [pc, #200]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a36:	4b2f      	ldr	r3, [pc, #188]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	683a      	ldr	r2, [r7, #0]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d21d      	bcs.n	8005a80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a44:	4b2b      	ldr	r3, [pc, #172]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f023 020f 	bic.w	r2, r3, #15
 8005a4c:	4929      	ldr	r1, [pc, #164]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005a54:	f7fd fb00 	bl	8003058 <HAL_GetTick>
 8005a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a5a:	e00a      	b.n	8005a72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a5c:	f7fd fafc 	bl	8003058 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e03b      	b.n	8005aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a72:	4b20      	ldr	r3, [pc, #128]	@ (8005af4 <HAL_RCC_ClockConfig+0x260>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d1ed      	bne.n	8005a5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d008      	beq.n	8005a9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	4917      	ldr	r1, [pc, #92]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d009      	beq.n	8005abe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005aaa:	4b13      	ldr	r3, [pc, #76]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	00db      	lsls	r3, r3, #3
 8005ab8:	490f      	ldr	r1, [pc, #60]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005abe:	f000 f825 	bl	8005b0c <HAL_RCC_GetSysClockFreq>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8005af8 <HAL_RCC_ClockConfig+0x264>)
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	490c      	ldr	r1, [pc, #48]	@ (8005b00 <HAL_RCC_ClockConfig+0x26c>)
 8005ad0:	5ccb      	ldrb	r3, [r1, r3]
 8005ad2:	f003 031f 	and.w	r3, r3, #31
 8005ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8005ada:	4a0a      	ldr	r2, [pc, #40]	@ (8005b04 <HAL_RCC_ClockConfig+0x270>)
 8005adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005ade:	4b0a      	ldr	r3, [pc, #40]	@ (8005b08 <HAL_RCC_ClockConfig+0x274>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7fd fa6c 	bl	8002fc0 <HAL_InitTick>
 8005ae8:	4603      	mov	r3, r0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3718      	adds	r7, #24
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	40022000 	.word	0x40022000
 8005af8:	40021000 	.word	0x40021000
 8005afc:	04c4b400 	.word	0x04c4b400
 8005b00:	080501f8 	.word	0x080501f8
 8005b04:	20000008 	.word	0x20000008
 8005b08:	2000000c 	.word	0x2000000c

08005b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b087      	sub	sp, #28
 8005b10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005b12:	4b2c      	ldr	r3, [pc, #176]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 030c 	and.w	r3, r3, #12
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d102      	bne.n	8005b24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8005bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005b20:	613b      	str	r3, [r7, #16]
 8005b22:	e047      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005b24:	4b27      	ldr	r3, [pc, #156]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f003 030c 	and.w	r3, r3, #12
 8005b2c:	2b08      	cmp	r3, #8
 8005b2e:	d102      	bne.n	8005b36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b30:	4b26      	ldr	r3, [pc, #152]	@ (8005bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	e03e      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005b36:	4b23      	ldr	r3, [pc, #140]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 030c 	and.w	r3, r3, #12
 8005b3e:	2b0c      	cmp	r3, #12
 8005b40:	d136      	bne.n	8005bb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b42:	4b20      	ldr	r3, [pc, #128]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f003 0303 	and.w	r3, r3, #3
 8005b4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	091b      	lsrs	r3, r3, #4
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	3301      	adds	r3, #1
 8005b58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b03      	cmp	r3, #3
 8005b5e:	d10c      	bne.n	8005b7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b60:	4a1a      	ldr	r2, [pc, #104]	@ (8005bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b68:	4a16      	ldr	r2, [pc, #88]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b6a:	68d2      	ldr	r2, [r2, #12]
 8005b6c:	0a12      	lsrs	r2, r2, #8
 8005b6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005b72:	fb02 f303 	mul.w	r3, r2, r3
 8005b76:	617b      	str	r3, [r7, #20]
      break;
 8005b78:	e00c      	b.n	8005b94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b7a:	4a13      	ldr	r2, [pc, #76]	@ (8005bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b82:	4a10      	ldr	r2, [pc, #64]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b84:	68d2      	ldr	r2, [r2, #12]
 8005b86:	0a12      	lsrs	r2, r2, #8
 8005b88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005b8c:	fb02 f303 	mul.w	r3, r2, r3
 8005b90:	617b      	str	r3, [r7, #20]
      break;
 8005b92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b94:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	0e5b      	lsrs	r3, r3, #25
 8005b9a:	f003 0303 	and.w	r3, r3, #3
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	005b      	lsls	r3, r3, #1
 8005ba2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bac:	613b      	str	r3, [r7, #16]
 8005bae:	e001      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005bb4:	693b      	ldr	r3, [r7, #16]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	00f42400 	.word	0x00f42400
 8005bcc:	007a1200 	.word	0x007a1200

08005bd0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b087      	sub	sp, #28
 8005bd4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005be0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	091b      	lsrs	r3, r3, #4
 8005be6:	f003 030f 	and.w	r3, r3, #15
 8005bea:	3301      	adds	r3, #1
 8005bec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	2b03      	cmp	r3, #3
 8005bf2:	d10c      	bne.n	8005c0e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bf4:	4a17      	ldr	r2, [pc, #92]	@ (8005c54 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfc:	4a14      	ldr	r2, [pc, #80]	@ (8005c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bfe:	68d2      	ldr	r2, [r2, #12]
 8005c00:	0a12      	lsrs	r2, r2, #8
 8005c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	617b      	str	r3, [r7, #20]
    break;
 8005c0c:	e00c      	b.n	8005c28 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c0e:	4a12      	ldr	r2, [pc, #72]	@ (8005c58 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c16:	4a0e      	ldr	r2, [pc, #56]	@ (8005c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005c18:	68d2      	ldr	r2, [r2, #12]
 8005c1a:	0a12      	lsrs	r2, r2, #8
 8005c1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c20:	fb02 f303 	mul.w	r3, r2, r3
 8005c24:	617b      	str	r3, [r7, #20]
    break;
 8005c26:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c28:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	0e5b      	lsrs	r3, r3, #25
 8005c2e:	f003 0303 	and.w	r3, r3, #3
 8005c32:	3301      	adds	r3, #1
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c40:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005c42:	687b      	ldr	r3, [r7, #4]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	40021000 	.word	0x40021000
 8005c54:	007a1200 	.word	0x007a1200
 8005c58:	00f42400 	.word	0x00f42400

08005c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c64:	2300      	movs	r3, #0
 8005c66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c68:	2300      	movs	r3, #0
 8005c6a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 8098 	beq.w	8005daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c7e:	4b43      	ldr	r3, [pc, #268]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10d      	bne.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c8a:	4b40      	ldr	r3, [pc, #256]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c96:	4b3d      	ldr	r3, [pc, #244]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c9e:	60bb      	str	r3, [r7, #8]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8005d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a39      	ldr	r2, [pc, #228]	@ (8005d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cb2:	f7fd f9d1 	bl	8003058 <HAL_GetTick>
 8005cb6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cb8:	e009      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cba:	f7fd f9cd 	bl	8003058 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d902      	bls.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	74fb      	strb	r3, [r7, #19]
        break;
 8005ccc:	e005      	b.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cce:	4b30      	ldr	r3, [pc, #192]	@ (8005d90 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0ef      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005cda:	7cfb      	ldrb	r3, [r7, #19]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d159      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d01e      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d019      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005cfc:	4b23      	ldr	r3, [pc, #140]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d08:	4b20      	ldr	r3, [pc, #128]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d18:	4b1c      	ldr	r3, [pc, #112]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d28:	4a18      	ldr	r2, [pc, #96]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d016      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d3a:	f7fd f98d 	bl	8003058 <HAL_GetTick>
 8005d3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d40:	e00b      	b.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d42:	f7fd f989 	bl	8003058 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d902      	bls.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	74fb      	strb	r3, [r7, #19]
            break;
 8005d58:	e006      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0ec      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005d68:	7cfb      	ldrb	r3, [r7, #19]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10b      	bne.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d6e:	4b07      	ldr	r3, [pc, #28]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d7c:	4903      	ldr	r1, [pc, #12]	@ (8005d8c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d84:	e008      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d86:	7cfb      	ldrb	r3, [r7, #19]
 8005d88:	74bb      	strb	r3, [r7, #18]
 8005d8a:	e005      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d94:	7cfb      	ldrb	r3, [r7, #19]
 8005d96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d98:	7c7b      	ldrb	r3, [r7, #17]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d105      	bne.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d9e:	4ba7      	ldr	r3, [pc, #668]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005da2:	4aa6      	ldr	r2, [pc, #664]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005da8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00a      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005db6:	4ba1      	ldr	r3, [pc, #644]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dbc:	f023 0203 	bic.w	r2, r3, #3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	499d      	ldr	r1, [pc, #628]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00a      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005dd8:	4b98      	ldr	r3, [pc, #608]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dde:	f023 020c 	bic.w	r2, r3, #12
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	4995      	ldr	r1, [pc, #596]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0304 	and.w	r3, r3, #4
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00a      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005dfa:	4b90      	ldr	r3, [pc, #576]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	498c      	ldr	r1, [pc, #560]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00a      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e1c:	4b87      	ldr	r3, [pc, #540]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	4984      	ldr	r1, [pc, #528]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0310 	and.w	r3, r3, #16
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00a      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	497b      	ldr	r1, [pc, #492]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0320 	and.w	r3, r3, #32
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e60:	4b76      	ldr	r3, [pc, #472]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	4973      	ldr	r1, [pc, #460]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e82:	4b6e      	ldr	r3, [pc, #440]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	496a      	ldr	r1, [pc, #424]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00a      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ea4:	4b65      	ldr	r3, [pc, #404]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	4962      	ldr	r1, [pc, #392]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ecc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed4:	4959      	ldr	r1, [pc, #356]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ee8:	4b54      	ldr	r3, [pc, #336]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eee:	f023 0203 	bic.w	r2, r3, #3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef6:	4951      	ldr	r1, [pc, #324]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00a      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f18:	4948      	ldr	r1, [pc, #288]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d015      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f2c:	4b43      	ldr	r3, [pc, #268]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3a:	4940      	ldr	r1, [pc, #256]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f4a:	d105      	bne.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	4a3a      	ldr	r2, [pc, #232]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f56:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d015      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f64:	4b35      	ldr	r3, [pc, #212]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f72:	4932      	ldr	r1, [pc, #200]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f82:	d105      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f84:	4b2d      	ldr	r3, [pc, #180]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	4a2c      	ldr	r2, [pc, #176]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f8e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d015      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f9c:	4b27      	ldr	r3, [pc, #156]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fa2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005faa:	4924      	ldr	r1, [pc, #144]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fac:	4313      	orrs	r3, r2
 8005fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005fba:	d105      	bne.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fc6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d015      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fd4:	4b19      	ldr	r3, [pc, #100]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe2:	4916      	ldr	r1, [pc, #88]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ff2:	d105      	bne.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ff4:	4b11      	ldr	r3, [pc, #68]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4a10      	ldr	r2, [pc, #64]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ffe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d019      	beq.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800600c:	4b0b      	ldr	r3, [pc, #44]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800600e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006012:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601a:	4908      	ldr	r1, [pc, #32]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800602a:	d109      	bne.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800602c:	4b03      	ldr	r3, [pc, #12]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	4a02      	ldr	r2, [pc, #8]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006032:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006036:	60d3      	str	r3, [r2, #12]
 8006038:	e002      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800603a:	bf00      	nop
 800603c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d015      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800604c:	4b29      	ldr	r3, [pc, #164]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800604e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006052:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605a:	4926      	ldr	r1, [pc, #152]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800605c:	4313      	orrs	r3, r2
 800605e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800606a:	d105      	bne.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800606c:	4b21      	ldr	r3, [pc, #132]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	4a20      	ldr	r2, [pc, #128]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006076:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d015      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006084:	4b1b      	ldr	r3, [pc, #108]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006092:	4918      	ldr	r1, [pc, #96]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800609e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a2:	d105      	bne.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80060a4:	4b13      	ldr	r3, [pc, #76]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	4a12      	ldr	r2, [pc, #72]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d015      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80060bc:	4b0d      	ldr	r3, [pc, #52]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ca:	490a      	ldr	r1, [pc, #40]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060cc:	4313      	orrs	r3, r2
 80060ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060da:	d105      	bne.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060dc:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	4a04      	ldr	r2, [pc, #16]	@ (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80060e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3718      	adds	r7, #24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40021000 	.word	0x40021000

080060f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d101      	bne.n	800610a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e09d      	b.n	8006246 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610e:	2b00      	cmp	r3, #0
 8006110:	d108      	bne.n	8006124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800611a:	d009      	beq.n	8006130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	61da      	str	r2, [r3, #28]
 8006122:	e005      	b.n	8006130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d106      	bne.n	8006150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7fc fc7c 	bl	8002a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006166:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006170:	d902      	bls.n	8006178 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]
 8006176:	e002      	b.n	800617e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800617c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006186:	d007      	beq.n	8006198 <HAL_SPI_Init+0xa0>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006190:	d002      	beq.n	8006198 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	431a      	orrs	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061d0:	431a      	orrs	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061da:	ea42 0103 	orr.w	r1, r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	430a      	orrs	r2, r1
 80061ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	0c1b      	lsrs	r3, r3, #16
 80061f4:	f003 0204 	and.w	r2, r3, #4
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	f003 0310 	and.w	r3, r3, #16
 8006200:	431a      	orrs	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	431a      	orrs	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006214:	ea42 0103 	orr.w	r1, r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69da      	ldr	r2, [r3, #28]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006234:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b084      	sub	sp, #16
 8006252:	af00      	add	r7, sp, #0
 8006254:	60f8      	str	r0, [r7, #12]
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e038      	b.n	80062d6 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b00      	cmp	r3, #0
 800626e:	d106      	bne.n	800627e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f7fc fca5 	bl	8002bc8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	3308      	adds	r3, #8
 8006286:	4619      	mov	r1, r3
 8006288:	4610      	mov	r0, r2
 800628a:	f000 fbdf 	bl	8006a4c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6818      	ldr	r0, [r3, #0]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	461a      	mov	r2, r3
 8006298:	68b9      	ldr	r1, [r7, #8]
 800629a:	f000 fca5 	bl	8006be8 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6858      	ldr	r0, [r3, #4]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062aa:	6879      	ldr	r1, [r7, #4]
 80062ac:	f000 fcee 	bl	8006c8c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	6892      	ldr	r2, [r2, #8]
 80062b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	6892      	ldr	r2, [r2, #8]
 80062c4:	f041 0101 	orr.w	r1, r1, #1
 80062c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b082      	sub	sp, #8
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e049      	b.n	8006384 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d106      	bne.n	800630a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7fc fbe3 	bl	8002ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2202      	movs	r2, #2
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	3304      	adds	r3, #4
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f000 f9bb 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3708      	adds	r7, #8
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	d001      	beq.n	80063a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e04c      	b.n	800643e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a26      	ldr	r2, [pc, #152]	@ (800644c <HAL_TIM_Base_Start+0xc0>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d022      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063be:	d01d      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a22      	ldr	r2, [pc, #136]	@ (8006450 <HAL_TIM_Base_Start+0xc4>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d018      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a21      	ldr	r2, [pc, #132]	@ (8006454 <HAL_TIM_Base_Start+0xc8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d013      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006458 <HAL_TIM_Base_Start+0xcc>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d00e      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a1e      	ldr	r2, [pc, #120]	@ (800645c <HAL_TIM_Base_Start+0xd0>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d009      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006460 <HAL_TIM_Base_Start+0xd4>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d004      	beq.n	80063fc <HAL_TIM_Base_Start+0x70>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a1b      	ldr	r2, [pc, #108]	@ (8006464 <HAL_TIM_Base_Start+0xd8>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d115      	bne.n	8006428 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689a      	ldr	r2, [r3, #8]
 8006402:	4b19      	ldr	r3, [pc, #100]	@ (8006468 <HAL_TIM_Base_Start+0xdc>)
 8006404:	4013      	ands	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2b06      	cmp	r3, #6
 800640c:	d015      	beq.n	800643a <HAL_TIM_Base_Start+0xae>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006414:	d011      	beq.n	800643a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f042 0201 	orr.w	r2, r2, #1
 8006424:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006426:	e008      	b.n	800643a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	601a      	str	r2, [r3, #0]
 8006438:	e000      	b.n	800643c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	40012c00 	.word	0x40012c00
 8006450:	40000400 	.word	0x40000400
 8006454:	40000800 	.word	0x40000800
 8006458:	40000c00 	.word	0x40000c00
 800645c:	40013400 	.word	0x40013400
 8006460:	40014000 	.word	0x40014000
 8006464:	40015000 	.word	0x40015000
 8006468:	00010007 	.word	0x00010007

0800646c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006476:	2300      	movs	r3, #0
 8006478:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006480:	2b01      	cmp	r3, #1
 8006482:	d101      	bne.n	8006488 <HAL_TIM_ConfigClockSource+0x1c>
 8006484:	2302      	movs	r3, #2
 8006486:	e0f6      	b.n	8006676 <HAL_TIM_ConfigClockSource+0x20a>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80064a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a6f      	ldr	r2, [pc, #444]	@ (8006680 <HAL_TIM_ConfigClockSource+0x214>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	f000 80c1 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 80064c8:	4a6d      	ldr	r2, [pc, #436]	@ (8006680 <HAL_TIM_ConfigClockSource+0x214>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	f200 80c6 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 80064d0:	4a6c      	ldr	r2, [pc, #432]	@ (8006684 <HAL_TIM_ConfigClockSource+0x218>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	f000 80b9 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 80064d8:	4a6a      	ldr	r2, [pc, #424]	@ (8006684 <HAL_TIM_ConfigClockSource+0x218>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	f200 80be 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 80064e0:	4a69      	ldr	r2, [pc, #420]	@ (8006688 <HAL_TIM_ConfigClockSource+0x21c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	f000 80b1 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 80064e8:	4a67      	ldr	r2, [pc, #412]	@ (8006688 <HAL_TIM_ConfigClockSource+0x21c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	f200 80b6 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 80064f0:	4a66      	ldr	r2, [pc, #408]	@ (800668c <HAL_TIM_ConfigClockSource+0x220>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	f000 80a9 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 80064f8:	4a64      	ldr	r2, [pc, #400]	@ (800668c <HAL_TIM_ConfigClockSource+0x220>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	f200 80ae 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006500:	4a63      	ldr	r2, [pc, #396]	@ (8006690 <HAL_TIM_ConfigClockSource+0x224>)
 8006502:	4293      	cmp	r3, r2
 8006504:	f000 80a1 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006508:	4a61      	ldr	r2, [pc, #388]	@ (8006690 <HAL_TIM_ConfigClockSource+0x224>)
 800650a:	4293      	cmp	r3, r2
 800650c:	f200 80a6 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006510:	4a60      	ldr	r2, [pc, #384]	@ (8006694 <HAL_TIM_ConfigClockSource+0x228>)
 8006512:	4293      	cmp	r3, r2
 8006514:	f000 8099 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006518:	4a5e      	ldr	r2, [pc, #376]	@ (8006694 <HAL_TIM_ConfigClockSource+0x228>)
 800651a:	4293      	cmp	r3, r2
 800651c:	f200 809e 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006520:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006524:	f000 8091 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006528:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800652c:	f200 8096 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006530:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006534:	f000 8089 	beq.w	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006538:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800653c:	f200 808e 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006544:	d03e      	beq.n	80065c4 <HAL_TIM_ConfigClockSource+0x158>
 8006546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800654a:	f200 8087 	bhi.w	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 800654e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006552:	f000 8086 	beq.w	8006662 <HAL_TIM_ConfigClockSource+0x1f6>
 8006556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800655a:	d87f      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 800655c:	2b70      	cmp	r3, #112	@ 0x70
 800655e:	d01a      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x12a>
 8006560:	2b70      	cmp	r3, #112	@ 0x70
 8006562:	d87b      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006564:	2b60      	cmp	r3, #96	@ 0x60
 8006566:	d050      	beq.n	800660a <HAL_TIM_ConfigClockSource+0x19e>
 8006568:	2b60      	cmp	r3, #96	@ 0x60
 800656a:	d877      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 800656c:	2b50      	cmp	r3, #80	@ 0x50
 800656e:	d03c      	beq.n	80065ea <HAL_TIM_ConfigClockSource+0x17e>
 8006570:	2b50      	cmp	r3, #80	@ 0x50
 8006572:	d873      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006574:	2b40      	cmp	r3, #64	@ 0x40
 8006576:	d058      	beq.n	800662a <HAL_TIM_ConfigClockSource+0x1be>
 8006578:	2b40      	cmp	r3, #64	@ 0x40
 800657a:	d86f      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 800657c:	2b30      	cmp	r3, #48	@ 0x30
 800657e:	d064      	beq.n	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006580:	2b30      	cmp	r3, #48	@ 0x30
 8006582:	d86b      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 8006584:	2b20      	cmp	r3, #32
 8006586:	d060      	beq.n	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006588:	2b20      	cmp	r3, #32
 800658a:	d867      	bhi.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
 800658c:	2b00      	cmp	r3, #0
 800658e:	d05c      	beq.n	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006590:	2b10      	cmp	r3, #16
 8006592:	d05a      	beq.n	800664a <HAL_TIM_ConfigClockSource+0x1de>
 8006594:	e062      	b.n	800665c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6818      	ldr	r0, [r3, #0]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	6899      	ldr	r1, [r3, #8]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f000 f99b 	bl	80068e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80065b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	609a      	str	r2, [r3, #8]
      break;
 80065c2:	e04f      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	6899      	ldr	r1, [r3, #8]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f000 f984 	bl	80068e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689a      	ldr	r2, [r3, #8]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065e6:	609a      	str	r2, [r3, #8]
      break;
 80065e8:	e03c      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6818      	ldr	r0, [r3, #0]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	6859      	ldr	r1, [r3, #4]
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	461a      	mov	r2, r3
 80065f8:	f000 f8f6 	bl	80067e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2150      	movs	r1, #80	@ 0x50
 8006602:	4618      	mov	r0, r3
 8006604:	f000 f94f 	bl	80068a6 <TIM_ITRx_SetConfig>
      break;
 8006608:	e02c      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6818      	ldr	r0, [r3, #0]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	6859      	ldr	r1, [r3, #4]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	461a      	mov	r2, r3
 8006618:	f000 f915 	bl	8006846 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2160      	movs	r1, #96	@ 0x60
 8006622:	4618      	mov	r0, r3
 8006624:	f000 f93f 	bl	80068a6 <TIM_ITRx_SetConfig>
      break;
 8006628:	e01c      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6818      	ldr	r0, [r3, #0]
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	6859      	ldr	r1, [r3, #4]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	461a      	mov	r2, r3
 8006638:	f000 f8d6 	bl	80067e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2140      	movs	r1, #64	@ 0x40
 8006642:	4618      	mov	r0, r3
 8006644:	f000 f92f 	bl	80068a6 <TIM_ITRx_SetConfig>
      break;
 8006648:	e00c      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4619      	mov	r1, r3
 8006654:	4610      	mov	r0, r2
 8006656:	f000 f926 	bl	80068a6 <TIM_ITRx_SetConfig>
      break;
 800665a:	e003      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	73fb      	strb	r3, [r7, #15]
      break;
 8006660:	e000      	b.n	8006664 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006662:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006674:	7bfb      	ldrb	r3, [r7, #15]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	00100070 	.word	0x00100070
 8006684:	00100060 	.word	0x00100060
 8006688:	00100050 	.word	0x00100050
 800668c:	00100040 	.word	0x00100040
 8006690:	00100030 	.word	0x00100030
 8006694:	00100020 	.word	0x00100020

08006698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a46      	ldr	r2, [pc, #280]	@ (80067c4 <TIM_Base_SetConfig+0x12c>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d017      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066b6:	d013      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a43      	ldr	r2, [pc, #268]	@ (80067c8 <TIM_Base_SetConfig+0x130>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d00f      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a42      	ldr	r2, [pc, #264]	@ (80067cc <TIM_Base_SetConfig+0x134>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00b      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a41      	ldr	r2, [pc, #260]	@ (80067d0 <TIM_Base_SetConfig+0x138>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d007      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a40      	ldr	r2, [pc, #256]	@ (80067d4 <TIM_Base_SetConfig+0x13c>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d003      	beq.n	80066e0 <TIM_Base_SetConfig+0x48>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a3f      	ldr	r2, [pc, #252]	@ (80067d8 <TIM_Base_SetConfig+0x140>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d108      	bne.n	80066f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a33      	ldr	r2, [pc, #204]	@ (80067c4 <TIM_Base_SetConfig+0x12c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d023      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006700:	d01f      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a30      	ldr	r2, [pc, #192]	@ (80067c8 <TIM_Base_SetConfig+0x130>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d01b      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a2f      	ldr	r2, [pc, #188]	@ (80067cc <TIM_Base_SetConfig+0x134>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d017      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a2e      	ldr	r2, [pc, #184]	@ (80067d0 <TIM_Base_SetConfig+0x138>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d013      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a2d      	ldr	r2, [pc, #180]	@ (80067d4 <TIM_Base_SetConfig+0x13c>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d00f      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a2d      	ldr	r2, [pc, #180]	@ (80067dc <TIM_Base_SetConfig+0x144>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d00b      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a2c      	ldr	r2, [pc, #176]	@ (80067e0 <TIM_Base_SetConfig+0x148>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d007      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a2b      	ldr	r2, [pc, #172]	@ (80067e4 <TIM_Base_SetConfig+0x14c>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d003      	beq.n	8006742 <TIM_Base_SetConfig+0xaa>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a26      	ldr	r2, [pc, #152]	@ (80067d8 <TIM_Base_SetConfig+0x140>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d108      	bne.n	8006754 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	689a      	ldr	r2, [r3, #8]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a12      	ldr	r2, [pc, #72]	@ (80067c4 <TIM_Base_SetConfig+0x12c>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d013      	beq.n	80067a8 <TIM_Base_SetConfig+0x110>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a14      	ldr	r2, [pc, #80]	@ (80067d4 <TIM_Base_SetConfig+0x13c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d00f      	beq.n	80067a8 <TIM_Base_SetConfig+0x110>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a14      	ldr	r2, [pc, #80]	@ (80067dc <TIM_Base_SetConfig+0x144>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d00b      	beq.n	80067a8 <TIM_Base_SetConfig+0x110>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a13      	ldr	r2, [pc, #76]	@ (80067e0 <TIM_Base_SetConfig+0x148>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d007      	beq.n	80067a8 <TIM_Base_SetConfig+0x110>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a12      	ldr	r2, [pc, #72]	@ (80067e4 <TIM_Base_SetConfig+0x14c>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d003      	beq.n	80067a8 <TIM_Base_SetConfig+0x110>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a0d      	ldr	r2, [pc, #52]	@ (80067d8 <TIM_Base_SetConfig+0x140>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d103      	bne.n	80067b0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	691a      	ldr	r2, [r3, #16]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	615a      	str	r2, [r3, #20]
}
 80067b6:	bf00      	nop
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	40012c00 	.word	0x40012c00
 80067c8:	40000400 	.word	0x40000400
 80067cc:	40000800 	.word	0x40000800
 80067d0:	40000c00 	.word	0x40000c00
 80067d4:	40013400 	.word	0x40013400
 80067d8:	40015000 	.word	0x40015000
 80067dc:	40014000 	.word	0x40014000
 80067e0:	40014400 	.word	0x40014400
 80067e4:	40014800 	.word	0x40014800

080067e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	f023 0201 	bic.w	r2, r3, #1
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	011b      	lsls	r3, r3, #4
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	4313      	orrs	r3, r2
 800681c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	f023 030a 	bic.w	r3, r3, #10
 8006824:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	4313      	orrs	r3, r2
 800682c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	621a      	str	r2, [r3, #32]
}
 800683a:	bf00      	nop
 800683c:	371c      	adds	r7, #28
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006846:	b480      	push	{r7}
 8006848:	b087      	sub	sp, #28
 800684a:	af00      	add	r7, sp, #0
 800684c:	60f8      	str	r0, [r7, #12]
 800684e:	60b9      	str	r1, [r7, #8]
 8006850:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6a1b      	ldr	r3, [r3, #32]
 8006856:	f023 0210 	bic.w	r2, r3, #16
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	031b      	lsls	r3, r3, #12
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	4313      	orrs	r3, r2
 800687a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	011b      	lsls	r3, r3, #4
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	621a      	str	r2, [r3, #32]
}
 800689a:	bf00      	nop
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b085      	sub	sp, #20
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
 80068ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80068bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f043 0307 	orr.w	r3, r3, #7
 80068cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	609a      	str	r2, [r3, #8]
}
 80068d4:	bf00      	nop
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	021a      	lsls	r2, r3, #8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	431a      	orrs	r2, r3
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	609a      	str	r2, [r3, #8]
}
 8006914:	bf00      	nop
 8006916:	371c      	adds	r7, #28
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006930:	2b01      	cmp	r3, #1
 8006932:	d101      	bne.n	8006938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006934:	2302      	movs	r3, #2
 8006936:	e074      	b.n	8006a22 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a34      	ldr	r2, [pc, #208]	@ (8006a30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d009      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a33      	ldr	r2, [pc, #204]	@ (8006a34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d004      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a31      	ldr	r2, [pc, #196]	@ (8006a38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d108      	bne.n	8006988 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800697c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	4313      	orrs	r3, r2
 8006986:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800698e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a21      	ldr	r2, [pc, #132]	@ (8006a30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d022      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b8:	d01d      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1f      	ldr	r2, [pc, #124]	@ (8006a3c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d018      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a40 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a15      	ldr	r2, [pc, #84]	@ (8006a34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d009      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a18      	ldr	r2, [pc, #96]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d004      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a11      	ldr	r2, [pc, #68]	@ (8006a38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d10c      	bne.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40012c00 	.word	0x40012c00
 8006a34:	40013400 	.word	0x40013400
 8006a38:	40015000 	.word	0x40015000
 8006a3c:	40000400 	.word	0x40000400
 8006a40:	40000800 	.word	0x40000800
 8006a44:	40000c00 	.word	0x40000c00
 8006a48:	40014000 	.word	0x40014000

08006a4c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	f023 0101 	bic.w	r1, r3, #1
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	2b08      	cmp	r3, #8
 8006a74:	d102      	bne.n	8006a7c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006a76:	2340      	movs	r3, #64	@ 0x40
 8006a78:	617b      	str	r3, [r7, #20]
 8006a7a:	e001      	b.n	8006a80 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006a8c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8006a92:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006a98:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006a9e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8006aa4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8006aaa:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8006ab0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8006ab6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8006abc:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae8:	693a      	ldr	r2, [r7, #16]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8006aee:	4b3d      	ldr	r3, [pc, #244]	@ (8006be4 <FMC_NORSRAM_Init+0x198>)
 8006af0:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006af8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006b00:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8006b08:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006b10:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	43db      	mvns	r3, r3
 8006b20:	ea02 0103 	and.w	r1, r2, r3
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	4319      	orrs	r1, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b3a:	d10c      	bne.n	8006b56 <FMC_NORSRAM_Init+0x10a>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d008      	beq.n	8006b56 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d006      	beq.n	8006b6c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d12f      	bne.n	8006bd6 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	0c1b      	lsrs	r3, r3, #16
 8006b7c:	041b      	lsls	r3, r3, #16
 8006b7e:	683a      	ldr	r2, [r7, #0]
 8006b80:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006b82:	431a      	orrs	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d014      	beq.n	8006bba <FMC_NORSRAM_Init+0x16e>
 8006b90:	2b04      	cmp	r3, #4
 8006b92:	d819      	bhi.n	8006bc8 <FMC_NORSRAM_Init+0x17c>
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d002      	beq.n	8006b9e <FMC_NORSRAM_Init+0x152>
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d007      	beq.n	8006bac <FMC_NORSRAM_Init+0x160>
 8006b9c:	e014      	b.n	8006bc8 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	621a      	str	r2, [r3, #32]
        break;
 8006baa:	e014      	b.n	8006bd6 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a1b      	ldr	r3, [r3, #32]
 8006bb0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	621a      	str	r2, [r3, #32]
        break;
 8006bb8:	e00d      	b.n	8006bd6 <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	621a      	str	r2, [r3, #32]
        break;
 8006bc6:	e006      	b.n	8006bd6 <FMC_NORSRAM_Init+0x18a>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	621a      	str	r2, [r3, #32]
        break;
 8006bd4:	bf00      	nop
    }
  }

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	371c      	adds	r7, #28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	0008fb7f 	.word	0x0008fb7f

08006be8 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	1c5a      	adds	r2, r3, #1
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	021b      	lsls	r3, r3, #8
 8006c10:	431a      	orrs	r2, r3
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	079b      	lsls	r3, r3, #30
 8006c18:	431a      	orrs	r2, r3
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	041b      	lsls	r3, r3, #16
 8006c20:	431a      	orrs	r2, r3
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	051b      	lsls	r3, r3, #20
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	3b02      	subs	r3, #2
 8006c32:	061b      	lsls	r3, r3, #24
 8006c34:	ea42 0103 	orr.w	r1, r2, r3
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	69db      	ldr	r3, [r3, #28]
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	3201      	adds	r2, #1
 8006c40:	4319      	orrs	r1, r3
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c54:	d113      	bne.n	8006c7e <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006c5e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	3b01      	subs	r3, #1
 8006c66:	051b      	lsls	r3, r3, #20
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	371c      	adds	r7, #28
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
 8006c98:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ca0:	d121      	bne.n	8006ce6 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006caa:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	6819      	ldr	r1, [r3, #0]
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	4319      	orrs	r1, r3
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	021b      	lsls	r3, r3, #8
 8006cc0:	4319      	orrs	r1, r3
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	079b      	lsls	r3, r3, #30
 8006cc8:	4319      	orrs	r1, r3
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	4319      	orrs	r1, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	041b      	lsls	r3, r3, #16
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	ea42 0103 	orr.w	r1, r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006ce4:	e005      	b.n	8006cf2 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <LL_GPIO_SetPinMode>:
{
 8006d00:	b480      	push	{r7}
 8006d02:	b08b      	sub	sp, #44	@ 0x2c
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	fa93 f3a3 	rbit	r3, r3
 8006d1a:	613b      	str	r3, [r7, #16]
  return result;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006d26:	2320      	movs	r3, #32
 8006d28:	e003      	b.n	8006d32 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	fab3 f383 	clz	r3, r3
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	2103      	movs	r1, #3
 8006d36:	fa01 f303 	lsl.w	r3, r1, r3
 8006d3a:	43db      	mvns	r3, r3
 8006d3c:	401a      	ands	r2, r3
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	fa93 f3a3 	rbit	r3, r3
 8006d48:	61fb      	str	r3, [r7, #28]
  return result;
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006d54:	2320      	movs	r3, #32
 8006d56:	e003      	b.n	8006d60 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5a:	fab3 f383 	clz	r3, r3
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	6879      	ldr	r1, [r7, #4]
 8006d64:	fa01 f303 	lsl.w	r3, r1, r3
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	601a      	str	r2, [r3, #0]
}
 8006d6e:	bf00      	nop
 8006d70:	372c      	adds	r7, #44	@ 0x2c
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <LL_GPIO_SetPinOutputType>:
{
 8006d7a:	b480      	push	{r7}
 8006d7c:	b085      	sub	sp, #20
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	60f8      	str	r0, [r7, #12]
 8006d82:	60b9      	str	r1, [r7, #8]
 8006d84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	43db      	mvns	r3, r3
 8006d8e:	401a      	ands	r2, r3
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	6879      	ldr	r1, [r7, #4]
 8006d94:	fb01 f303 	mul.w	r3, r1, r3
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	605a      	str	r2, [r3, #4]
}
 8006d9e:	bf00      	nop
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <LL_GPIO_SetPinSpeed>:
{
 8006daa:	b480      	push	{r7}
 8006dac:	b08b      	sub	sp, #44	@ 0x2c
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	60f8      	str	r0, [r7, #12]
 8006db2:	60b9      	str	r1, [r7, #8]
 8006db4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	689a      	ldr	r2, [r3, #8]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	fa93 f3a3 	rbit	r3, r3
 8006dc4:	613b      	str	r3, [r7, #16]
  return result;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d101      	bne.n	8006dd4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006dd0:	2320      	movs	r3, #32
 8006dd2:	e003      	b.n	8006ddc <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	fab3 f383 	clz	r3, r3
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	005b      	lsls	r3, r3, #1
 8006dde:	2103      	movs	r1, #3
 8006de0:	fa01 f303 	lsl.w	r3, r1, r3
 8006de4:	43db      	mvns	r3, r3
 8006de6:	401a      	ands	r2, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	fa93 f3a3 	rbit	r3, r3
 8006df2:	61fb      	str	r3, [r7, #28]
  return result;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006dfe:	2320      	movs	r3, #32
 8006e00:	e003      	b.n	8006e0a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	fab3 f383 	clz	r3, r3
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e12:	431a      	orrs	r2, r3
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	609a      	str	r2, [r3, #8]
}
 8006e18:	bf00      	nop
 8006e1a:	372c      	adds	r7, #44	@ 0x2c
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <LL_GPIO_SetPinPull>:
{
 8006e24:	b480      	push	{r7}
 8006e26:	b08b      	sub	sp, #44	@ 0x2c
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	fa93 f3a3 	rbit	r3, r3
 8006e3e:	613b      	str	r3, [r7, #16]
  return result;
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006e4a:	2320      	movs	r3, #32
 8006e4c:	e003      	b.n	8006e56 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	fab3 f383 	clz	r3, r3
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	005b      	lsls	r3, r3, #1
 8006e58:	2103      	movs	r1, #3
 8006e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e5e:	43db      	mvns	r3, r3
 8006e60:	401a      	ands	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	fa93 f3a3 	rbit	r3, r3
 8006e6c:	61fb      	str	r3, [r7, #28]
  return result;
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8006e78:	2320      	movs	r3, #32
 8006e7a:	e003      	b.n	8006e84 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7e:	fab3 f383 	clz	r3, r3
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	6879      	ldr	r1, [r7, #4]
 8006e88:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	60da      	str	r2, [r3, #12]
}
 8006e92:	bf00      	nop
 8006e94:	372c      	adds	r7, #44	@ 0x2c
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <LL_GPIO_SetAFPin_0_7>:
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b08b      	sub	sp, #44	@ 0x2c
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	60f8      	str	r0, [r7, #12]
 8006ea6:	60b9      	str	r1, [r7, #8]
 8006ea8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a1a      	ldr	r2, [r3, #32]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	fa93 f3a3 	rbit	r3, r3
 8006eb8:	613b      	str	r3, [r7, #16]
  return result;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d101      	bne.n	8006ec8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8006ec4:	2320      	movs	r3, #32
 8006ec6:	e003      	b.n	8006ed0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	fab3 f383 	clz	r3, r3
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	210f      	movs	r1, #15
 8006ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	401a      	ands	r2, r3
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	fa93 f3a3 	rbit	r3, r3
 8006ee6:	61fb      	str	r3, [r7, #28]
  return result;
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006ef2:	2320      	movs	r3, #32
 8006ef4:	e003      	b.n	8006efe <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	fab3 f383 	clz	r3, r3
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	6879      	ldr	r1, [r7, #4]
 8006f02:	fa01 f303 	lsl.w	r3, r1, r3
 8006f06:	431a      	orrs	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	621a      	str	r2, [r3, #32]
}
 8006f0c:	bf00      	nop
 8006f0e:	372c      	adds	r7, #44	@ 0x2c
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <LL_GPIO_SetAFPin_8_15>:
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b08b      	sub	sp, #44	@ 0x2c
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	0a1b      	lsrs	r3, r3, #8
 8006f2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	fa93 f3a3 	rbit	r3, r3
 8006f34:	613b      	str	r3, [r7, #16]
  return result;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006f40:	2320      	movs	r3, #32
 8006f42:	e003      	b.n	8006f4c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	fab3 f383 	clz	r3, r3
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	210f      	movs	r1, #15
 8006f50:	fa01 f303 	lsl.w	r3, r1, r3
 8006f54:	43db      	mvns	r3, r3
 8006f56:	401a      	ands	r2, r3
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	0a1b      	lsrs	r3, r3, #8
 8006f5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	fa93 f3a3 	rbit	r3, r3
 8006f64:	61fb      	str	r3, [r7, #28]
  return result;
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8006f70:	2320      	movs	r3, #32
 8006f72:	e003      	b.n	8006f7c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8006f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f76:	fab3 f383 	clz	r3, r3
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	6879      	ldr	r1, [r7, #4]
 8006f80:	fa01 f303 	lsl.w	r3, r1, r3
 8006f84:	431a      	orrs	r2, r3
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006f8a:	bf00      	nop
 8006f8c:	372c      	adds	r7, #44	@ 0x2c
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr

08006f96 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b088      	sub	sp, #32
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
 8006f9e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	fa93 f3a3 	rbit	r3, r3
 8006fac:	60fb      	str	r3, [r7, #12]
  return result;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <LL_GPIO_Init+0x26>
    return 32U;
 8006fb8:	2320      	movs	r3, #32
 8006fba:	e003      	b.n	8006fc4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	fab3 f383 	clz	r3, r3
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006fc6:	e048      	b.n	800705a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	2101      	movs	r1, #1
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d03a      	beq.n	8007054 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d003      	beq.n	8006fee <LL_GPIO_Init+0x58>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d10e      	bne.n	800700c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	69b9      	ldr	r1, [r7, #24]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fed7 	bl	8006daa <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	6819      	ldr	r1, [r3, #0]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	461a      	mov	r2, r3
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff feb7 	bl	8006d7a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	461a      	mov	r2, r3
 8007012:	69b9      	ldr	r1, [r7, #24]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f7ff ff05 	bl	8006e24 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	2b02      	cmp	r3, #2
 8007020:	d111      	bne.n	8007046 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	2bff      	cmp	r3, #255	@ 0xff
 8007026:	d807      	bhi.n	8007038 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	695b      	ldr	r3, [r3, #20]
 800702c:	461a      	mov	r2, r3
 800702e:	69b9      	ldr	r1, [r7, #24]
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7ff ff34 	bl	8006e9e <LL_GPIO_SetAFPin_0_7>
 8007036:	e006      	b.n	8007046 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	461a      	mov	r2, r3
 800703e:	69b9      	ldr	r1, [r7, #24]
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7ff ff69 	bl	8006f18 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	461a      	mov	r2, r3
 800704c:	69b9      	ldr	r1, [r7, #24]
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff fe56 	bl	8006d00 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	3301      	adds	r3, #1
 8007058:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	fa22 f303 	lsr.w	r3, r2, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1af      	bne.n	8006fc8 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8007074:	b480      	push	{r7}
 8007076:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8007078:	4b07      	ldr	r3, [pc, #28]	@ (8007098 <LL_RCC_HSI_IsReady+0x24>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007084:	d101      	bne.n	800708a <LL_RCC_HSI_IsReady+0x16>
 8007086:	2301      	movs	r3, #1
 8007088:	e000      	b.n	800708c <LL_RCC_HSI_IsReady+0x18>
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	40021000 	.word	0x40021000

0800709c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80070a0:	4b07      	ldr	r3, [pc, #28]	@ (80070c0 <LL_RCC_LSE_IsReady+0x24>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d101      	bne.n	80070b2 <LL_RCC_LSE_IsReady+0x16>
 80070ae:	2301      	movs	r3, #1
 80070b0:	e000      	b.n	80070b4 <LL_RCC_LSE_IsReady+0x18>
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	40021000 	.word	0x40021000

080070c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80070c4:	b480      	push	{r7}
 80070c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80070c8:	4b04      	ldr	r3, [pc, #16]	@ (80070dc <LL_RCC_GetSysClkSource+0x18>)
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 030c 	and.w	r3, r3, #12
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40021000 	.word	0x40021000

080070e0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80070e0:	b480      	push	{r7}
 80070e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80070e4:	4b04      	ldr	r3, [pc, #16]	@ (80070f8 <LL_RCC_GetAHBPrescaler+0x18>)
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	40021000 	.word	0x40021000

080070fc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80070fc:	b480      	push	{r7}
 80070fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8007100:	4b04      	ldr	r3, [pc, #16]	@ (8007114 <LL_RCC_GetAPB1Prescaler+0x18>)
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8007108:	4618      	mov	r0, r3
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	40021000 	.word	0x40021000

08007118 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8007118:	b480      	push	{r7}
 800711a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800711c:	4b04      	ldr	r3, [pc, #16]	@ (8007130 <LL_RCC_GetAPB2Prescaler+0x18>)
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8007124:	4618      	mov	r0, r3
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40021000 	.word	0x40021000

08007134 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800713c:	4b06      	ldr	r3, [pc, #24]	@ (8007158 <LL_RCC_GetUSARTClockSource+0x24>)
 800713e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	401a      	ands	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	041b      	lsls	r3, r3, #16
 800714a:	4313      	orrs	r3, r2
}
 800714c:	4618      	mov	r0, r3
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	40021000 	.word	0x40021000

0800715c <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8007164:	4b06      	ldr	r3, [pc, #24]	@ (8007180 <LL_RCC_GetUARTClockSource+0x24>)
 8007166:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	401a      	ands	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	041b      	lsls	r3, r3, #16
 8007172:	4313      	orrs	r3, r2
}
 8007174:	4618      	mov	r0, r3
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	40021000 	.word	0x40021000

08007184 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8007184:	b480      	push	{r7}
 8007186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8007188:	4b04      	ldr	r3, [pc, #16]	@ (800719c <LL_RCC_PLL_GetMainSource+0x18>)
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	f003 0303 	and.w	r3, r3, #3
}
 8007190:	4618      	mov	r0, r3
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	40021000 	.word	0x40021000

080071a0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80071a0:	b480      	push	{r7}
 80071a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80071a4:	4b04      	ldr	r3, [pc, #16]	@ (80071b8 <LL_RCC_PLL_GetN+0x18>)
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	0a1b      	lsrs	r3, r3, #8
 80071aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	40021000 	.word	0x40021000

080071bc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80071c0:	4b04      	ldr	r3, [pc, #16]	@ (80071d4 <LL_RCC_PLL_GetR+0x18>)
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	40021000 	.word	0x40021000

080071d8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80071d8:	b480      	push	{r7}
 80071da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80071dc:	4b04      	ldr	r3, [pc, #16]	@ (80071f0 <LL_RCC_PLL_GetDivider+0x18>)
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	40021000 	.word	0x40021000

080071f4 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2b03      	cmp	r3, #3
 8007204:	d132      	bne.n	800726c <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff ff94 	bl	8007134 <LL_RCC_GetUSARTClockSource>
 800720c:	4603      	mov	r3, r0
 800720e:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8007212:	d016      	beq.n	8007242 <LL_RCC_GetUSARTClockFreq+0x4e>
 8007214:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8007218:	d81c      	bhi.n	8007254 <LL_RCC_GetUSARTClockFreq+0x60>
 800721a:	4a51      	ldr	r2, [pc, #324]	@ (8007360 <LL_RCC_GetUSARTClockFreq+0x16c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d003      	beq.n	8007228 <LL_RCC_GetUSARTClockFreq+0x34>
 8007220:	4a50      	ldr	r2, [pc, #320]	@ (8007364 <LL_RCC_GetUSARTClockFreq+0x170>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d004      	beq.n	8007230 <LL_RCC_GetUSARTClockFreq+0x3c>
 8007226:	e015      	b.n	8007254 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8007228:	f000 f92e 	bl	8007488 <RCC_GetSystemClockFreq>
 800722c:	60f8      	str	r0, [r7, #12]
        break;
 800722e:	e092      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8007230:	f7ff ff20 	bl	8007074 <LL_RCC_HSI_IsReady>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	f000 8082 	beq.w	8007340 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800723c:	4b4a      	ldr	r3, [pc, #296]	@ (8007368 <LL_RCC_GetUSARTClockFreq+0x174>)
 800723e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8007240:	e07e      	b.n	8007340 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8007242:	f7ff ff2b 	bl	800709c <LL_RCC_LSE_IsReady>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d07b      	beq.n	8007344 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800724c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007250:	60fb      	str	r3, [r7, #12]
        }
        break;
 8007252:	e077      	b.n	8007344 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8007254:	f000 f918 	bl	8007488 <RCC_GetSystemClockFreq>
 8007258:	4603      	mov	r3, r0
 800725a:	4618      	mov	r0, r3
 800725c:	f000 f93a 	bl	80074d4 <RCC_GetHCLKClockFreq>
 8007260:	4603      	mov	r3, r0
 8007262:	4618      	mov	r0, r3
 8007264:	f000 f964 	bl	8007530 <RCC_GetPCLK2ClockFreq>
 8007268:	60f8      	str	r0, [r7, #12]
        break;
 800726a:	e074      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b0c      	cmp	r3, #12
 8007270:	d131      	bne.n	80072d6 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7ff ff5e 	bl	8007134 <LL_RCC_GetUSARTClockSource>
 8007278:	4603      	mov	r3, r0
 800727a:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 800727e:	d015      	beq.n	80072ac <LL_RCC_GetUSARTClockFreq+0xb8>
 8007280:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8007284:	d81b      	bhi.n	80072be <LL_RCC_GetUSARTClockFreq+0xca>
 8007286:	4a39      	ldr	r2, [pc, #228]	@ (800736c <LL_RCC_GetUSARTClockFreq+0x178>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d003      	beq.n	8007294 <LL_RCC_GetUSARTClockFreq+0xa0>
 800728c:	4a38      	ldr	r2, [pc, #224]	@ (8007370 <LL_RCC_GetUSARTClockFreq+0x17c>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d004      	beq.n	800729c <LL_RCC_GetUSARTClockFreq+0xa8>
 8007292:	e014      	b.n	80072be <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8007294:	f000 f8f8 	bl	8007488 <RCC_GetSystemClockFreq>
 8007298:	60f8      	str	r0, [r7, #12]
        break;
 800729a:	e05c      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800729c:	f7ff feea 	bl	8007074 <LL_RCC_HSI_IsReady>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d050      	beq.n	8007348 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 80072a6:	4b30      	ldr	r3, [pc, #192]	@ (8007368 <LL_RCC_GetUSARTClockFreq+0x174>)
 80072a8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80072aa:	e04d      	b.n	8007348 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80072ac:	f7ff fef6 	bl	800709c <LL_RCC_LSE_IsReady>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d04a      	beq.n	800734c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 80072b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072ba:	60fb      	str	r3, [r7, #12]
        }
        break;
 80072bc:	e046      	b.n	800734c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80072be:	f000 f8e3 	bl	8007488 <RCC_GetSystemClockFreq>
 80072c2:	4603      	mov	r3, r0
 80072c4:	4618      	mov	r0, r3
 80072c6:	f000 f905 	bl	80074d4 <RCC_GetHCLKClockFreq>
 80072ca:	4603      	mov	r3, r0
 80072cc:	4618      	mov	r0, r3
 80072ce:	f000 f919 	bl	8007504 <RCC_GetPCLK1ClockFreq>
 80072d2:	60f8      	str	r0, [r7, #12]
        break;
 80072d4:	e03f      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2b30      	cmp	r3, #48	@ 0x30
 80072da:	d13c      	bne.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7ff ff29 	bl	8007134 <LL_RCC_GetUSARTClockSource>
 80072e2:	4603      	mov	r3, r0
 80072e4:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 80072e8:	d015      	beq.n	8007316 <LL_RCC_GetUSARTClockFreq+0x122>
 80072ea:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 80072ee:	d81b      	bhi.n	8007328 <LL_RCC_GetUSARTClockFreq+0x134>
 80072f0:	4a20      	ldr	r2, [pc, #128]	@ (8007374 <LL_RCC_GetUSARTClockFreq+0x180>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d003      	beq.n	80072fe <LL_RCC_GetUSARTClockFreq+0x10a>
 80072f6:	4a20      	ldr	r2, [pc, #128]	@ (8007378 <LL_RCC_GetUSARTClockFreq+0x184>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d004      	beq.n	8007306 <LL_RCC_GetUSARTClockFreq+0x112>
 80072fc:	e014      	b.n	8007328 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80072fe:	f000 f8c3 	bl	8007488 <RCC_GetSystemClockFreq>
 8007302:	60f8      	str	r0, [r7, #12]
          break;
 8007304:	e027      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8007306:	f7ff feb5 	bl	8007074 <LL_RCC_HSI_IsReady>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d01f      	beq.n	8007350 <LL_RCC_GetUSARTClockFreq+0x15c>
          {
            usart_frequency = HSI_VALUE;
 8007310:	4b15      	ldr	r3, [pc, #84]	@ (8007368 <LL_RCC_GetUSARTClockFreq+0x174>)
 8007312:	60fb      	str	r3, [r7, #12]
          }
          break;
 8007314:	e01c      	b.n	8007350 <LL_RCC_GetUSARTClockFreq+0x15c>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8007316:	f7ff fec1 	bl	800709c <LL_RCC_LSE_IsReady>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d019      	beq.n	8007354 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = LSE_VALUE;
 8007320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007324:	60fb      	str	r3, [r7, #12]
          }
          break;
 8007326:	e015      	b.n	8007354 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8007328:	f000 f8ae 	bl	8007488 <RCC_GetSystemClockFreq>
 800732c:	4603      	mov	r3, r0
 800732e:	4618      	mov	r0, r3
 8007330:	f000 f8d0 	bl	80074d4 <RCC_GetHCLKClockFreq>
 8007334:	4603      	mov	r3, r0
 8007336:	4618      	mov	r0, r3
 8007338:	f000 f8e4 	bl	8007504 <RCC_GetPCLK1ClockFreq>
 800733c:	60f8      	str	r0, [r7, #12]
          break;
 800733e:	e00a      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8007340:	bf00      	nop
 8007342:	e008      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8007344:	bf00      	nop
 8007346:	e006      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 8007348:	bf00      	nop
 800734a:	e004      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 800734c:	bf00      	nop
 800734e:	e002      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8007350:	bf00      	nop
 8007352:	e000      	b.n	8007356 <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 8007354:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 8007356:	68fb      	ldr	r3, [r7, #12]
}
 8007358:	4618      	mov	r0, r3
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}
 8007360:	00030001 	.word	0x00030001
 8007364:	00030002 	.word	0x00030002
 8007368:	00f42400 	.word	0x00f42400
 800736c:	000c0004 	.word	0x000c0004
 8007370:	000c0008 	.word	0x000c0008
 8007374:	00300010 	.word	0x00300010
 8007378:	00300020 	.word	0x00300020

0800737c <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8007384:	2300      	movs	r3, #0
 8007386:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2bc0      	cmp	r3, #192	@ 0xc0
 800738c:	d134      	bne.n	80073f8 <LL_RCC_GetUARTClockFreq+0x7c>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff fee4 	bl	800715c <LL_RCC_GetUARTClockSource>
 8007394:	4603      	mov	r3, r0
 8007396:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800739a:	d015      	beq.n	80073c8 <LL_RCC_GetUARTClockFreq+0x4c>
 800739c:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 80073a0:	d81b      	bhi.n	80073da <LL_RCC_GetUARTClockFreq+0x5e>
 80073a2:	4a34      	ldr	r2, [pc, #208]	@ (8007474 <LL_RCC_GetUARTClockFreq+0xf8>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d003      	beq.n	80073b0 <LL_RCC_GetUARTClockFreq+0x34>
 80073a8:	4a33      	ldr	r2, [pc, #204]	@ (8007478 <LL_RCC_GetUARTClockFreq+0xfc>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d004      	beq.n	80073b8 <LL_RCC_GetUARTClockFreq+0x3c>
 80073ae:	e014      	b.n	80073da <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80073b0:	f000 f86a 	bl	8007488 <RCC_GetSystemClockFreq>
 80073b4:	60f8      	str	r0, [r7, #12]
        break;
 80073b6:	e01f      	b.n	80073f8 <LL_RCC_GetUARTClockFreq+0x7c>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80073b8:	f7ff fe5c 	bl	8007074 <LL_RCC_HSI_IsReady>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d017      	beq.n	80073f2 <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = HSI_VALUE;
 80073c2:	4b2e      	ldr	r3, [pc, #184]	@ (800747c <LL_RCC_GetUARTClockFreq+0x100>)
 80073c4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80073c6:	e014      	b.n	80073f2 <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80073c8:	f7ff fe68 	bl	800709c <LL_RCC_LSE_IsReady>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d011      	beq.n	80073f6 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = LSE_VALUE;
 80073d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073d6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80073d8:	e00d      	b.n	80073f6 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80073da:	f000 f855 	bl	8007488 <RCC_GetSystemClockFreq>
 80073de:	4603      	mov	r3, r0
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 f877 	bl	80074d4 <RCC_GetHCLKClockFreq>
 80073e6:	4603      	mov	r3, r0
 80073e8:	4618      	mov	r0, r3
 80073ea:	f000 f88b 	bl	8007504 <RCC_GetPCLK1ClockFreq>
 80073ee:	60f8      	str	r0, [r7, #12]
        break;
 80073f0:	e002      	b.n	80073f8 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 80073f2:	bf00      	nop
 80073f4:	e000      	b.n	80073f8 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 80073f6:	bf00      	nop
    }
  }

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073fe:	d134      	bne.n	800746a <LL_RCC_GetUARTClockFreq+0xee>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7ff feab 	bl	800715c <LL_RCC_GetUARTClockSource>
 8007406:	4603      	mov	r3, r0
 8007408:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 800740c:	d015      	beq.n	800743a <LL_RCC_GetUARTClockFreq+0xbe>
 800740e:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8007412:	d81b      	bhi.n	800744c <LL_RCC_GetUARTClockFreq+0xd0>
 8007414:	4a1a      	ldr	r2, [pc, #104]	@ (8007480 <LL_RCC_GetUARTClockFreq+0x104>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d003      	beq.n	8007422 <LL_RCC_GetUARTClockFreq+0xa6>
 800741a:	4a1a      	ldr	r2, [pc, #104]	@ (8007484 <LL_RCC_GetUARTClockFreq+0x108>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d004      	beq.n	800742a <LL_RCC_GetUARTClockFreq+0xae>
 8007420:	e014      	b.n	800744c <LL_RCC_GetUARTClockFreq+0xd0>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8007422:	f000 f831 	bl	8007488 <RCC_GetSystemClockFreq>
 8007426:	60f8      	str	r0, [r7, #12]
        break;
 8007428:	e01f      	b.n	800746a <LL_RCC_GetUARTClockFreq+0xee>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800742a:	f7ff fe23 	bl	8007074 <LL_RCC_HSI_IsReady>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d017      	beq.n	8007464 <LL_RCC_GetUARTClockFreq+0xe8>
        {
          uart_frequency = HSI_VALUE;
 8007434:	4b11      	ldr	r3, [pc, #68]	@ (800747c <LL_RCC_GetUARTClockFreq+0x100>)
 8007436:	60fb      	str	r3, [r7, #12]
        }
        break;
 8007438:	e014      	b.n	8007464 <LL_RCC_GetUARTClockFreq+0xe8>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800743a:	f7ff fe2f 	bl	800709c <LL_RCC_LSE_IsReady>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d011      	beq.n	8007468 <LL_RCC_GetUARTClockFreq+0xec>
        {
          uart_frequency = LSE_VALUE;
 8007444:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007448:	60fb      	str	r3, [r7, #12]
        }
        break;
 800744a:	e00d      	b.n	8007468 <LL_RCC_GetUARTClockFreq+0xec>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800744c:	f000 f81c 	bl	8007488 <RCC_GetSystemClockFreq>
 8007450:	4603      	mov	r3, r0
 8007452:	4618      	mov	r0, r3
 8007454:	f000 f83e 	bl	80074d4 <RCC_GetHCLKClockFreq>
 8007458:	4603      	mov	r3, r0
 800745a:	4618      	mov	r0, r3
 800745c:	f000 f852 	bl	8007504 <RCC_GetPCLK1ClockFreq>
 8007460:	60f8      	str	r0, [r7, #12]
        break;
 8007462:	e002      	b.n	800746a <LL_RCC_GetUARTClockFreq+0xee>
        break;
 8007464:	bf00      	nop
 8007466:	e000      	b.n	800746a <LL_RCC_GetUARTClockFreq+0xee>
        break;
 8007468:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800746a:	68fb      	ldr	r3, [r7, #12]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	00c00040 	.word	0x00c00040
 8007478:	00c00080 	.word	0x00c00080
 800747c:	00f42400 	.word	0x00f42400
 8007480:	03000100 	.word	0x03000100
 8007484:	03000200 	.word	0x03000200

08007488 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800748e:	f7ff fe19 	bl	80070c4 <LL_RCC_GetSysClkSource>
 8007492:	4603      	mov	r3, r0
 8007494:	2b0c      	cmp	r3, #12
 8007496:	d00c      	beq.n	80074b2 <RCC_GetSystemClockFreq+0x2a>
 8007498:	2b0c      	cmp	r3, #12
 800749a:	d80e      	bhi.n	80074ba <RCC_GetSystemClockFreq+0x32>
 800749c:	2b04      	cmp	r3, #4
 800749e:	d002      	beq.n	80074a6 <RCC_GetSystemClockFreq+0x1e>
 80074a0:	2b08      	cmp	r3, #8
 80074a2:	d003      	beq.n	80074ac <RCC_GetSystemClockFreq+0x24>
 80074a4:	e009      	b.n	80074ba <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80074a6:	4b09      	ldr	r3, [pc, #36]	@ (80074cc <RCC_GetSystemClockFreq+0x44>)
 80074a8:	607b      	str	r3, [r7, #4]
      break;
 80074aa:	e009      	b.n	80074c0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80074ac:	4b08      	ldr	r3, [pc, #32]	@ (80074d0 <RCC_GetSystemClockFreq+0x48>)
 80074ae:	607b      	str	r3, [r7, #4]
      break;
 80074b0:	e006      	b.n	80074c0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80074b2:	f000 f853 	bl	800755c <RCC_PLL_GetFreqDomain_SYS>
 80074b6:	6078      	str	r0, [r7, #4]
      break;
 80074b8:	e002      	b.n	80074c0 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 80074ba:	4b04      	ldr	r3, [pc, #16]	@ (80074cc <RCC_GetSystemClockFreq+0x44>)
 80074bc:	607b      	str	r3, [r7, #4]
      break;
 80074be:	bf00      	nop
  }

  return frequency;
 80074c0:	687b      	ldr	r3, [r7, #4]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	00f42400 	.word	0x00f42400
 80074d0:	007a1200 	.word	0x007a1200

080074d4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80074dc:	f7ff fe00 	bl	80070e0 <LL_RCC_GetAHBPrescaler>
 80074e0:	4603      	mov	r3, r0
 80074e2:	091b      	lsrs	r3, r3, #4
 80074e4:	f003 030f 	and.w	r3, r3, #15
 80074e8:	4a05      	ldr	r2, [pc, #20]	@ (8007500 <RCC_GetHCLKClockFreq+0x2c>)
 80074ea:	5cd3      	ldrb	r3, [r2, r3]
 80074ec:	f003 031f 	and.w	r3, r3, #31
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3708      	adds	r7, #8
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	080501f8 	.word	0x080501f8

08007504 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800750c:	f7ff fdf6 	bl	80070fc <LL_RCC_GetAPB1Prescaler>
 8007510:	4603      	mov	r3, r0
 8007512:	0a1b      	lsrs	r3, r3, #8
 8007514:	4a05      	ldr	r2, [pc, #20]	@ (800752c <RCC_GetPCLK1ClockFreq+0x28>)
 8007516:	5cd3      	ldrb	r3, [r2, r3]
 8007518:	f003 031f 	and.w	r3, r3, #31
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007522:	4618      	mov	r0, r3
 8007524:	3708      	adds	r7, #8
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	08050208 	.word	0x08050208

08007530 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8007538:	f7ff fdee 	bl	8007118 <LL_RCC_GetAPB2Prescaler>
 800753c:	4603      	mov	r3, r0
 800753e:	0adb      	lsrs	r3, r3, #11
 8007540:	4a05      	ldr	r2, [pc, #20]	@ (8007558 <RCC_GetPCLK2ClockFreq+0x28>)
 8007542:	5cd3      	ldrb	r3, [r2, r3]
 8007544:	f003 031f 	and.w	r3, r3, #31
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800754e:	4618      	mov	r0, r3
 8007550:	3708      	adds	r7, #8
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	08050208 	.word	0x08050208

0800755c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800755c:	b590      	push	{r4, r7, lr}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8007562:	f7ff fe0f 	bl	8007184 <LL_RCC_PLL_GetMainSource>
 8007566:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d003      	beq.n	8007576 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b03      	cmp	r3, #3
 8007572:	d003      	beq.n	800757c <RCC_PLL_GetFreqDomain_SYS+0x20>
 8007574:	e005      	b.n	8007582 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8007576:	4b11      	ldr	r3, [pc, #68]	@ (80075bc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8007578:	607b      	str	r3, [r7, #4]
      break;
 800757a:	e005      	b.n	8007588 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800757c:	4b10      	ldr	r3, [pc, #64]	@ (80075c0 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800757e:	607b      	str	r3, [r7, #4]
      break;
 8007580:	e002      	b.n	8007588 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8007582:	4b0e      	ldr	r3, [pc, #56]	@ (80075bc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8007584:	607b      	str	r3, [r7, #4]
      break;
 8007586:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8007588:	f7ff fe0a 	bl	80071a0 <LL_RCC_PLL_GetN>
 800758c:	4602      	mov	r2, r0
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	fb03 f402 	mul.w	r4, r3, r2
 8007594:	f7ff fe20 	bl	80071d8 <LL_RCC_PLL_GetDivider>
 8007598:	4603      	mov	r3, r0
 800759a:	091b      	lsrs	r3, r3, #4
 800759c:	3301      	adds	r3, #1
 800759e:	fbb4 f4f3 	udiv	r4, r4, r3
 80075a2:	f7ff fe0b 	bl	80071bc <LL_RCC_PLL_GetR>
 80075a6:	4603      	mov	r3, r0
 80075a8:	0e5b      	lsrs	r3, r3, #25
 80075aa:	3301      	adds	r3, #1
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	370c      	adds	r7, #12
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd90      	pop	{r4, r7, pc}
 80075ba:	bf00      	nop
 80075bc:	00f42400 	.word	0x00f42400
 80075c0:	007a1200 	.word	0x007a1200

080075c4 <LL_TIM_SetPrescaler>:
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	683a      	ldr	r2, [r7, #0]
 80075d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <LL_TIM_SetAutoReload>:
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <LL_TIM_SetRepetitionCounter>:
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <LL_TIM_OC_SetCompareCH1>:
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	683a      	ldr	r2, [r7, #0]
 8007626:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8007628:	bf00      	nop
 800762a:	370c      	adds	r7, #12
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr

08007634 <LL_TIM_OC_SetCompareCH2>:
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <LL_TIM_OC_SetCompareCH3>:
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <LL_TIM_OC_SetCompareCH4>:
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	683a      	ldr	r2, [r7, #0]
 800767a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <LL_TIM_OC_SetCompareCH5>:
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <LL_TIM_OC_SetCompareCH6>:
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	f043 0201 	orr.w	r2, r3, #1
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	615a      	str	r2, [r3, #20]
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a43      	ldr	r2, [pc, #268]	@ (8007804 <LL_TIM_Init+0x120>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d017      	beq.n	800772c <LL_TIM_Init+0x48>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007702:	d013      	beq.n	800772c <LL_TIM_Init+0x48>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a40      	ldr	r2, [pc, #256]	@ (8007808 <LL_TIM_Init+0x124>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d00f      	beq.n	800772c <LL_TIM_Init+0x48>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a3f      	ldr	r2, [pc, #252]	@ (800780c <LL_TIM_Init+0x128>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00b      	beq.n	800772c <LL_TIM_Init+0x48>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a3e      	ldr	r2, [pc, #248]	@ (8007810 <LL_TIM_Init+0x12c>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d007      	beq.n	800772c <LL_TIM_Init+0x48>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a3d      	ldr	r2, [pc, #244]	@ (8007814 <LL_TIM_Init+0x130>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d003      	beq.n	800772c <LL_TIM_Init+0x48>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a3c      	ldr	r2, [pc, #240]	@ (8007818 <LL_TIM_Init+0x134>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d106      	bne.n	800773a <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a31      	ldr	r2, [pc, #196]	@ (8007804 <LL_TIM_Init+0x120>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d023      	beq.n	800778a <LL_TIM_Init+0xa6>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007748:	d01f      	beq.n	800778a <LL_TIM_Init+0xa6>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a2e      	ldr	r2, [pc, #184]	@ (8007808 <LL_TIM_Init+0x124>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d01b      	beq.n	800778a <LL_TIM_Init+0xa6>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a2d      	ldr	r2, [pc, #180]	@ (800780c <LL_TIM_Init+0x128>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d017      	beq.n	800778a <LL_TIM_Init+0xa6>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a2c      	ldr	r2, [pc, #176]	@ (8007810 <LL_TIM_Init+0x12c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d013      	beq.n	800778a <LL_TIM_Init+0xa6>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a2b      	ldr	r2, [pc, #172]	@ (8007814 <LL_TIM_Init+0x130>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d00f      	beq.n	800778a <LL_TIM_Init+0xa6>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a2b      	ldr	r2, [pc, #172]	@ (800781c <LL_TIM_Init+0x138>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d00b      	beq.n	800778a <LL_TIM_Init+0xa6>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a2a      	ldr	r2, [pc, #168]	@ (8007820 <LL_TIM_Init+0x13c>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d007      	beq.n	800778a <LL_TIM_Init+0xa6>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a29      	ldr	r2, [pc, #164]	@ (8007824 <LL_TIM_Init+0x140>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d003      	beq.n	800778a <LL_TIM_Init+0xa6>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a24      	ldr	r2, [pc, #144]	@ (8007818 <LL_TIM_Init+0x134>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d106      	bne.n	8007798 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	4619      	mov	r1, r3
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7ff ff1b 	bl	80075e0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	4619      	mov	r1, r3
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f7ff ff07 	bl	80075c4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a12      	ldr	r2, [pc, #72]	@ (8007804 <LL_TIM_Init+0x120>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d013      	beq.n	80077e6 <LL_TIM_Init+0x102>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a14      	ldr	r2, [pc, #80]	@ (8007814 <LL_TIM_Init+0x130>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d00f      	beq.n	80077e6 <LL_TIM_Init+0x102>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a14      	ldr	r2, [pc, #80]	@ (800781c <LL_TIM_Init+0x138>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d00b      	beq.n	80077e6 <LL_TIM_Init+0x102>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a13      	ldr	r2, [pc, #76]	@ (8007820 <LL_TIM_Init+0x13c>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d007      	beq.n	80077e6 <LL_TIM_Init+0x102>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a12      	ldr	r2, [pc, #72]	@ (8007824 <LL_TIM_Init+0x140>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d003      	beq.n	80077e6 <LL_TIM_Init+0x102>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a0d      	ldr	r2, [pc, #52]	@ (8007818 <LL_TIM_Init+0x134>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d105      	bne.n	80077f2 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	4619      	mov	r1, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff ff05 	bl	80075fc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7ff ff66 	bl	80076c4 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3710      	adds	r7, #16
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	40012c00 	.word	0x40012c00
 8007808:	40000400 	.word	0x40000400
 800780c:	40000800 	.word	0x40000800
 8007810:	40000c00 	.word	0x40000c00
 8007814:	40013400 	.word	0x40013400
 8007818:	40015000 	.word	0x40015000
 800781c:	40014000 	.word	0x40014000
 8007820:	40014400 	.word	0x40014400
 8007824:	40014800 	.word	0x40014800

08007828 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800783e:	d045      	beq.n	80078cc <LL_TIM_OC_Init+0xa4>
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007846:	d848      	bhi.n	80078da <LL_TIM_OC_Init+0xb2>
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800784e:	d036      	beq.n	80078be <LL_TIM_OC_Init+0x96>
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007856:	d840      	bhi.n	80078da <LL_TIM_OC_Init+0xb2>
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800785e:	d027      	beq.n	80078b0 <LL_TIM_OC_Init+0x88>
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007866:	d838      	bhi.n	80078da <LL_TIM_OC_Init+0xb2>
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800786e:	d018      	beq.n	80078a2 <LL_TIM_OC_Init+0x7a>
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007876:	d830      	bhi.n	80078da <LL_TIM_OC_Init+0xb2>
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d003      	beq.n	8007886 <LL_TIM_OC_Init+0x5e>
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2b10      	cmp	r3, #16
 8007882:	d007      	beq.n	8007894 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8007884:	e029      	b.n	80078da <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007886:	6879      	ldr	r1, [r7, #4]
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 f82d 	bl	80078e8 <OC1Config>
 800788e:	4603      	mov	r3, r0
 8007890:	75fb      	strb	r3, [r7, #23]
      break;
 8007892:	e023      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f000 f8ac 	bl	80079f4 <OC2Config>
 800789c:	4603      	mov	r3, r0
 800789e:	75fb      	strb	r3, [r7, #23]
      break;
 80078a0:	e01c      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80078a2:	6879      	ldr	r1, [r7, #4]
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 f92f 	bl	8007b08 <OC3Config>
 80078aa:	4603      	mov	r3, r0
 80078ac:	75fb      	strb	r3, [r7, #23]
      break;
 80078ae:	e015      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f9b2 	bl	8007c1c <OC4Config>
 80078b8:	4603      	mov	r3, r0
 80078ba:	75fb      	strb	r3, [r7, #23]
      break;
 80078bc:	e00e      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80078be:	6879      	ldr	r1, [r7, #4]
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f000 fa35 	bl	8007d30 <OC5Config>
 80078c6:	4603      	mov	r3, r0
 80078c8:	75fb      	strb	r3, [r7, #23]
      break;
 80078ca:	e007      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80078cc:	6879      	ldr	r1, [r7, #4]
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 fa98 	bl	8007e04 <OC6Config>
 80078d4:	4603      	mov	r3, r0
 80078d6:	75fb      	strb	r3, [r7, #23]
      break;
 80078d8:	e000      	b.n	80078dc <LL_TIM_OC_Init+0xb4>
      break;
 80078da:	bf00      	nop
  }

  return result;
 80078dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3718      	adds	r7, #24
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
	...

080078e8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	f023 0201 	bic.w	r2, r3, #1
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f023 0303 	bic.w	r3, r3, #3
 8007916:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800791e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007922:	683a      	ldr	r2, [r7, #0]
 8007924:	6812      	ldr	r2, [r2, #0]
 8007926:	4313      	orrs	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f023 0202 	bic.w	r2, r3, #2
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f023 0201 	bic.w	r2, r3, #1
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	4313      	orrs	r3, r2
 8007944:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a24      	ldr	r2, [pc, #144]	@ (80079dc <OC1Config+0xf4>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d013      	beq.n	8007976 <OC1Config+0x8e>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a23      	ldr	r2, [pc, #140]	@ (80079e0 <OC1Config+0xf8>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d00f      	beq.n	8007976 <OC1Config+0x8e>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a22      	ldr	r2, [pc, #136]	@ (80079e4 <OC1Config+0xfc>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d00b      	beq.n	8007976 <OC1Config+0x8e>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a21      	ldr	r2, [pc, #132]	@ (80079e8 <OC1Config+0x100>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d007      	beq.n	8007976 <OC1Config+0x8e>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a20      	ldr	r2, [pc, #128]	@ (80079ec <OC1Config+0x104>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d003      	beq.n	8007976 <OC1Config+0x8e>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a1f      	ldr	r2, [pc, #124]	@ (80079f0 <OC1Config+0x108>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d11e      	bne.n	80079b4 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f023 0208 	bic.w	r2, r3, #8
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4313      	orrs	r3, r2
 8007984:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	f023 0204 	bic.w	r2, r3, #4
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	69db      	ldr	r3, [r3, #28]
 80079ae:	005b      	lsls	r3, r3, #1
 80079b0:	4313      	orrs	r3, r2
 80079b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	693a      	ldr	r2, [r7, #16]
 80079b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	4619      	mov	r1, r3
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7ff fe26 	bl	8007618 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3718      	adds	r7, #24
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	40012c00 	.word	0x40012c00
 80079e0:	40013400 	.word	0x40013400
 80079e4:	40014000 	.word	0x40014000
 80079e8:	40014400 	.word	0x40014400
 80079ec:	40014800 	.word	0x40014800
 80079f0:	40015000 	.word	0x40015000

080079f4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	f023 0210 	bic.w	r2, r3, #16
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	6812      	ldr	r2, [r2, #0]
 8007a32:	0212      	lsls	r2, r2, #8
 8007a34:	4313      	orrs	r3, r2
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f023 0220 	bic.w	r2, r3, #32
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	011b      	lsls	r3, r3, #4
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 0210 	bic.w	r2, r3, #16
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	011b      	lsls	r3, r3, #4
 8007a54:	4313      	orrs	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a25      	ldr	r2, [pc, #148]	@ (8007af0 <OC2Config+0xfc>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d013      	beq.n	8007a88 <OC2Config+0x94>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a24      	ldr	r2, [pc, #144]	@ (8007af4 <OC2Config+0x100>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d00f      	beq.n	8007a88 <OC2Config+0x94>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a23      	ldr	r2, [pc, #140]	@ (8007af8 <OC2Config+0x104>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d00b      	beq.n	8007a88 <OC2Config+0x94>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a22      	ldr	r2, [pc, #136]	@ (8007afc <OC2Config+0x108>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d007      	beq.n	8007a88 <OC2Config+0x94>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a21      	ldr	r2, [pc, #132]	@ (8007b00 <OC2Config+0x10c>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d003      	beq.n	8007a88 <OC2Config+0x94>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a20      	ldr	r2, [pc, #128]	@ (8007b04 <OC2Config+0x110>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d11f      	bne.n	8007ac8 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	019b      	lsls	r3, r3, #6
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	019b      	lsls	r3, r3, #6
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	00db      	lsls	r3, r3, #3
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	4619      	mov	r1, r3
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7ff fdaa 	bl	8007634 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	40012c00 	.word	0x40012c00
 8007af4:	40013400 	.word	0x40013400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40014400 	.word	0x40014400
 8007b00:	40014800 	.word	0x40014800
 8007b04:	40015000 	.word	0x40015000

08007b08 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a1b      	ldr	r3, [r3, #32]
 8007b16:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f023 0303 	bic.w	r3, r3, #3
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	6812      	ldr	r2, [r2, #0]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	021b      	lsls	r3, r3, #8
 8007b56:	4313      	orrs	r3, r2
 8007b58:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a25      	ldr	r2, [pc, #148]	@ (8007c04 <OC3Config+0xfc>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d013      	beq.n	8007b9a <OC3Config+0x92>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a24      	ldr	r2, [pc, #144]	@ (8007c08 <OC3Config+0x100>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00f      	beq.n	8007b9a <OC3Config+0x92>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a23      	ldr	r2, [pc, #140]	@ (8007c0c <OC3Config+0x104>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00b      	beq.n	8007b9a <OC3Config+0x92>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a22      	ldr	r2, [pc, #136]	@ (8007c10 <OC3Config+0x108>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d007      	beq.n	8007b9a <OC3Config+0x92>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a21      	ldr	r2, [pc, #132]	@ (8007c14 <OC3Config+0x10c>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d003      	beq.n	8007b9a <OC3Config+0x92>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a20      	ldr	r2, [pc, #128]	@ (8007c18 <OC3Config+0x110>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d11f      	bne.n	8007bda <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	695b      	ldr	r3, [r3, #20]
 8007ba4:	029b      	lsls	r3, r3, #10
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	029b      	lsls	r3, r3, #10
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	011b      	lsls	r3, r3, #4
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	015b      	lsls	r3, r3, #5
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	4619      	mov	r1, r3
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f7ff fd2f 	bl	8007650 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3718      	adds	r7, #24
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	40012c00 	.word	0x40012c00
 8007c08:	40013400 	.word	0x40013400
 8007c0c:	40014000 	.word	0x40014000
 8007c10:	40014400 	.word	0x40014400
 8007c14:	40014800 	.word	0x40014800
 8007c18:	40015000 	.word	0x40015000

08007c1c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b086      	sub	sp, #24
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
 8007c2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	6812      	ldr	r2, [r2, #0]
 8007c5a:	0212      	lsls	r2, r2, #8
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	031b      	lsls	r3, r3, #12
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	031b      	lsls	r3, r3, #12
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4a25      	ldr	r2, [pc, #148]	@ (8007d18 <OC4Config+0xfc>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d013      	beq.n	8007cb0 <OC4Config+0x94>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	4a24      	ldr	r2, [pc, #144]	@ (8007d1c <OC4Config+0x100>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d00f      	beq.n	8007cb0 <OC4Config+0x94>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a23      	ldr	r2, [pc, #140]	@ (8007d20 <OC4Config+0x104>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d00b      	beq.n	8007cb0 <OC4Config+0x94>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a22      	ldr	r2, [pc, #136]	@ (8007d24 <OC4Config+0x108>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d007      	beq.n	8007cb0 <OC4Config+0x94>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a21      	ldr	r2, [pc, #132]	@ (8007d28 <OC4Config+0x10c>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d003      	beq.n	8007cb0 <OC4Config+0x94>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a20      	ldr	r2, [pc, #128]	@ (8007d2c <OC4Config+0x110>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d11f      	bne.n	8007cf0 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	039b      	lsls	r3, r3, #14
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	039b      	lsls	r3, r3, #14
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	699b      	ldr	r3, [r3, #24]
 8007cda:	019b      	lsls	r3, r3, #6
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	69db      	ldr	r3, [r3, #28]
 8007cea:	01db      	lsls	r3, r3, #7
 8007cec:	4313      	orrs	r3, r2
 8007cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	4619      	mov	r1, r3
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7ff fcb2 	bl	800766c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3718      	adds	r7, #24
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	40012c00 	.word	0x40012c00
 8007d1c:	40013400 	.word	0x40013400
 8007d20:	40014000 	.word	0x40014000
 8007d24:	40014400 	.word	0x40014400
 8007d28:	40014800 	.word	0x40014800
 8007d2c:	40015000 	.word	0x40015000

08007d30 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a1b      	ldr	r3, [r3, #32]
 8007d3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d50:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	041b      	lsls	r3, r3, #16
 8007d70:	4313      	orrs	r3, r2
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	041b      	lsls	r3, r3, #16
 8007d80:	4313      	orrs	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a19      	ldr	r2, [pc, #100]	@ (8007dec <OC5Config+0xbc>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d013      	beq.n	8007db4 <OC5Config+0x84>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a18      	ldr	r2, [pc, #96]	@ (8007df0 <OC5Config+0xc0>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d00f      	beq.n	8007db4 <OC5Config+0x84>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a17      	ldr	r2, [pc, #92]	@ (8007df4 <OC5Config+0xc4>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d00b      	beq.n	8007db4 <OC5Config+0x84>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a16      	ldr	r2, [pc, #88]	@ (8007df8 <OC5Config+0xc8>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d007      	beq.n	8007db4 <OC5Config+0x84>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4a15      	ldr	r2, [pc, #84]	@ (8007dfc <OC5Config+0xcc>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d003      	beq.n	8007db4 <OC5Config+0x84>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a14      	ldr	r2, [pc, #80]	@ (8007e00 <OC5Config+0xd0>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d109      	bne.n	8007dc8 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	699b      	ldr	r3, [r3, #24]
 8007dc0:	021b      	lsls	r3, r3, #8
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff fc57 	bl	8007688 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	40012c00 	.word	0x40012c00
 8007df0:	40013400 	.word	0x40013400
 8007df4:	40014000 	.word	0x40014000
 8007df8:	40014400 	.word	0x40014400
 8007dfc:	40014800 	.word	0x40014800
 8007e00:	40015000 	.word	0x40015000

08007e04 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6a1b      	ldr	r3, [r3, #32]
 8007e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e24:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	6812      	ldr	r2, [r2, #0]
 8007e34:	0212      	lsls	r2, r2, #8
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	051b      	lsls	r3, r3, #20
 8007e46:	4313      	orrs	r3, r2
 8007e48:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	051b      	lsls	r3, r3, #20
 8007e56:	4313      	orrs	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a18      	ldr	r2, [pc, #96]	@ (8007ec0 <OC6Config+0xbc>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d013      	beq.n	8007e8a <OC6Config+0x86>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a17      	ldr	r2, [pc, #92]	@ (8007ec4 <OC6Config+0xc0>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d00f      	beq.n	8007e8a <OC6Config+0x86>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a16      	ldr	r2, [pc, #88]	@ (8007ec8 <OC6Config+0xc4>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d00b      	beq.n	8007e8a <OC6Config+0x86>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a15      	ldr	r2, [pc, #84]	@ (8007ecc <OC6Config+0xc8>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d007      	beq.n	8007e8a <OC6Config+0x86>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a14      	ldr	r2, [pc, #80]	@ (8007ed0 <OC6Config+0xcc>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d003      	beq.n	8007e8a <OC6Config+0x86>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a13      	ldr	r2, [pc, #76]	@ (8007ed4 <OC6Config+0xd0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d109      	bne.n	8007e9e <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	029b      	lsls	r3, r3, #10
 8007e98:	431a      	orrs	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f7ff fbfc 	bl	80076a8 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3710      	adds	r7, #16
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	40012c00 	.word	0x40012c00
 8007ec4:	40013400 	.word	0x40013400
 8007ec8:	40014000 	.word	0x40014000
 8007ecc:	40014400 	.word	0x40014400
 8007ed0:	40014800 	.word	0x40014800
 8007ed4:	40015000 	.word	0x40015000

08007ed8 <LL_USART_IsEnabled>:
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 0301 	and.w	r3, r3, #1
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d101      	bne.n	8007ef0 <LL_USART_IsEnabled+0x18>
 8007eec:	2301      	movs	r3, #1
 8007eee:	e000      	b.n	8007ef2 <LL_USART_IsEnabled+0x1a>
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <LL_USART_SetPrescaler>:
{
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0c:	f023 030f 	bic.w	r3, r3, #15
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	b292      	uxth	r2, r2
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007f1a:	bf00      	nop
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <LL_USART_SetStopBitsLength>:
{
 8007f26:	b480      	push	{r7}
 8007f28:	b083      	sub	sp, #12
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
 8007f2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	431a      	orrs	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	605a      	str	r2, [r3, #4]
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <LL_USART_SetHWFlowCtrl>:
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	431a      	orrs	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	609a      	str	r2, [r3, #8]
}
 8007f66:	bf00      	nop
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
	...

08007f74 <LL_USART_SetBaudRate>:
{
 8007f74:	b480      	push	{r7}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2b0b      	cmp	r3, #11
 8007f86:	d83c      	bhi.n	8008002 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d039      	beq.n	8008002 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f94:	d122      	bne.n	8007fdc <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8008010 <LL_USART_SetBaudRate+0x9c>)
 8007f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa8:	005a      	lsls	r2, r3, #1
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	085b      	lsrs	r3, r3, #1
 8007fae:	441a      	add	r2, r3
 8007fb0:	6a3b      	ldr	r3, [r7, #32]
 8007fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8007fba:	697a      	ldr	r2, [r7, #20]
 8007fbc:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	085b      	lsrs	r3, r3, #1
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	f003 0307 	and.w	r3, r3, #7
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	60da      	str	r2, [r3, #12]
}
 8007fda:	e012      	b.n	8008002 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8008010 <LL_USART_SetBaudRate+0x9c>)
 8007fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	085b      	lsrs	r3, r3, #1
 8007ff2:	441a      	add	r2, r3
 8007ff4:	6a3b      	ldr	r3, [r7, #32]
 8007ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	60da      	str	r2, [r3, #12]
}
 8008002:	bf00      	nop
 8008004:	371c      	adds	r7, #28
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr
 800800e:	bf00      	nop
 8008010:	08050210 	.word	0x08050210

08008014 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af02      	add	r7, sp, #8
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8008022:	2300      	movs	r3, #0
 8008024:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f7ff ff56 	bl	8007ed8 <LL_USART_IsEnabled>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d165      	bne.n	80080fe <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	4b34      	ldr	r3, [pc, #208]	@ (8008108 <LL_USART_Init+0xf4>)
 8008038:	4013      	ands	r3, r2
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	6891      	ldr	r1, [r2, #8]
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	6912      	ldr	r2, [r2, #16]
 8008042:	4311      	orrs	r1, r2
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	6952      	ldr	r2, [r2, #20]
 8008048:	4311      	orrs	r1, r2
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	69d2      	ldr	r2, [r2, #28]
 800804e:	430a      	orrs	r2, r1
 8008050:	431a      	orrs	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f7ff ff62 	bl	8007f26 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	4619      	mov	r1, r3
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff ff6f 	bl	8007f4c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a26      	ldr	r2, [pc, #152]	@ (800810c <LL_USART_Init+0xf8>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d104      	bne.n	8008080 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8008076:	2003      	movs	r0, #3
 8008078:	f7ff f8bc 	bl	80071f4 <LL_RCC_GetUSARTClockFreq>
 800807c:	60b8      	str	r0, [r7, #8]
 800807e:	e023      	b.n	80080c8 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a23      	ldr	r2, [pc, #140]	@ (8008110 <LL_USART_Init+0xfc>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d104      	bne.n	8008092 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8008088:	200c      	movs	r0, #12
 800808a:	f7ff f8b3 	bl	80071f4 <LL_RCC_GetUSARTClockFreq>
 800808e:	60b8      	str	r0, [r7, #8]
 8008090:	e01a      	b.n	80080c8 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a1f      	ldr	r2, [pc, #124]	@ (8008114 <LL_USART_Init+0x100>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d104      	bne.n	80080a4 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800809a:	2030      	movs	r0, #48	@ 0x30
 800809c:	f7ff f8aa 	bl	80071f4 <LL_RCC_GetUSARTClockFreq>
 80080a0:	60b8      	str	r0, [r7, #8]
 80080a2:	e011      	b.n	80080c8 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a1c      	ldr	r2, [pc, #112]	@ (8008118 <LL_USART_Init+0x104>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d104      	bne.n	80080b6 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80080ac:	20c0      	movs	r0, #192	@ 0xc0
 80080ae:	f7ff f965 	bl	800737c <LL_RCC_GetUARTClockFreq>
 80080b2:	60b8      	str	r0, [r7, #8]
 80080b4:	e008      	b.n	80080c8 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a18      	ldr	r2, [pc, #96]	@ (800811c <LL_USART_Init+0x108>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d104      	bne.n	80080c8 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80080be:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80080c2:	f7ff f95b 	bl	800737c <LL_RCC_GetUARTClockFreq>
 80080c6:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d011      	beq.n	80080f2 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00d      	beq.n	80080f2 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 80080d6:	2300      	movs	r3, #0
 80080d8:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	69d9      	ldr	r1, [r3, #28]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	9300      	str	r3, [sp, #0]
 80080e8:	460b      	mov	r3, r1
 80080ea:	68b9      	ldr	r1, [r7, #8]
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7ff ff41 	bl	8007f74 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4619      	mov	r1, r3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7ff ff00 	bl	8007efe <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	efff69f3 	.word	0xefff69f3
 800810c:	40013800 	.word	0x40013800
 8008110:	40004400 	.word	0x40004400
 8008114:	40004800 	.word	0x40004800
 8008118:	40004c00 	.word	0x40004c00
 800811c:	40005000 	.word	0x40005000

08008120 <LL_GPIO_SetOutputPin>:
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	683a      	ldr	r2, [r7, #0]
 800812e:	619a      	str	r2, [r3, #24]
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <LL_GPIO_ResetOutputPin>:
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	683a      	ldr	r2, [r7, #0]
 800814a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se doloi zaetno stanje LEDic.
void LED_init(void)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 800815c:	4b1a      	ldr	r3, [pc, #104]	@ (80081c8 <LED_init+0x70>)
 800815e:	2204      	movs	r2, #4
 8008160:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 8008162:	4b19      	ldr	r3, [pc, #100]	@ (80081c8 <LED_init+0x70>)
 8008164:	4a19      	ldr	r2, [pc, #100]	@ (80081cc <LED_init+0x74>)
 8008166:	601a      	str	r2, [r3, #0]

		// DOPOLNI

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8008168:	4b17      	ldr	r3, [pc, #92]	@ (80081c8 <LED_init+0x70>)
 800816a:	2208      	movs	r2, #8
 800816c:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 800816e:	4b16      	ldr	r3, [pc, #88]	@ (80081c8 <LED_init+0x70>)
 8008170:	4a16      	ldr	r2, [pc, #88]	@ (80081cc <LED_init+0x74>)
 8008172:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8008174:	4b14      	ldr	r3, [pc, #80]	@ (80081c8 <LED_init+0x70>)
 8008176:	2210      	movs	r2, #16
 8008178:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 800817a:	4b13      	ldr	r3, [pc, #76]	@ (80081c8 <LED_init+0x70>)
 800817c:	4a13      	ldr	r2, [pc, #76]	@ (80081cc <LED_init+0x74>)
 800817e:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8008180:	4b11      	ldr	r3, [pc, #68]	@ (80081c8 <LED_init+0x70>)
 8008182:	2220      	movs	r2, #32
 8008184:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 8008186:	4b10      	ldr	r3, [pc, #64]	@ (80081c8 <LED_init+0x70>)
 8008188:	4a10      	ldr	r2, [pc, #64]	@ (80081cc <LED_init+0x74>)
 800818a:	619a      	str	r2, [r3, #24]

		// LEDice na portu C

		// DOPOLNI

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 800818c:	4b0e      	ldr	r3, [pc, #56]	@ (80081c8 <LED_init+0x70>)
 800818e:	2201      	movs	r2, #1
 8008190:	625a      	str	r2, [r3, #36]	@ 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 8008192:	4b0d      	ldr	r3, [pc, #52]	@ (80081c8 <LED_init+0x70>)
 8008194:	4a0e      	ldr	r2, [pc, #56]	@ (80081d0 <LED_init+0x78>)
 8008196:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8008198:	4b0b      	ldr	r3, [pc, #44]	@ (80081c8 <LED_init+0x70>)
 800819a:	2202      	movs	r2, #2
 800819c:	62da      	str	r2, [r3, #44]	@ 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 800819e:	4b0a      	ldr	r3, [pc, #40]	@ (80081c8 <LED_init+0x70>)
 80081a0:	4a0b      	ldr	r2, [pc, #44]	@ (80081d0 <LED_init+0x78>)
 80081a2:	629a      	str	r2, [r3, #40]	@ 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 80081a4:	4b08      	ldr	r3, [pc, #32]	@ (80081c8 <LED_init+0x70>)
 80081a6:	2204      	movs	r2, #4
 80081a8:	635a      	str	r2, [r3, #52]	@ 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 80081aa:	4b07      	ldr	r3, [pc, #28]	@ (80081c8 <LED_init+0x70>)
 80081ac:	4a08      	ldr	r2, [pc, #32]	@ (80081d0 <LED_init+0x78>)
 80081ae:	631a      	str	r2, [r3, #48]	@ 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <LED_init+0x70>)
 80081b2:	2208      	movs	r2, #8
 80081b4:	63da      	str	r2, [r3, #60]	@ 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 80081b6:	4b04      	ldr	r3, [pc, #16]	@ (80081c8 <LED_init+0x70>)
 80081b8:	4a05      	ldr	r2, [pc, #20]	@ (80081d0 <LED_init+0x78>)
 80081ba:	639a      	str	r2, [r3, #56]	@ 0x38

	// 2. Nastavite zaetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na zaetku po inicializaciji elimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 80081bc:	2000      	movs	r0, #0
 80081be:	f000 f837 	bl	8008230 <LEDs_write>

}
 80081c2:	bf00      	nop
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	200004bc 	.word	0x200004bc
 80081cc:	48001400 	.word	0x48001400
 80081d0:	48000800 	.word	0x48000800

080081d4 <LEDs_off>:
// S funkcijo "LEDs_off()" ugaamo le tiste LEDice v LED skupini, ki jih doloa vhodni argument
// bitna maska "LED_bitmask": e je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upoteva enak vrstni red LEDic,
// kot je bil definiran v natevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	4603      	mov	r3, r0
 80081dc:	71fb      	strb	r3, [r7, #7]
	// DOPOLNI. Rei se na enak nain kot LEDs_on().


	// Pomona bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 80081de:	2301      	movs	r3, #1
 80081e0:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80081e2:	2300      	movs	r3, #0
 80081e4:	73bb      	strb	r3, [r7, #14]
 80081e6:	e018      	b.n	800821a <LEDs_off+0x46>
	{
		// S pomojo pomone maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 80081e8:	79fa      	ldrb	r2, [r7, #7]
 80081ea:	7bfb      	ldrb	r3, [r7, #15]
 80081ec:	4013      	ands	r3, r2
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00c      	beq.n	800820e <LEDs_off+0x3a>
		{
			// In e je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prigemo i-to LEDico.
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	4a0d      	ldr	r2, [pc, #52]	@ (800822c <LEDs_off+0x58>)
 80081f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80081fc:	7bbb      	ldrb	r3, [r7, #14]
 80081fe:	490b      	ldr	r1, [pc, #44]	@ (800822c <LEDs_off+0x58>)
 8008200:	00db      	lsls	r3, r3, #3
 8008202:	440b      	add	r3, r1
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	4619      	mov	r1, r3
 8008208:	4610      	mov	r0, r2
 800820a:	f7ff ff97 	bl	800813c <LL_GPIO_ResetOutputPin>
		}

		// In nato si pripravimo novo pomono bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 800820e:	7bfb      	ldrb	r3, [r7, #15]
 8008210:	005b      	lsls	r3, r3, #1
 8008212:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8008214:	7bbb      	ldrb	r3, [r7, #14]
 8008216:	3301      	adds	r3, #1
 8008218:	73bb      	strb	r3, [r7, #14]
 800821a:	7bbb      	ldrb	r3, [r7, #14]
 800821c:	2b07      	cmp	r3, #7
 800821e:	d9e3      	bls.n	80081e8 <LEDs_off+0x14>
	}
}
 8008220:	bf00      	nop
 8008222:	bf00      	nop
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	200004bc 	.word	0x200004bc

08008230 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno doloa, katere LEDice v LED skupini bodo prigane ter katere
// ugasnjene po ideji: e postavljen i-ti bit vrednosti "value", potem naj
// bo prigana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b084      	sub	sp, #16
 8008234:	af00      	add	r7, sp, #0
 8008236:	4603      	mov	r3, r0
 8008238:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 800823a:	2301      	movs	r3, #1
 800823c:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800823e:	2300      	movs	r3, #0
 8008240:	73bb      	strb	r3, [r7, #14]
 8008242:	e026      	b.n	8008292 <LEDs_write+0x62>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 8008244:	79fa      	ldrb	r2, [r7, #7]
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	4013      	ands	r3, r2
 800824a:	b2db      	uxtb	r3, r3
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00d      	beq.n	800826c <LEDs_write+0x3c>
			// e je i-ti bit enak 1, potem naj se prige i-ta LEDica, pri emer se pa
			// upoteva vrstni red LEDic, kot je bil definiran v natevnem tipu LEDs_enum_t;

			// DOPOLNI

			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8008250:	7bbb      	ldrb	r3, [r7, #14]
 8008252:	4a14      	ldr	r2, [pc, #80]	@ (80082a4 <LEDs_write+0x74>)
 8008254:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008258:	7bbb      	ldrb	r3, [r7, #14]
 800825a:	4912      	ldr	r1, [pc, #72]	@ (80082a4 <LEDs_write+0x74>)
 800825c:	00db      	lsls	r3, r3, #3
 800825e:	440b      	add	r3, r1
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	4619      	mov	r1, r3
 8008264:	4610      	mov	r0, r2
 8008266:	f7ff ff5b 	bl	8008120 <LL_GPIO_SetOutputPin>
 800826a:	e00c      	b.n	8008286 <LEDs_write+0x56>
		{
			// sicer pa naj se i-ta LEDica ugasne.

			// DOPOLNI

			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800826c:	7bbb      	ldrb	r3, [r7, #14]
 800826e:	4a0d      	ldr	r2, [pc, #52]	@ (80082a4 <LEDs_write+0x74>)
 8008270:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008274:	7bbb      	ldrb	r3, [r7, #14]
 8008276:	490b      	ldr	r1, [pc, #44]	@ (80082a4 <LEDs_write+0x74>)
 8008278:	00db      	lsls	r3, r3, #3
 800827a:	440b      	add	r3, r1
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	4619      	mov	r1, r3
 8008280:	4610      	mov	r0, r2
 8008282:	f7ff ff5b 	bl	800813c <LL_GPIO_ResetOutputPin>

		}


		// In nato si pripravimo novo pomono bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	005b      	lsls	r3, r3, #1
 800828a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800828c:	7bbb      	ldrb	r3, [r7, #14]
 800828e:	3301      	adds	r3, #1
 8008290:	73bb      	strb	r3, [r7, #14]
 8008292:	7bbb      	ldrb	r3, [r7, #14]
 8008294:	2b07      	cmp	r3, #7
 8008296:	d9d5      	bls.n	8008244 <LEDs_write+0x14>
	}
}
 8008298:	bf00      	nop
 800829a:	bf00      	nop
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	200004bc 	.word	0x200004bc

080082a8 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b8:	2b80      	cmp	r3, #128	@ 0x80
 80082ba:	d101      	bne.n	80082c0 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80082bc:	2301      	movs	r3, #1
 80082be:	e000      	b.n	80082c2 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr

080082ce <LL_USART_EnableIT_RXNE_RXFNE>:
{
 80082ce:	b480      	push	{r7}
 80082d0:	b089      	sub	sp, #36	@ 0x24
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	f043 0320 	orr.w	r3, r3, #32
 80082e8:	61fb      	str	r3, [r7, #28]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	69fa      	ldr	r2, [r7, #28]
 80082ee:	61ba      	str	r2, [r7, #24]
 80082f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f2:	6979      	ldr	r1, [r7, #20]
 80082f4:	69ba      	ldr	r2, [r7, #24]
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	613b      	str	r3, [r7, #16]
   return(result);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e9      	bne.n	80082d6 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8008302:	bf00      	nop
 8008304:	bf00      	nop
 8008306:	3724      	adds	r7, #36	@ 0x24
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <LL_USART_EnableIT_TXE_TXFNF>:
{
 8008310:	b480      	push	{r7}
 8008312:	b089      	sub	sp, #36	@ 0x24
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	60bb      	str	r3, [r7, #8]
   return(result);
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800832a:	61fb      	str	r3, [r7, #28]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	69fa      	ldr	r2, [r7, #28]
 8008330:	61ba      	str	r2, [r7, #24]
 8008332:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	6979      	ldr	r1, [r7, #20]
 8008336:	69ba      	ldr	r2, [r7, #24]
 8008338:	e841 2300 	strex	r3, r2, [r1]
 800833c:	613b      	str	r3, [r7, #16]
   return(result);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e9      	bne.n	8008318 <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop
 8008348:	3724      	adds	r7, #36	@ 0x24
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8008352:	b480      	push	{r7}
 8008354:	b083      	sub	sp, #12
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800835e:	b2db      	uxtb	r3, r3
}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8008378:	78fa      	ldrb	r2, [r7, #3]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800837e:	bf00      	nop
 8008380:	370c      	adds	r7, #12
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
	...

0800838c <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dolino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	af00      	add	r7, sp, #0

		// USART vmesnik specificiramo s pred-definiranim makrojem iz LL knjinice, podobno kot
		// smo to storili za specifikacijo GPIO porta v prejnjih vajah.

			// DOPOLNI
			SCI.USART = USART3;
 8008390:	4b0e      	ldr	r3, [pc, #56]	@ (80083cc <SCI_init+0x40>)
 8008392:	4a0f      	ldr	r2, [pc, #60]	@ (80083d0 <SCI_init+0x44>)
 8008394:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomojo printf() funkcije,
		// bomo nastavili na 0. Na ta nain doseemo najboljo odzivnost
		// printf() funkcije, saj se tako ne aka, da se medpomnilnik napolne,
		// preden se polje sporoilo. Sporoila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 8008396:	4b0f      	ldr	r3, [pc, #60]	@ (80083d4 <SCI_init+0x48>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	6898      	ldr	r0, [r3, #8]
 800839c:	2300      	movs	r3, #0
 800839e:	2202      	movs	r2, #2
 80083a0:	2100      	movs	r1, #0
 80083a2:	f001 fc6b 	bl	8009c7c <setvbuf>




			// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
				BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 80083a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083aa:	490b      	ldr	r1, [pc, #44]	@ (80083d8 <SCI_init+0x4c>)
 80083ac:	480b      	ldr	r0, [pc, #44]	@ (80083dc <SCI_init+0x50>)
 80083ae:	f000 f8a3 	bl	80084f8 <BUF_init>
				BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	// TX SCI medpomnilnik
 80083b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083b6:	490a      	ldr	r1, [pc, #40]	@ (80083e0 <SCI_init+0x54>)
 80083b8:	480a      	ldr	r0, [pc, #40]	@ (80083e4 <SCI_init+0x58>)
 80083ba:	f000 f89d 	bl	80084f8 <BUF_init>
				// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
				// ki omogoi prekinitve ob postavitvi RXNE zastavice.



				LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
 80083be:	4b03      	ldr	r3, [pc, #12]	@ (80083cc <SCI_init+0x40>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff ff83 	bl	80082ce <LL_USART_EnableIT_RXNE_RXFNE>





}
 80083c8:	bf00      	nop
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	200004fc 	.word	0x200004fc
 80083d0:	40004800 	.word	0x40004800
 80083d4:	20000030 	.word	0x20000030
 80083d8:	20000500 	.word	0x20000500
 80083dc:	20000700 	.word	0x20000700
 80083e0:	20000718 	.word	0x20000718
 80083e4:	20000918 	.word	0x20000918

080083e8 <SCI_send_byte>:

// Funkcija SCI_send_byte() polje en sam BAJT preko SCI vmesnika (uporabno, kadar poiljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_byte(uint8_t data)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	4603      	mov	r3, r0
 80083f0:	71fb      	strb	r3, [r7, #7]
	// S akanjem v zanki zagotovimo, da lahko USART oddajnik sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je e mogoe pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.

	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 80083f2:	bf00      	nop
 80083f4:	4b09      	ldr	r3, [pc, #36]	@ (800841c <SCI_send_byte+0x34>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7ff ff55 	bl	80082a8 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0f7      	beq.n	80083f4 <SCI_send_byte+0xc>


	// In nato z uporabo USART vmesnika poljemo en bajt podatkov "data". Za poiljane podatka preko USART vmesnika
	// prav tako uporabimo ustrezno nizko-nivojsko LL funkcijo.

		LL_USART_TransmitData8 (SCI.USART,data);
 8008404:	4b05      	ldr	r3, [pc, #20]	@ (800841c <SCI_send_byte+0x34>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	79fa      	ldrb	r2, [r7, #7]
 800840a:	4611      	mov	r1, r2
 800840c:	4618      	mov	r0, r3
 800840e:	f7ff ffad 	bl	800836c <LL_USART_TransmitData8>
}
 8008412:	bf00      	nop
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	200004fc 	.word	0x200004fc

08008420 <SCI_send_bytes>:

// Funkcija SCI_send_bytes() polje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapoiljanje je podana z vhodnim argumentom "*data",
// dolina podatkov za poiljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
	for( int i = 0 ; i < size ; i++ )
 800842a:	2300      	movs	r3, #0
 800842c:	60fb      	str	r3, [r7, #12]
 800842e:	e009      	b.n	8008444 <SCI_send_bytes+0x24>
	{

		SCI_send_byte(data[i]);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	4413      	add	r3, r2
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	4618      	mov	r0, r3
 800843a:	f7ff ffd5 	bl	80083e8 <SCI_send_byte>
	for( int i = 0 ; i < size ; i++ )
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	3301      	adds	r3, #1
 8008442:	60fb      	str	r3, [r7, #12]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	429a      	cmp	r2, r3
 800844a:	d8f1      	bhi.n	8008430 <SCI_send_bytes+0x10>

	}
}
 800844c:	bf00      	nop
 800844e:	bf00      	nop
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da poilja sporoila na tono tak nain, kakor to sami elimo.
// In mi elimo uporabljati funkcijo printf() tako, da bomo s pomojo nje
// poiljali formatirana sporoila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b084      	sub	sp, #16
 800845a:	af00      	add	r7, sp, #0
 800845c:	60f8      	str	r0, [r7, #12]
 800845e:	60b9      	str	r1, [r7, #8]
 8008460:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo nao SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo poljemo te podatke, na katere kae "ptr".
	// Ker naa funkcija SCI_send_bytes() uporablja drugaen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4619      	mov	r1, r3
 8008466:	68b8      	ldr	r0, [r7, #8]
 8008468:	f7ff ffda 	bl	8008420 <SCI_send_bytes>


	// Funkcija _write() mora vrniti tevilo uspeno poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspeno
	// poslanih vseh "len" znakov.
	return len;
 800846c:	687b      	ldr	r3, [r7, #4]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <SCI_receive_char_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov znak preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_char_Callback(void)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0

	// Ko preko USART vmesnika prejmemo nov podatek, ga shranimo v sprejemni RX medpomnilnik SCI vmesnika.


	// Najprej z uporabo LL funkcije preberemo novo-sprejeti podatek in ga shranimo v pomono spremenljivko.
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 800847e:	4b08      	ldr	r3, [pc, #32]	@ (80084a0 <SCI_receive_char_Callback+0x28>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4618      	mov	r0, r3
 8008484:	f7ff ff65 	bl	8008352 <LL_USART_ReceiveData8>
 8008488:	4603      	mov	r3, r0
 800848a:	71fb      	strb	r3, [r7, #7]

	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 800848c:	79fb      	ldrb	r3, [r7, #7]
 800848e:	4619      	mov	r1, r3
 8008490:	4804      	ldr	r0, [pc, #16]	@ (80084a4 <SCI_receive_char_Callback+0x2c>)
 8008492:	f000 f85c 	bl	800854e <BUF_store_byte>
}
 8008496:	bf00      	nop
 8008498:	3708      	adds	r7, #8
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	200004fc 	.word	0x200004fc
 80084a4:	20000700 	.word	0x20000700

080084a8 <SCI_transmit_char_Callback>:


// Funkcija SCI_transmit_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko sprejel nov podatek).
void SCI_transmit_char_Callback(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga elimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 80084ae:	1dbb      	adds	r3, r7, #6
 80084b0:	4619      	mov	r1, r3
 80084b2:	480f      	ldr	r0, [pc, #60]	@ (80084f0 <SCI_transmit_char_Callback+0x48>)
 80084b4:	f000 f88a 	bl	80085cc <BUF_get_byte>
 80084b8:	4603      	mov	r3, r0
 80084ba:	71fb      	strb	r3, [r7, #7]

	// S pomojo "vrnjene kode" ugotovimo, e sedaj imamo na voljo naslednji podatek za poiljanje.
	if ( return_code == BUFFER_OK )
 80084bc:	79fb      	ldrb	r3, [r7, #7]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d106      	bne.n	80084d0 <SCI_transmit_char_Callback+0x28>
	{
		// In e je na voljo naslednji podatek, ga kar vpiemo v oddajni podatkovni register
		// USART vmesnika s pomojo LL funkcije.

		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 80084c2:	4b0c      	ldr	r3, [pc, #48]	@ (80084f4 <SCI_transmit_char_Callback+0x4c>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	79ba      	ldrb	r2, [r7, #6]
 80084c8:	4611      	mov	r1, r2
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7ff ff4e 	bl	800836c <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga poljemo, je potrebno preveriti, e smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" poiljanje podatkov s pomojo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 80084d0:	4807      	ldr	r0, [pc, #28]	@ (80084f0 <SCI_transmit_char_Callback+0x48>)
 80084d2:	f000 f8ad 	bl	8008630 <BUF_get_data_size>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d104      	bne.n	80084e6 <SCI_transmit_char_Callback+0x3e>
		// prekinitve ob sprostitvi oddajnega podatkovnega registra (TXE),
		// saj nimamo ve kaj poiljati. Tako onemogoimo avtomatsko
		// poiljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomojo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogoitev prekinitve.

		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 80084dc:	4b05      	ldr	r3, [pc, #20]	@ (80084f4 <SCI_transmit_char_Callback+0x4c>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7ff ff15 	bl	8008310 <LL_USART_EnableIT_TXE_TXFNF>
	}

}
 80084e6:	bf00      	nop
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	20000918 	.word	0x20000918
 80084f4:	200004fc 	.word	0x200004fc

080084f8 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f000 f804 	bl	800851e <BUF_flush>
}
 8008516:	bf00      	nop
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	460b      	mov	r3, r1
 8008558:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	691a      	ldr	r2, [r3, #16]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	429a      	cmp	r2, r3
 8008564:	d301      	bcc.n	800856a <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8008566:	2301      	movs	r3, #1
 8008568:	e02a      	b.n	80085c0 <BUF_store_byte+0x72>
	}
	else
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d106      	bne.n	8008580 <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	609a      	str	r2, [r3, #8]
 800857e:	e00d      	b.n	800859c <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	1c5a      	adds	r2, r3, #1
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	689a      	ldr	r2, [r3, #8]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	429a      	cmp	r2, r3
 8008594:	d302      	bcc.n	800859c <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	4413      	add	r3, r2
 80085a6:	78fa      	ldrb	r2, [r7, #3]
 80085a8:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	1c5a      	adds	r2, r3, #1
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	1e5a      	subs	r2, r3, #1
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 80085be:	2300      	movs	r3, #0
	}

}
 80085c0:	4618      	mov	r0, r3
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d101      	bne.n	80085e2 <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 80085de:	2302      	movs	r3, #2
 80085e0:	e020      	b.n	8008624 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	781a      	ldrb	r2, [r3, #0]
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	1e5a      	subs	r2, r3, #1
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	695b      	ldr	r3, [r3, #20]
 8008600:	1c5a      	adds	r2, r3, #1
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	1c5a      	adds	r2, r3, #1
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	68da      	ldr	r2, [r3, #12]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	429a      	cmp	r2, r3
 800861a:	d302      	bcc.n	8008622 <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 8008622:	2300      	movs	r3, #0

}
 8008624:	4618      	mov	r0, r3
 8008626:	370c      	adds	r7, #12
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
	return buf_handle->data_size;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	691b      	ldr	r3, [r3, #16]
}
 800863c:	4618      	mov	r0, r3
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <JOY_init>:
// merjenje signalov "joysticka".
// Mimogrede: inicializacijska funkcija se razlikuje od prejnjih inicializacijskih funkcij
// v tem, da za vhodna argumenta funkcije prejme kazalce na "handle" strukture, ki so
// potrebne za delo s HAL funkcijami.
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
		// Definirajte, kako so posamezne tipke povezane na GPIO pine in porte.
		// To storite tako, da pravilno inicializirate "handle" strukturo tipke "joysticka".
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.
		// Postopate popolnoma enako, kot smo to storili v primeru tipkovnice.

			joystick.button.pin = LL_GPIO_PIN_13;
 8008652:	4b20      	ldr	r3, [pc, #128]	@ (80086d4 <JOY_init+0x8c>)
 8008654:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008658:	605a      	str	r2, [r3, #4]
			joystick.button.port = GPIOC;
 800865a:	4b1e      	ldr	r3, [pc, #120]	@ (80086d4 <JOY_init+0x8c>)
 800865c:	4a1e      	ldr	r2, [pc, #120]	@ (80086d8 <JOY_init+0x90>)
 800865e:	601a      	str	r2, [r3, #0]


	// 2. Nastavitev zaetnih vrednosti "joystick" sistemskih spremenljivk

		// Zaetne vrednosti tipke "joysticka"
		joystick.button.state_old = JOY_BTN_SIG_VALUE_RELEASED;
 8008660:	4b1c      	ldr	r3, [pc, #112]	@ (80086d4 <JOY_init+0x8c>)
 8008662:	2201      	movs	r2, #1
 8008664:	725a      	strb	r2, [r3, #9]
		joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8008666:	4b1b      	ldr	r3, [pc, #108]	@ (80086d4 <JOY_init+0x8c>)
 8008668:	2201      	movs	r2, #1
 800866a:	721a      	strb	r2, [r3, #8]


		// Smiselno nastavimo zaetne ekstremne vrednosti pozicije "joysticka".
		joystick.position_raw_min[X] = 820;
 800866c:	4b19      	ldr	r3, [pc, #100]	@ (80086d4 <JOY_init+0x8c>)
 800866e:	f44f 724d 	mov.w	r2, #820	@ 0x334
 8008672:	821a      	strh	r2, [r3, #16]

		joystick.position_raw_min[Y] = 739;
 8008674:	4b17      	ldr	r3, [pc, #92]	@ (80086d4 <JOY_init+0x8c>)
 8008676:	f240 22e3 	movw	r2, #739	@ 0x2e3
 800867a:	825a      	strh	r2, [r3, #18]


		joystick.position_raw_max[X] = 3101;
 800867c:	4b15      	ldr	r3, [pc, #84]	@ (80086d4 <JOY_init+0x8c>)
 800867e:	f640 421d 	movw	r2, #3101	@ 0xc1d
 8008682:	829a      	strh	r2, [r3, #20]

		joystick.position_raw_max[Y] = 3100;
 8008684:	4b13      	ldr	r3, [pc, #76]	@ (80086d4 <JOY_init+0x8c>)
 8008686:	f640 421c 	movw	r2, #3100	@ 0xc1c
 800868a:	82da      	strh	r2, [r3, #22]


		// Shranimo si kazalce na "handle" strukturi za AD pretvornik in asovnik,
		// ki ju uporabljamo pri implementaciji "joystick" modula.
		// Ti dve infromaciji seveda shranimo v spremenljivki "joystick handle" strukture.
		joystick.ADC = ADC_handle;
 800868c:	4a11      	ldr	r2, [pc, #68]	@ (80086d4 <JOY_init+0x8c>)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6213      	str	r3, [r2, #32]
		joystick.timer = timer_handle;
 8008692:	4a10      	ldr	r2, [pc, #64]	@ (80086d4 <JOY_init+0x8c>)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	61d3      	str	r3, [r2, #28]

	// 3. Inicializiramo medpomnilnik za tipke "joysticka"

		// Uporabimo funkcijo BUF_init(), ki doloi, katera tabela se bo uporabljala kot
		// ciklini medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8008698:	2210      	movs	r2, #16
 800869a:	4910      	ldr	r1, [pc, #64]	@ (80086dc <JOY_init+0x94>)
 800869c:	4810      	ldr	r0, [pc, #64]	@ (80086e0 <JOY_init+0x98>)
 800869e:	f7ff ff2b 	bl	80084f8 <BUF_init>
		// Pri tem uporabljamo funkcije HAL knjinice.


		// Najprej kalibriramo AD pretvornik, da bodo meritve pozicije "joysticka" bolj tone.
		// Kalibracijo izvedemo za "single-ended" vhodne signale.
		HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 80086a2:	4b0c      	ldr	r3, [pc, #48]	@ (80086d4 <JOY_init+0x8c>)
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	217f      	movs	r1, #127	@ 0x7f
 80086a8:	4618      	mov	r0, r3
 80086aa:	f7fb ffc1 	bl	8004630 <HAL_ADCEx_Calibration_Start>
		// AD pretovrnik v DMA nainu).
		// To storimo s klicem spodnje HAL funkcije, ki DMA enoti
		// "sporoi", s katerim AD pretvornikom bo delala, na katero mesto v pomnilniku
		// naj shranjuje rezultate AD pretvorbe ter koliko teh rezultatov bo morala prenesti
		// ob vsaki konani AD pretvorbi.
		HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2 );
 80086ae:	4b09      	ldr	r3, [pc, #36]	@ (80086d4 <JOY_init+0x8c>)
 80086b0:	6a1b      	ldr	r3, [r3, #32]
 80086b2:	2202      	movs	r2, #2
 80086b4:	490b      	ldr	r1, [pc, #44]	@ (80086e4 <JOY_init+0x9c>)
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7fb f906 	bl	80038c8 <HAL_ADC_Start_DMA>


		// Na koncu pa e zaenemo asovnik, ki bo proil AD pretvorbe.
		// S tem smo pravzaprav sproili "avtomatsko" merjenje pozicije "joysticka".
		HAL_TIM_Base_Start( joystick.timer );
 80086bc:	4b05      	ldr	r3, [pc, #20]	@ (80086d4 <JOY_init+0x8c>)
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7fd fe63 	bl	800638c <HAL_TIM_Base_Start>
	// 5. Poakamo na prvo meritev pozicije "joysticka"

		// asovnik proi AD pretvorbe vsakih 10 milisekund.
		// Torej je smiselno poakati milisekundo dlje.

		HAL_Delay(11);
 80086c6:	200b      	movs	r0, #11
 80086c8:	f7fa fcd2 	bl	8003070 <HAL_Delay>


}
 80086cc:	bf00      	nop
 80086ce:	3708      	adds	r7, #8
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	20000930 	.word	0x20000930
 80086d8:	48000800 	.word	0x48000800
 80086dc:	20000954 	.word	0x20000954
 80086e0:	20000964 	.word	0x20000964
 80086e4:	2000093c 	.word	0x2000093c

080086e8 <LL_GPIO_IsInputPinSet>:
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691a      	ldr	r2, [r3, #16]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	4013      	ands	r3, r2
 80086fa:	683a      	ldr	r2, [r7, #0]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d101      	bne.n	8008704 <LL_GPIO_IsInputPinSet+0x1c>
 8008700:	2301      	movs	r3, #1
 8008702:	e000      	b.n	8008706 <LL_GPIO_IsInputPinSet+0x1e>
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	370c      	adds	r7, #12
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
	...

08008714 <KBD_init>:

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b082      	sub	sp, #8
 8008718:	af00      	add	r7, sp, #0
		// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.


		// buttons on port C
		keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 800871a:	4b26      	ldr	r3, [pc, #152]	@ (80087b4 <KBD_init+0xa0>)
 800871c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008720:	641a      	str	r2, [r3, #64]	@ 0x40
		keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8008722:	4b24      	ldr	r3, [pc, #144]	@ (80087b4 <KBD_init+0xa0>)
 8008724:	4a24      	ldr	r2, [pc, #144]	@ (80087b8 <KBD_init+0xa4>)
 8008726:	63da      	str	r2, [r3, #60]	@ 0x3c

		keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8008728:	4b22      	ldr	r3, [pc, #136]	@ (80087b4 <KBD_init+0xa0>)
 800872a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800872e:	635a      	str	r2, [r3, #52]	@ 0x34
		keyboard.buttons[ BTN_OK ].port = GPIOC;
 8008730:	4b20      	ldr	r3, [pc, #128]	@ (80087b4 <KBD_init+0xa0>)
 8008732:	4a21      	ldr	r2, [pc, #132]	@ (80087b8 <KBD_init+0xa4>)
 8008734:	631a      	str	r2, [r3, #48]	@ 0x30
			// DOPOLNI


		// buttons on port G

		keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8008736:	4b1f      	ldr	r3, [pc, #124]	@ (80087b4 <KBD_init+0xa0>)
 8008738:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800873c:	629a      	str	r2, [r3, #40]	@ 0x28
		keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 800873e:	4b1d      	ldr	r3, [pc, #116]	@ (80087b4 <KBD_init+0xa0>)
 8008740:	4a1e      	ldr	r2, [pc, #120]	@ (80087bc <KBD_init+0xa8>)
 8008742:	625a      	str	r2, [r3, #36]	@ 0x24

		keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8008744:	4b1b      	ldr	r3, [pc, #108]	@ (80087b4 <KBD_init+0xa0>)
 8008746:	2240      	movs	r2, #64	@ 0x40
 8008748:	61da      	str	r2, [r3, #28]
		keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 800874a:	4b1a      	ldr	r3, [pc, #104]	@ (80087b4 <KBD_init+0xa0>)
 800874c:	4a1b      	ldr	r2, [pc, #108]	@ (80087bc <KBD_init+0xa8>)
 800874e:	619a      	str	r2, [r3, #24]

		keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8008750:	4b18      	ldr	r3, [pc, #96]	@ (80087b4 <KBD_init+0xa0>)
 8008752:	2202      	movs	r2, #2
 8008754:	611a      	str	r2, [r3, #16]
		keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 8008756:	4b17      	ldr	r3, [pc, #92]	@ (80087b4 <KBD_init+0xa0>)
 8008758:	4a18      	ldr	r2, [pc, #96]	@ (80087bc <KBD_init+0xa8>)
 800875a:	60da      	str	r2, [r3, #12]

		keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 800875c:	4b15      	ldr	r3, [pc, #84]	@ (80087b4 <KBD_init+0xa0>)
 800875e:	2201      	movs	r2, #1
 8008760:	605a      	str	r2, [r3, #4]
		keyboard.buttons[ BTN_UP ].port = GPIOG;
 8008762:	4b14      	ldr	r3, [pc, #80]	@ (80087b4 <KBD_init+0xa0>)
 8008764:	4a15      	ldr	r2, [pc, #84]	@ (80087bc <KBD_init+0xa8>)
 8008766:	601a      	str	r2, [r3, #0]

	// 2. Inicializirajte zaetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju


		// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
		for(int i=0; i < BTN_NUM; i++)
 8008768:	2300      	movs	r3, #0
 800876a:	607b      	str	r3, [r7, #4]
 800876c:	e016      	b.n	800879c <KBD_init+0x88>
			// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prejnjega
			// in trenutnega stanja tipk! In te vrednosti je potrebno na zaetku nastaviti.
			// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na zaetku v sproenem,
			// nestisnjenem stanju. In tu si lahko pomagate s pomonim natevnim tipom button_sig_value_t.

			keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 800876e:	4911      	ldr	r1, [pc, #68]	@ (80087b4 <KBD_init+0xa0>)
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	4613      	mov	r3, r2
 8008774:	005b      	lsls	r3, r3, #1
 8008776:	4413      	add	r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	440b      	add	r3, r1
 800877c:	3309      	adds	r3, #9
 800877e:	2201      	movs	r2, #1
 8008780:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8008782:	490c      	ldr	r1, [pc, #48]	@ (80087b4 <KBD_init+0xa0>)
 8008784:	687a      	ldr	r2, [r7, #4]
 8008786:	4613      	mov	r3, r2
 8008788:	005b      	lsls	r3, r3, #1
 800878a:	4413      	add	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	440b      	add	r3, r1
 8008790:	3308      	adds	r3, #8
 8008792:	2201      	movs	r2, #1
 8008794:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < BTN_NUM; i++)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	3301      	adds	r3, #1
 800879a:	607b      	str	r3, [r7, #4]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2b05      	cmp	r3, #5
 80087a0:	dde5      	ble.n	800876e <KBD_init+0x5a>

	// 3. Inicializiramo e medpomnilnik tipkovnice.

		// Uporabimo funkcijo BUF_init(), ki doloi, katera tabela se bo uporabljala kot
		// ciklini medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 80087a2:	2220      	movs	r2, #32
 80087a4:	4906      	ldr	r1, [pc, #24]	@ (80087c0 <KBD_init+0xac>)
 80087a6:	4807      	ldr	r0, [pc, #28]	@ (80087c4 <KBD_init+0xb0>)
 80087a8:	f7ff fea6 	bl	80084f8 <BUF_init>

}
 80087ac:	bf00      	nop
 80087ae:	3708      	adds	r7, #8
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	2000097c 	.word	0x2000097c
 80087b8:	48000800 	.word	0x48000800
 80087bc:	48001800 	.word	0x48001800
 80087c0:	200009c4 	.word	0x200009c4
 80087c4:	200009e4 	.word	0x200009e4

080087c8 <KBD_scan>:
// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. e je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for(int i=0; i < BTN_NUM; i++)
 80087ce:	2300      	movs	r3, #0
 80087d0:	607b      	str	r3, [r7, #4]
 80087d2:	e05a      	b.n	800888a <KBD_scan+0xc2>
	{
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomoni tevec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 80087d4:	4931      	ldr	r1, [pc, #196]	@ (800889c <KBD_scan+0xd4>)
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	4613      	mov	r3, r2
 80087da:	005b      	lsls	r3, r3, #1
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	3309      	adds	r3, #9
 80087e4:	7818      	ldrb	r0, [r3, #0]
 80087e6:	492d      	ldr	r1, [pc, #180]	@ (800889c <KBD_scan+0xd4>)
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	4613      	mov	r3, r2
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	440b      	add	r3, r1
 80087f4:	3308      	adds	r3, #8
 80087f6:	4602      	mov	r2, r0
 80087f8:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI

		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80087fa:	4928      	ldr	r1, [pc, #160]	@ (800889c <KBD_scan+0xd4>)
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	4613      	mov	r3, r2
 8008800:	005b      	lsls	r3, r3, #1
 8008802:	4413      	add	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	440b      	add	r3, r1
 8008808:	6818      	ldr	r0, [r3, #0]
 800880a:	4924      	ldr	r1, [pc, #144]	@ (800889c <KBD_scan+0xd4>)
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	4613      	mov	r3, r2
 8008810:	005b      	lsls	r3, r3, #1
 8008812:	4413      	add	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	440b      	add	r3, r1
 8008818:	3304      	adds	r3, #4
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4619      	mov	r1, r3
 800881e:	f7ff ff63 	bl	80086e8 <LL_GPIO_IsInputPinSet>
 8008822:	4603      	mov	r3, r0
 8008824:	b2d8      	uxtb	r0, r3
 8008826:	491d      	ldr	r1, [pc, #116]	@ (800889c <KBD_scan+0xd4>)
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	4613      	mov	r3, r2
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	4413      	add	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	440b      	add	r3, r1
 8008834:	3309      	adds	r3, #9
 8008836:	4602      	mov	r2, r0
 8008838:	701a      	strb	r2, [r3, #0]



		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomoni natevni tip button_sig_value_t.
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 800883a:	4918      	ldr	r1, [pc, #96]	@ (800889c <KBD_scan+0xd4>)
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	005b      	lsls	r3, r3, #1
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	3309      	adds	r3, #9
 800884a:	7819      	ldrb	r1, [r3, #0]
 800884c:	4813      	ldr	r0, [pc, #76]	@ (800889c <KBD_scan+0xd4>)
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	4613      	mov	r3, r2
 8008852:	005b      	lsls	r3, r3, #1
 8008854:	4413      	add	r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	4403      	add	r3, r0
 800885a:	3308      	adds	r3, #8
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	4299      	cmp	r1, r3
 8008860:	d010      	beq.n	8008884 <KBD_scan+0xbc>
 8008862:	490e      	ldr	r1, [pc, #56]	@ (800889c <KBD_scan+0xd4>)
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	4613      	mov	r3, r2
 8008868:	005b      	lsls	r3, r3, #1
 800886a:	4413      	add	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	440b      	add	r3, r1
 8008870:	3309      	adds	r3, #9
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d105      	bne.n	8008884 <KBD_scan+0xbc>
		{

			// In e zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa natevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomone spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte( &kbd_buf_handle, i);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	b2db      	uxtb	r3, r3
 800887c:	4619      	mov	r1, r3
 800887e:	4808      	ldr	r0, [pc, #32]	@ (80088a0 <KBD_scan+0xd8>)
 8008880:	f7ff fe65 	bl	800854e <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	3301      	adds	r3, #1
 8008888:	607b      	str	r3, [r7, #4]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2b05      	cmp	r3, #5
 800888e:	dda1      	ble.n	80087d4 <KBD_scan+0xc>

		}

	}

}
 8008890:	bf00      	nop
 8008892:	bf00      	nop
 8008894:	3708      	adds	r7, #8
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	2000097c 	.word	0x2000097c
 80088a0:	200009e4 	.word	0x200009e4

080088a4 <KBD_get_pressed_key>:
// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspeno, ker je medpomnilnik prazen.


	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 80088aa:	1dfb      	adds	r3, r7, #7
 80088ac:	4619      	mov	r1, r3
 80088ae:	4806      	ldr	r0, [pc, #24]	@ (80088c8 <KBD_get_pressed_key+0x24>)
 80088b0:	f7ff fe8c 	bl	80085cc <BUF_get_byte>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d101      	bne.n	80088be <KBD_get_pressed_key+0x1a>
	{
		// e je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspeno (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomone spremenljivke "pressed_button".

		return pressed_button;
 80088ba:	79fb      	ldrb	r3, [r7, #7]
 80088bc:	e000      	b.n	80088c0 <KBD_get_pressed_key+0x1c>
		// e pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspeno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 80088be:	2307      	movs	r3, #7
	}

}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3708      	adds	r7, #8
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}
 80088c8:	200009e4 	.word	0x200009e4

080088cc <KBD_flush>:
	// scan keyboard period
	HAL_Delay(10);
}


void KBD_flush(void){   // vaja 13
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0

	BUF_flush(&kbd_buf_handle);
 80088d0:	4802      	ldr	r0, [pc, #8]	@ (80088dc <KBD_flush+0x10>)
 80088d2:	f7ff fe24 	bl	800851e <BUF_flush>
}
 80088d6:	bf00      	nop
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	200009e4 	.word	0x200009e4

080088e0 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 80088e4:	4b06      	ldr	r3, [pc, #24]	@ (8008900 <LCD_IO_Init+0x20>)
 80088e6:	2208      	movs	r2, #8
 80088e8:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(120);
 80088ea:	2078      	movs	r0, #120	@ 0x78
 80088ec:	f7fa fbc0 	bl	8003070 <HAL_Delay>
	LCD_RST_HIGH();
 80088f0:	4b03      	ldr	r3, [pc, #12]	@ (8008900 <LCD_IO_Init+0x20>)
 80088f2:	2208      	movs	r2, #8
 80088f4:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 80088f6:	2078      	movs	r0, #120	@ 0x78
 80088f8:	f7fa fbba 	bl	8003070 <HAL_Delay>
}
 80088fc:	bf00      	nop
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	48000c00 	.word	0x48000c00

08008904 <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b086      	sub	sp, #24
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
 8008910:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8008912:	2002      	movs	r0, #2
 8008914:	f000 fb00 	bl	8008f18 <ILI9341_GetParam>
 8008918:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	3301      	adds	r3, #1
 8008922:	6839      	ldr	r1, [r7, #0]
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	1a8a      	subs	r2, r1, r2
 8008928:	3201      	adds	r2, #1
 800892a:	fb02 f303 	mul.w	r3, r2, r3
 800892e:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	429a      	cmp	r2, r3
 8008936:	d901      	bls.n	800893c <LCD_FillRect+0x38>
		pixel_count = max_count;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	68b9      	ldr	r1, [r7, #8]
 8008942:	68f8      	ldr	r0, [r7, #12]
 8008944:	f000 f9fc 	bl	8008d40 <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 8008948:	8c3b      	ldrh	r3, [r7, #32]
 800894a:	6979      	ldr	r1, [r7, #20]
 800894c:	4618      	mov	r0, r3
 800894e:	f000 f9a0 	bl	8008c92 <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 8008952:	bf00      	nop
 8008954:	3718      	adds	r7, #24
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s rno barvo in nastavi bel tekst na rni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 800895a:	b580      	push	{r7, lr}
 800895c:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 800895e:	f7ff ffbf 	bl	80088e0 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8008962:	2103      	movs	r1, #3
 8008964:	2055      	movs	r0, #85	@ 0x55
 8008966:	f000 fa4d 	bl	8008e04 <ILI9341_Init>
	ILI9341_DisplayOn();
 800896a:	f000 fac8 	bl	8008efe <ILI9341_DisplayOn>

	LCD_ClearScreen();
 800896e:	f000 f806 	bl	800897e <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoi, da se je zakljuil prenos, ne pa poiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 8008972:	f000 fabd 	bl	8008ef0 <ILI9341_WaitTransfer>

	// Inicializiramo e osvetlitev LCD zaslona.
	LCD_BKLT_init();
 8008976:	f000 f8fd 	bl	8008b74 <LCD_BKLT_init>
}
 800897a:	bf00      	nop
 800897c:	bd80      	pop	{r7, pc}

0800897e <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 800897e:	b590      	push	{r4, r7, lr}
 8008980:	b083      	sub	sp, #12
 8008982:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8008984:	2000      	movs	r0, #0
 8008986:	f000 fac7 	bl	8008f18 <ILI9341_GetParam>
 800898a:	4604      	mov	r4, r0
 800898c:	2001      	movs	r0, #1
 800898e:	f000 fac3 	bl	8008f18 <ILI9341_GetParam>
 8008992:	4603      	mov	r3, r0
 8008994:	2200      	movs	r2, #0
 8008996:	9200      	str	r2, [sp, #0]
 8008998:	4622      	mov	r2, r4
 800899a:	2100      	movs	r1, #0
 800899c:	2000      	movs	r0, #0
 800899e:	f7ff ffb1 	bl	8008904 <LCD_FillRect>
}
 80089a2:	bf00      	nop
 80089a4:	3704      	adds	r7, #4
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd90      	pop	{r4, r7, pc}

080089aa <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	60f8      	str	r0, [r7, #12]
 80089b2:	60b9      	str	r1, [r7, #8]
 80089b4:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	68b9      	ldr	r1, [r7, #8]
 80089ba:	2301      	movs	r3, #1
 80089bc:	2201      	movs	r2, #1
 80089be:	f000 f9bf 	bl	8008d40 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 80089c2:	1d3b      	adds	r3, r7, #4
 80089c4:	2101      	movs	r1, #1
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 f941 	bl	8008c4e <ILI9341_SendData>
}
 80089cc:	bf00      	nop
 80089ce:	3710      	adds	r7, #16
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------


// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
 80089d4:	b598      	push	{r3, r4, r7, lr}
 80089d6:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 80089d8:	2000      	movs	r0, #0
 80089da:	f000 fa9d 	bl	8008f18 <ILI9341_GetParam>
 80089de:	4603      	mov	r3, r0
 80089e0:	461c      	mov	r4, r3
 80089e2:	2001      	movs	r0, #1
 80089e4:	f000 fa98 	bl	8008f18 <ILI9341_GetParam>
 80089e8:	4603      	mov	r3, r0
 80089ea:	4622      	mov	r2, r4
 80089ec:	4907      	ldr	r1, [pc, #28]	@ (8008a0c <LCD_uGUI_init+0x38>)
 80089ee:	4808      	ldr	r0, [pc, #32]	@ (8008a10 <LCD_uGUI_init+0x3c>)
 80089f0:	f000 fb2e 	bl	8009050 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 80089f4:	4807      	ldr	r0, [pc, #28]	@ (8008a14 <LCD_uGUI_init+0x40>)
 80089f6:	f000 fbab 	bl	8009150 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 80089fa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80089fe:	f000 fcb9 	bl	8009374 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 8008a02:	2000      	movs	r0, #0
 8008a04:	f000 fcc6 	bl	8009394 <UG_SetBackcolor>

	// Registracija funkcij za izris pravokotnika.
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 8008a08:	bf00      	nop
 8008a0a:	bd98      	pop	{r3, r4, r7, pc}
 8008a0c:	080089ab 	.word	0x080089ab
 8008a10:	200009fc 	.word	0x200009fc
 8008a14:	08061640 	.word	0x08061640

08008a18 <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomojo uGUI knjinice.
void LCD_uGUI_demo_Misko3(void)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLUE);
 8008a1e:	201f      	movs	r0, #31
 8008a20:	f000 fbae 	bl	8009180 <UG_FillScreen>

	uint16_t pozicija_y=135, pozicija_x=150;
 8008a24:	2387      	movs	r3, #135	@ 0x87
 8008a26:	80fb      	strh	r3, [r7, #6]
 8008a28:	2396      	movs	r3, #150	@ 0x96
 8008a2a:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 8008a2c:	482a      	ldr	r0, [pc, #168]	@ (8008ad8 <LCD_uGUI_demo_Misko3+0xc0>)
 8008a2e:	f000 fb8f 	bl	8009150 <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 8008a32:	f64e 401d 	movw	r0, #60445	@ 0xec1d
 8008a36:	f000 fc9d 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 8008a3a:	88bb      	ldrh	r3, [r7, #4]
 8008a3c:	3b5a      	subs	r3, #90	@ 0x5a
 8008a3e:	88f9      	ldrh	r1, [r7, #6]
 8008a40:	4a26      	ldr	r2, [pc, #152]	@ (8008adc <LCD_uGUI_demo_Misko3+0xc4>)
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 fc0a 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_BLUE);
 8008a48:	201f      	movs	r0, #31
 8008a4a:	f000 fc93 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 8008a4e:	88bb      	ldrh	r3, [r7, #4]
 8008a50:	3b3c      	subs	r3, #60	@ 0x3c
 8008a52:	88f9      	ldrh	r1, [r7, #6]
 8008a54:	4a22      	ldr	r2, [pc, #136]	@ (8008ae0 <LCD_uGUI_demo_Misko3+0xc8>)
 8008a56:	4618      	mov	r0, r3
 8008a58:	f000 fc00 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_CYAN);
 8008a5c:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8008a60:	f000 fc88 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 8008a64:	88bb      	ldrh	r3, [r7, #4]
 8008a66:	3b1e      	subs	r3, #30
 8008a68:	88f9      	ldrh	r1, [r7, #6]
 8008a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008ae4 <LCD_uGUI_demo_Misko3+0xcc>)
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 fbf5 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_GREEN);
 8008a72:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8008a76:	f000 fc7d 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 8008a7a:	88bb      	ldrh	r3, [r7, #4]
 8008a7c:	88f9      	ldrh	r1, [r7, #6]
 8008a7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae8 <LCD_uGUI_demo_Misko3+0xd0>)
 8008a80:	4618      	mov	r0, r3
 8008a82:	f000 fbeb 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 8008a86:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8008a8a:	f000 fc73 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 8008a8e:	88bb      	ldrh	r3, [r7, #4]
 8008a90:	331e      	adds	r3, #30
 8008a92:	88f9      	ldrh	r1, [r7, #6]
 8008a94:	4a15      	ldr	r2, [pc, #84]	@ (8008aec <LCD_uGUI_demo_Misko3+0xd4>)
 8008a96:	4618      	mov	r0, r3
 8008a98:	f000 fbe0 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_RED);
 8008a9c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8008aa0:	f000 fc68 	bl	8009374 <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 8008aa4:	88bb      	ldrh	r3, [r7, #4]
 8008aa6:	3346      	adds	r3, #70	@ 0x46
 8008aa8:	88f9      	ldrh	r1, [r7, #6]
 8008aaa:	4a11      	ldr	r2, [pc, #68]	@ (8008af0 <LCD_uGUI_demo_Misko3+0xd8>)
 8008aac:	4618      	mov	r0, r3
 8008aae:	f000 fbd5 	bl	800925c <UG_PutString>

	UG_SetForecolor(C_WHITE);
 8008ab2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008ab6:	f000 fc5d 	bl	8009374 <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 8008aba:	480e      	ldr	r0, [pc, #56]	@ (8008af4 <LCD_uGUI_demo_Misko3+0xdc>)
 8008abc:	f000 fb48 	bl	8009150 <UG_FontSelect>
	UG_PutString(5,pozicija_y+50,"To mi deli, Borut!");
 8008ac0:	88fb      	ldrh	r3, [r7, #6]
 8008ac2:	3332      	adds	r3, #50	@ 0x32
 8008ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8008af8 <LCD_uGUI_demo_Misko3+0xe0>)
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	2005      	movs	r0, #5
 8008aca:	f000 fbc7 	bl	800925c <UG_PutString>

}
 8008ace:	bf00      	nop
 8008ad0:	3708      	adds	r7, #8
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	08061678 	.word	0x08061678
 8008adc:	0800ae9c 	.word	0x0800ae9c
 8008ae0:	0800aea0 	.word	0x0800aea0
 8008ae4:	0800aea4 	.word	0x0800aea4
 8008ae8:	0800aea8 	.word	0x0800aea8
 8008aec:	0800aeac 	.word	0x0800aeac
 8008af0:	0800aeb0 	.word	0x0800aeb0
 8008af4:	0806165c 	.word	0x0806165c
 8008af8:	0800aeb4 	.word	0x0800aeb4

08008afc <LL_TIM_EnableCounter>:
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f043 0201 	orr.w	r2, r3, #1
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	601a      	str	r2, [r3, #0]
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <LL_TIM_CC_EnableChannel>:
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a1a      	ldr	r2, [r3, #32]
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	431a      	orrs	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	621a      	str	r2, [r3, #32]
}
 8008b32:	bf00      	nop
 8008b34:	370c      	adds	r7, #12
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <LL_TIM_OC_SetCompareCH1>:
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b083      	sub	sp, #12
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	683a      	ldr	r2, [r7, #0]
 8008b4c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008b4e:	bf00      	nop
 8008b50:	370c      	adds	r7, #12
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr

08008b5a <LL_TIM_OC_GetCompareCH1>:
{
 8008b5a:	b480      	push	{r7}
 8008b5c:	b083      	sub	sp, #12
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	370c      	adds	r7, #12
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
	...

08008b74 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogoitev delovanja asovnika, omogoitev delovanja kanala asovnika ter za doloitev zaetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	af00      	add	r7, sp, #0
		// --- Specifikacija asovnika ter kanala asovnika ---
		//
		// Ti dva parametra strukture doloimo s pred-definiranima makrojema iz LL knjinice,
		// podobno kot smo to storili v prejnjih vajah.
		// Pozor: kanala ne podamo s tevilko, temve z masko.
		LCD_backlight.timer = TIM4 ;
 8008b78:	4b0e      	ldr	r3, [pc, #56]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8008bb8 <LCD_BKLT_init+0x44>)
 8008b7c:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 8008b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b80:	2201      	movs	r2, #1
 8008b82:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom asovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomojo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8008b84:	4b0b      	ldr	r3, [pc, #44]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b86:	4a0d      	ldr	r2, [pc, #52]	@ (8008bbc <LCD_BKLT_init+0x48>)
 8008b88:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8008b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8008bc0 <LCD_BKLT_init+0x4c>)
 8008b8e:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 50;		// podano v procentih
 8008b90:	4b08      	ldr	r3, [pc, #32]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b92:	2232      	movs	r2, #50	@ 0x32
 8008b94:	741a      	strb	r2, [r3, #16]

	// 2. Omogoitev delovanja asovnika, da prine s tetjem.

		// Uporabimo ustrezno LL funkcijo.

		LL_TIM_EnableCounter (TIM4);
 8008b96:	4808      	ldr	r0, [pc, #32]	@ (8008bb8 <LCD_BKLT_init+0x44>)
 8008b98:	f7ff ffb0 	bl	8008afc <LL_TIM_EnableCounter>

	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

		 LCD_BKLT_set_brightness( LCD_backlight.default_brightness);
 8008b9c:	4b05      	ldr	r3, [pc, #20]	@ (8008bb4 <LCD_BKLT_init+0x40>)
 8008b9e:	7c1b      	ldrb	r3, [r3, #16]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 f80f 	bl	8008bc4 <LCD_BKLT_set_brightness>

		// Ta kanal asovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

		 LL_TIM_CC_EnableChannel ( TIM4, LL_TIM_CHANNEL_CH1);
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	4803      	ldr	r0, [pc, #12]	@ (8008bb8 <LCD_BKLT_init+0x44>)
 8008baa:	f7ff ffb7 	bl	8008b1c <LL_TIM_CC_EnableChannel>

}
 8008bae:	bf00      	nop
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop
 8008bb4:	20000a88 	.word	0x20000a88
 8008bb8:	40000800 	.word	0x40000800
 8008bbc:	08008b3f 	.word	0x08008b3f
 8008bc0:	08008b5b 	.word	0x08008b5b

08008bc4 <LCD_BKLT_set_brightness>:
//
// PREMISLITE: ker smo premiljeno definirali periodo asovnika, s katerim
// generiramo PWM signal, vhodni argument funkcije kar neposredno lahko
// uporabimo za nastavitev vrednosti za primerjanje ("compare value")
void LCD_BKLT_set_brightness(uint8_t brightness)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	4603      	mov	r3, r0
 8008bcc:	71fb      	strb	r3, [r7, #7]
	// Ustrezno LL funkcijo torej kliemo s pomojo kazalca na funkcijo,
	// ki je shranjen v "handle" strukturi po sledei predlogi:
	//
	// 		Function_pointer (function_argument_list)
	//
	return LCD_backlight.SetCompare( LCD_backlight.timer, brightness );
 8008bce:	4b05      	ldr	r3, [pc, #20]	@ (8008be4 <LCD_BKLT_set_brightness+0x20>)
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	4a04      	ldr	r2, [pc, #16]	@ (8008be4 <LCD_BKLT_set_brightness+0x20>)
 8008bd4:	6812      	ldr	r2, [r2, #0]
 8008bd6:	79f9      	ldrb	r1, [r7, #7]
 8008bd8:	4610      	mov	r0, r2
 8008bda:	4798      	blx	r3
	// NAMIG: poglejte, kako smo implementirali klic pri funkciji
	// LCD_BKLT_get_brightness() zgoraj.
}
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	20000a88 	.word	0x20000a88

08008be8 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address elen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8008bf2:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8008bf6:	88fb      	ldrh	r3, [r7, #6]
 8008bf8:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8008bfa:	f3bf 8f4f 	dsb	sy
}
 8008bfe:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <FMC_BANK1_WriteData>:
 * @brief Pii v register enote FSMC
 * @param data elen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	4603      	mov	r3, r0
 8008c14:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8008c16:	4a06      	ldr	r2, [pc, #24]	@ (8008c30 <FMC_BANK1_WriteData+0x24>)
 8008c18:	88fb      	ldrh	r3, [r7, #6]
 8008c1a:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8008c1c:	f3bf 8f4f 	dsb	sy
}
 8008c20:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	60010000 	.word	0x60010000

08008c34 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b082      	sub	sp, #8
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje doline podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	881b      	ldrh	r3, [r3, #0]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7ff ffd1 	bl	8008be8 <FMC_BANK1_SetAddress>
}
 8008c46:	bf00      	nop
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <ILI9341_SendData>:
 * @brief Pii tabelo v grafini pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	60fb      	str	r3, [r7, #12]
 8008c60:	e00b      	b.n	8008c7a <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	4413      	add	r3, r2
 8008c6a:	881b      	ldrh	r3, [r3, #0]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff ffcd 	bl	8008c0c <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008c72:	7afb      	ldrb	r3, [r7, #11]
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	4413      	add	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]
 8008c7a:	7afb      	ldrb	r3, [r7, #11]
 8008c7c:	683a      	ldr	r2, [r7, #0]
 8008c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d3ec      	bcc.n	8008c62 <ILI9341_SendData+0x14>
}
 8008c88:	bf00      	nop
 8008c8a:	bf00      	nop
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <ILI9341_SendRepeatedData>:
 * @brief Vekrat zapii isti podatek v grafini pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies tevilo kopij, ki se poljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b084      	sub	sp, #16
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	4603      	mov	r3, r0
 8008c9a:	6039      	str	r1, [r7, #0]
 8008c9c:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	60fb      	str	r3, [r7, #12]
 8008ca6:	e007      	b.n	8008cb8 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8008ca8:	88fb      	ldrh	r3, [r7, #6]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7ff ffae 	bl	8008c0c <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8008cb0:	7afb      	ldrb	r3, [r7, #11]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	60fb      	str	r3, [r7, #12]
 8008cb8:	7afb      	ldrb	r3, [r7, #11]
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d3f0      	bcc.n	8008ca8 <ILI9341_SendRepeatedData+0x16>
}
 8008cc6:	bf00      	nop
 8008cc8:	bf00      	nop
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8008cd8:	2336      	movs	r3, #54	@ 0x36
 8008cda:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8008cdc:	4a16      	ldr	r2, [pc, #88]	@ (8008d38 <ILI9341_SetOrientation+0x68>)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 8008ce8:	f107 030e 	add.w	r3, r7, #14
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7ff ffa1 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 8008cf2:	f107 030c 	add.w	r3, r7, #12
 8008cf6:	2101      	movs	r1, #1
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff ffa8 	bl	8008c4e <ILI9341_SendData>

	switch (orientation) {
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d002      	beq.n	8008d0a <ILI9341_SetOrientation+0x3a>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	d107      	bne.n	8008d1a <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 8008d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d3c <ILI9341_SetOrientation+0x6c>)
 8008d0c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008d10:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 8008d12:	4b0a      	ldr	r3, [pc, #40]	@ (8008d3c <ILI9341_SetOrientation+0x6c>)
 8008d14:	22f0      	movs	r2, #240	@ 0xf0
 8008d16:	605a      	str	r2, [r3, #4]
		break;
 8008d18:	e007      	b.n	8008d2a <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 8008d1a:	4b08      	ldr	r3, [pc, #32]	@ (8008d3c <ILI9341_SetOrientation+0x6c>)
 8008d1c:	22f0      	movs	r2, #240	@ 0xf0
 8008d1e:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 8008d20:	4b06      	ldr	r3, [pc, #24]	@ (8008d3c <ILI9341_SetOrientation+0x6c>)
 8008d22:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008d26:	605a      	str	r2, [r3, #4]
		break;
 8008d28:	bf00      	nop
	}
	LCD.orientation = orientation;
 8008d2a:	4a04      	ldr	r2, [pc, #16]	@ (8008d3c <ILI9341_SetOrientation+0x6c>)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6093      	str	r3, [r2, #8]
}
 8008d30:	bf00      	nop
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	20000014 	.word	0x20000014
 8008d3c:	20000a9c 	.word	0x20000a9c

08008d40 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b088      	sub	sp, #32
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
 8008d4c:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 8008d4e:	232a      	movs	r3, #42	@ 0x2a
 8008d50:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	0a1b      	lsrs	r3, r3, #8
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4413      	add	r3, r2
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	0a1b      	lsrs	r3, r3, #8
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	4413      	add	r3, r2
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	3b01      	subs	r3, #1
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008d88:	f107 031e 	add.w	r3, r7, #30
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7ff ff51 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8008d92:	f107 0314 	add.w	r3, r7, #20
 8008d96:	2104      	movs	r1, #4
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7ff ff58 	bl	8008c4e <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 8008d9e:	232b      	movs	r3, #43	@ 0x2b
 8008da0:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	0a1b      	lsrs	r3, r3, #8
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	4413      	add	r3, r2
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	0a1b      	lsrs	r3, r3, #8
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	b29a      	uxth	r2, r3
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	4413      	add	r3, r2
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008dd8:	f107 031e 	add.w	r3, r7, #30
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7ff ff29 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8008de2:	f107 0314 	add.w	r3, r7, #20
 8008de6:	2104      	movs	r1, #4
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7ff ff30 	bl	8008c4e <ILI9341_SendData>

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
 8008dee:	232c      	movs	r3, #44	@ 0x2c
 8008df0:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 8008df2:	f107 031e 	add.w	r3, r7, #30
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7ff ff1c 	bl	8008c34 <ILI9341_SetAddress>
}
 8008dfc:	bf00      	nop
 8008dfe:	3720      	adds	r7, #32
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <ILI9341_Init>:
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 8008e0e:	6838      	ldr	r0, [r7, #0]
 8008e10:	f7ff ff5e 	bl	8008cd0 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8008e14:	4b35      	ldr	r3, [pc, #212]	@ (8008eec <ILI9341_Init+0xe8>)
 8008e16:	681a      	ldr	r2, [r3, #0]
 8008e18:	4b34      	ldr	r3, [pc, #208]	@ (8008eec <ILI9341_Init+0xe8>)
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	2000      	movs	r0, #0
 8008e20:	f7ff ff8e 	bl	8008d40 <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 8008e24:	2311      	movs	r3, #17
 8008e26:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008e28:	f107 0316 	add.w	r3, r7, #22
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7ff ff01 	bl	8008c34 <ILI9341_SetAddress>
	HAL_Delay(200);
 8008e32:	20c8      	movs	r0, #200	@ 0xc8
 8008e34:	f7fa f91c 	bl	8003070 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 8008e38:	2313      	movs	r3, #19
 8008e3a:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008e3c:	f107 0316 	add.w	r3, r7, #22
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7ff fef7 	bl	8008c34 <ILI9341_SetAddress>
	HAL_Delay(100);
 8008e46:	2064      	movs	r0, #100	@ 0x64
 8008e48:	f7fa f912 	bl	8003070 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 8008e4c:	233a      	movs	r3, #58	@ 0x3a
 8008e4e:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008e56:	f107 0316 	add.w	r3, r7, #22
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7ff feea 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008e60:	f107 030c 	add.w	r3, r7, #12
 8008e64:	2101      	movs	r1, #1
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7ff fef1 	bl	8008c4e <ILI9341_SendData>
	HAL_Delay(100);
 8008e6c:	2064      	movs	r0, #100	@ 0x64
 8008e6e:	f7fa f8ff 	bl	8003070 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 8008e72:	23f6      	movs	r3, #246	@ 0xf6
 8008e74:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8008e76:	2349      	movs	r3, #73	@ 0x49
 8008e78:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 8008e7e:	2320      	movs	r3, #32
 8008e80:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 8008e82:	f107 0316 	add.w	r3, r7, #22
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7ff fed4 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8008e8c:	f107 030c 	add.w	r3, r7, #12
 8008e90:	2103      	movs	r1, #3
 8008e92:	4618      	mov	r0, r3
 8008e94:	f7ff fedb 	bl	8008c4e <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8008e98:	2335      	movs	r3, #53	@ 0x35
 8008e9a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008ea0:	f107 0316 	add.w	r3, r7, #22
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	f7ff fec5 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008eaa:	f107 030c 	add.w	r3, r7, #12
 8008eae:	2101      	movs	r1, #1
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7ff fecc 	bl	8008c4e <ILI9341_SendData>
	HAL_Delay(100);
 8008eb6:	2064      	movs	r0, #100	@ 0x64
 8008eb8:	f7fa f8da 	bl	8003070 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8008ebc:	2344      	movs	r3, #68	@ 0x44
 8008ebe:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8008ec8:	f107 0316 	add.w	r3, r7, #22
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f7ff feb1 	bl	8008c34 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 8008ed2:	f107 030c 	add.w	r3, r7, #12
 8008ed6:	2102      	movs	r1, #2
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7ff feb8 	bl	8008c4e <ILI9341_SendData>
	HAL_Delay(100);
 8008ede:	2064      	movs	r0, #100	@ 0x64
 8008ee0:	f7fa f8c6 	bl	8003070 <HAL_Delay>
}
 8008ee4:	bf00      	nop
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20000a9c 	.word	0x20000a9c

08008ef0 <ILI9341_WaitTransfer>:

//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8008ef4:	2032      	movs	r0, #50	@ 0x32
 8008ef6:	f7fa f8bb 	bl	8003070 <HAL_Delay>
}
 8008efa:	bf00      	nop
 8008efc:	bd80      	pop	{r7, pc}

08008efe <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
 8008efe:	b580      	push	{r7, lr}
 8008f00:	b082      	sub	sp, #8
 8008f02:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 8008f04:	2329      	movs	r3, #41	@ 0x29
 8008f06:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 8008f08:	1dbb      	adds	r3, r7, #6
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7ff fe92 	bl	8008c34 <ILI9341_SetAddress>
}
 8008f10:	bf00      	nop
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <ILI9341_GetParam>:
 *
 * Mone opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 8008f22:	2300      	movs	r3, #0
 8008f24:	60fb      	str	r3, [r7, #12]

	switch (param) {
 8008f26:	79fb      	ldrb	r3, [r7, #7]
 8008f28:	2b03      	cmp	r3, #3
 8008f2a:	d81b      	bhi.n	8008f64 <ILI9341_GetParam+0x4c>
 8008f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f34 <ILI9341_GetParam+0x1c>)
 8008f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f32:	bf00      	nop
 8008f34:	08008f45 	.word	0x08008f45
 8008f38:	08008f4d 	.word	0x08008f4d
 8008f3c:	08008f55 	.word	0x08008f55
 8008f40:	08008f5d 	.word	0x08008f5d
	case LCD_WIDTH:
		value = LCD.width;
 8008f44:	4b0b      	ldr	r3, [pc, #44]	@ (8008f74 <ILI9341_GetParam+0x5c>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	60fb      	str	r3, [r7, #12]
		break;
 8008f4a:	e00c      	b.n	8008f66 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 8008f4c:	4b09      	ldr	r3, [pc, #36]	@ (8008f74 <ILI9341_GetParam+0x5c>)
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	60fb      	str	r3, [r7, #12]
		break;
 8008f52:	e008      	b.n	8008f66 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8008f54:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8008f58:	60fb      	str	r3, [r7, #12]
		break;
 8008f5a:	e004      	b.n	8008f66 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8008f5c:	4b05      	ldr	r3, [pc, #20]	@ (8008f74 <ILI9341_GetParam+0x5c>)
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	60fb      	str	r3, [r7, #12]
		break;
 8008f62:	e000      	b.n	8008f66 <ILI9341_GetParam+0x4e>
	default:
		break;
 8008f64:	bf00      	nop
	}

	return value;
 8008f66:	68fb      	ldr	r3, [r7, #12]
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3714      	adds	r7, #20
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr
 8008f74:	20000a9c 	.word	0x20000a9c

08008f78 <LL_TIM_EnableCounter>:
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f043 0201 	orr.w	r2, r3, #1
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	601a      	str	r2, [r3, #0]
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <LL_TIM_EnableIT_UPDATE>:
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f043 0201 	orr.w	r2, r3, #1
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	60da      	str	r2, [r3, #12]
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <PSERV_init>:
periodic_services_handle_t periodic_services;



void PSERV_init(void)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	af00      	add	r7, sp, #0
	periodic_services.TIM = TIM6;
 8008fbc:	4b04      	ldr	r3, [pc, #16]	@ (8008fd0 <PSERV_init+0x18>)
 8008fbe:	4a05      	ldr	r2, [pc, #20]	@ (8008fd4 <PSERV_init+0x1c>)
 8008fc0:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
 8008fc2:	4b03      	ldr	r3, [pc, #12]	@ (8008fd0 <PSERV_init+0x18>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7ff ffd6 	bl	8008f78 <LL_TIM_EnableCounter>
}
 8008fcc:	bf00      	nop
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	20000aa8 	.word	0x20000aa8
 8008fd4:	40001000 	.word	0x40001000

08008fd8 <PSERV_enable>:

void PSERV_enable(void)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE(periodic_services.TIM);
 8008fdc:	4b03      	ldr	r3, [pc, #12]	@ (8008fec <PSERV_enable+0x14>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7ff ffd9 	bl	8008f98 <LL_TIM_EnableIT_UPDATE>
}
 8008fe6:	bf00      	nop
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	bf00      	nop
 8008fec:	20000aa8 	.word	0x20000aa8

08008ff0 <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE(periodic_services.TIM);
}

void PSERV_run_services_Callback(void)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	af00      	add	r7, sp, #0
	KBD_scan();
 8008ff4:	f7ff fbe8 	bl	80087c8 <KBD_scan>
	
}
 8008ff8:	bf00      	nop
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <TIMUT_stopwatch_set_time_mark>:
// Funkcija TIMUT_stopwatch_set_time_mark() si zabelei trenutno
// vrednost SysTick tevca in tako na nek nain postavi "asovni zaznamek"
// (angl. time mark), v katerem trenutku smo z uro toparico prieli
// meriti as (tj. "topati").
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
	stopwatch->time_mark = HAL_GetTick() ;
 8009004:	f7fa f828 	bl	8003058 <HAL_GetTick>
 8009008:	4602      	mov	r2, r0
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	601a      	str	r2, [r3, #0]
}
 800900e:	bf00      	nop
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <TIMUT_stopwatch_update>:


// Funkcija TIMUT_stopwatch_update() posodobi vrednost preteenega
// asa od trenutka, kjer smo postavili asovni zaznamek ("time mark").
void TIMUT_stopwatch_update(stopwatch_handle_t *stopwatch)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b082      	sub	sp, #8
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 800901e:	f7fa f81b 	bl	8003058 <HAL_GetTick>
 8009022:	4602      	mov	r2, r0
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	1ad2      	subs	r2, r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	605a      	str	r2, [r3, #4]
}
 800902e:	bf00      	nop
 8009030:	3708      	adds	r7, #8
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}

08009036 <TIMUT_get_stopwatch_elapsed_time>:
	}


}

uint32_t TIMUT_get_stopwatch_elapsed_time(stopwatch_handle_t *stopwatch){    //vaja 13
 8009036:	b580      	push	{r7, lr}
 8009038:	b082      	sub	sp, #8
 800903a:	af00      	add	r7, sp, #0
 800903c:	6078      	str	r0, [r7, #4]

	TIMUT_stopwatch_update(stopwatch);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7ff ffe9 	bl	8009016 <TIMUT_stopwatch_update>

	return stopwatch->elapsed_time;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
}
 8009048:	4618      	mov	r0, r3
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
 800905c:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	683a      	ldr	r2, [r7, #0]
 800906e:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2204      	movs	r2, #4
 8009074:	62da      	str	r2, [r3, #44]	@ 0x2c
   g->console.y_start = 4;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2204      	movs	r2, #4
 800907a:	631a      	str	r2, [r3, #48]	@ 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009084:	1ad3      	subs	r3, r2, r3
 8009086:	1e5a      	subs	r2, r3, #1
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	635a      	str	r2, [r3, #52]	@ 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	689a      	ldr	r2, [r3, #8]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009094:	1ad3      	subs	r3, r2, r3
 8009096:	1e5a      	subs	r2, r3, #1
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	639a      	str	r2, [r3, #56]	@ 0x38
   g->console.x_pos = g->console.x_end;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	625a      	str	r2, [r3, #36]	@ 0x24
   g->console.y_pos = g->console.y_end;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	629a      	str	r2, [r3, #40]	@ 0x28
   g->char_h_space = 1;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
   g->char_v_space = 1;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2201      	movs	r2, #1
 80090b8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
   g->font.p = NULL;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2200      	movs	r2, #0
 80090c0:	645a      	str	r2, [r3, #68]	@ 0x44
   g->font.char_height = 0;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2200      	movs	r2, #0
 80090c6:	651a      	str	r2, [r3, #80]	@ 0x50
   g->font.char_width = 0;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	64da      	str	r2, [r3, #76]	@ 0x4c
   g->font.start_char = 0;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	655a      	str	r2, [r3, #84]	@ 0x54
   g->font.end_char = 0;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2200      	movs	r2, #0
 80090d8:	659a      	str	r2, [r3, #88]	@ 0x58
   g->font.widths = NULL;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	65da      	str	r2, [r3, #92]	@ 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f645 425d 	movw	r2, #23645	@ 0x5c5d
 80090e6:	66da      	str	r2, [r3, #108]	@ 0x6c
   #endif
   g->fore_color = C_WHITE;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80090ee:	665a      	str	r2, [r3, #100]	@ 0x64
   g->back_color = C_BLACK;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	669a      	str	r2, [r3, #104]	@ 0x68
   g->next_window = NULL;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8009108:	2300      	movs	r3, #0
 800910a:	75fb      	strb	r3, [r7, #23]
 800910c:	e010      	b.n	8009130 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 800910e:	7dfb      	ldrb	r3, [r7, #23]
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	330e      	adds	r3, #14
 8009114:	00db      	lsls	r3, r3, #3
 8009116:	4413      	add	r3, r2
 8009118:	2200      	movs	r2, #0
 800911a:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800911c:	7dfb      	ldrb	r3, [r7, #23]
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	330e      	adds	r3, #14
 8009122:	00db      	lsls	r3, r3, #3
 8009124:	4413      	add	r3, r2
 8009126:	2200      	movs	r2, #0
 8009128:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800912a:	7dfb      	ldrb	r3, [r7, #23]
 800912c:	3301      	adds	r3, #1
 800912e:	75fb      	strb	r3, [r7, #23]
 8009130:	7dfb      	ldrb	r3, [r7, #23]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d9eb      	bls.n	800910e <UG_Init+0xbe>
   }

   gui = g;
 8009136:	4a05      	ldr	r2, [pc, #20]	@ (800914c <UG_Init+0xfc>)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6013      	str	r3, [r2, #0]
   return 1;
 800913c:	2301      	movs	r3, #1
}
 800913e:	4618      	mov	r0, r3
 8009140:	371c      	adds	r7, #28
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	20000aac 	.word	0x20000aac

08009150 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8009150:	b4b0      	push	{r4, r5, r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8009158:	4b08      	ldr	r3, [pc, #32]	@ (800917c <UG_FontSelect+0x2c>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 8009162:	4615      	mov	r5, r2
 8009164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009168:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800916c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009170:	bf00      	nop
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	bcb0      	pop	{r4, r5, r7}
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	20000aac 	.word	0x20000aac

08009180 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af02      	add	r7, sp, #8
 8009186:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8009188:	4b09      	ldr	r3, [pc, #36]	@ (80091b0 <UG_FillScreen+0x30>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	1e5a      	subs	r2, r3, #1
 8009190:	4b07      	ldr	r3, [pc, #28]	@ (80091b0 <UG_FillScreen+0x30>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	1e59      	subs	r1, r3, #1
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	9300      	str	r3, [sp, #0]
 800919c:	460b      	mov	r3, r1
 800919e:	2100      	movs	r1, #0
 80091a0:	2000      	movs	r0, #0
 80091a2:	f000 f807 	bl	80091b4 <UG_FillFrame>
}
 80091a6:	bf00      	nop
 80091a8:	3708      	adds	r7, #8
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	20000aac 	.word	0x20000aac

080091b4 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80091b4:	b590      	push	{r4, r7, lr}
 80091b6:	b089      	sub	sp, #36	@ 0x24
 80091b8:	af02      	add	r7, sp, #8
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
 80091c0:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	da05      	bge.n	80091d6 <UG_FillFrame+0x22>
   {
      n = x2;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	617b      	str	r3, [r7, #20]
      x2 = x1;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	607b      	str	r3, [r7, #4]
      x1 = n;
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	429a      	cmp	r2, r3
 80091dc:	da05      	bge.n	80091ea <UG_FillFrame+0x36>
   {
      n = y2;
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	617b      	str	r3, [r7, #20]
      y2 = y1;
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	603b      	str	r3, [r7, #0]
      y1 = n;
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 80091ea:	4b1b      	ldr	r3, [pc, #108]	@ (8009258 <UG_FillFrame+0xa4>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00d      	beq.n	8009216 <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80091fa:	4b17      	ldr	r3, [pc, #92]	@ (8009258 <UG_FillFrame+0xa4>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009200:	461c      	mov	r4, r3
 8009202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009204:	9300      	str	r3, [sp, #0]
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	68b9      	ldr	r1, [r7, #8]
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	47a0      	blx	r4
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d01b      	beq.n	800924e <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	613b      	str	r3, [r7, #16]
 800921a:	e013      	b.n	8009244 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	617b      	str	r3, [r7, #20]
 8009220:	e009      	b.n	8009236 <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 8009222:	4b0d      	ldr	r3, [pc, #52]	@ (8009258 <UG_FillFrame+0xa4>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800922a:	6939      	ldr	r1, [r7, #16]
 800922c:	6978      	ldr	r0, [r7, #20]
 800922e:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	3301      	adds	r3, #1
 8009234:	617b      	str	r3, [r7, #20]
 8009236:	697a      	ldr	r2, [r7, #20]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	429a      	cmp	r2, r3
 800923c:	ddf1      	ble.n	8009222 <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	3301      	adds	r3, #1
 8009242:	613b      	str	r3, [r7, #16]
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	429a      	cmp	r2, r3
 800924a:	dde7      	ble.n	800921c <UG_FillFrame+0x68>
 800924c:	e000      	b.n	8009250 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800924e:	bf00      	nop
      }
   }
}
 8009250:	371c      	adds	r7, #28
 8009252:	46bd      	mov	sp, r7
 8009254:	bd90      	pop	{r4, r7, pc}
 8009256:	bf00      	nop
 8009258:	20000aac 	.word	0x20000aac

0800925c <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b08a      	sub	sp, #40	@ 0x28
 8009260:	af02      	add	r7, sp, #8
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	61fb      	str	r3, [r7, #28]
   yp=y;
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 8009270:	e05a      	b.n	8009328 <UG_PutString+0xcc>
   {
      chr = *str++;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	1c5a      	adds	r2, r3, #1
 8009276:	607a      	str	r2, [r7, #4]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 800927c:	7dfa      	ldrb	r2, [r7, #23]
 800927e:	4b2f      	ldr	r3, [pc, #188]	@ (800933c <UG_PutString+0xe0>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009284:	429a      	cmp	r2, r3
 8009286:	d34e      	bcc.n	8009326 <UG_PutString+0xca>
 8009288:	7dfa      	ldrb	r2, [r7, #23]
 800928a:	4b2c      	ldr	r3, [pc, #176]	@ (800933c <UG_PutString+0xe0>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009290:	429a      	cmp	r2, r3
 8009292:	d848      	bhi.n	8009326 <UG_PutString+0xca>
      if ( chr == '\n' )
 8009294:	7dfb      	ldrb	r3, [r7, #23]
 8009296:	2b0a      	cmp	r3, #10
 8009298:	d104      	bne.n	80092a4 <UG_PutString+0x48>
      {
         xp = gui->x_dim;
 800929a:	4b28      	ldr	r3, [pc, #160]	@ (800933c <UG_PutString+0xe0>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	61fb      	str	r3, [r7, #28]
         continue;
 80092a2:	e041      	b.n	8009328 <UG_PutString+0xcc>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80092a4:	4b25      	ldr	r3, [pc, #148]	@ (800933c <UG_PutString+0xe0>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00a      	beq.n	80092c4 <UG_PutString+0x68>
 80092ae:	4b23      	ldr	r3, [pc, #140]	@ (800933c <UG_PutString+0xe0>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80092b4:	7df9      	ldrb	r1, [r7, #23]
 80092b6:	4b21      	ldr	r3, [pc, #132]	@ (800933c <UG_PutString+0xe0>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092bc:	1acb      	subs	r3, r1, r3
 80092be:	4413      	add	r3, r2
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	e003      	b.n	80092cc <UG_PutString+0x70>
 80092c4:	4b1d      	ldr	r3, [pc, #116]	@ (800933c <UG_PutString+0xe0>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 80092ce:	4b1b      	ldr	r3, [pc, #108]	@ (800933c <UG_PutString+0xe0>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	7db9      	ldrb	r1, [r7, #22]
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	440b      	add	r3, r1
 80092da:	429a      	cmp	r2, r3
 80092dc:	dc0c      	bgt.n	80092f8 <UG_PutString+0x9c>
      {
         xp = x;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 80092e2:	4b16      	ldr	r3, [pc, #88]	@ (800933c <UG_PutString+0xe0>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092e8:	4a14      	ldr	r2, [pc, #80]	@ (800933c <UG_PutString+0xe0>)
 80092ea:	6812      	ldr	r2, [r2, #0]
 80092ec:	f992 2061 	ldrsb.w	r2, [r2, #97]	@ 0x61
 80092f0:	4413      	add	r3, r2
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	4413      	add	r3, r2
 80092f6:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80092f8:	4b10      	ldr	r3, [pc, #64]	@ (800933c <UG_PutString+0xe0>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80092fe:	4b0f      	ldr	r3, [pc, #60]	@ (800933c <UG_PutString+0xe0>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009304:	7df8      	ldrb	r0, [r7, #23]
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	4613      	mov	r3, r2
 800930a:	69ba      	ldr	r2, [r7, #24]
 800930c:	69f9      	ldr	r1, [r7, #28]
 800930e:	f000 f817 	bl	8009340 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8009312:	7dbb      	ldrb	r3, [r7, #22]
 8009314:	4a09      	ldr	r2, [pc, #36]	@ (800933c <UG_PutString+0xe0>)
 8009316:	6812      	ldr	r2, [r2, #0]
 8009318:	f992 2060 	ldrsb.w	r2, [r2, #96]	@ 0x60
 800931c:	4413      	add	r3, r2
 800931e:	69fa      	ldr	r2, [r7, #28]
 8009320:	4413      	add	r3, r2
 8009322:	61fb      	str	r3, [r7, #28]
 8009324:	e000      	b.n	8009328 <UG_PutString+0xcc>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8009326:	bf00      	nop
   while ( *str != 0 )
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1a0      	bne.n	8009272 <UG_PutString+0x16>
   }
}
 8009330:	bf00      	nop
 8009332:	bf00      	nop
 8009334:	3720      	adds	r7, #32
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	20000aac 	.word	0x20000aac

08009340 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af02      	add	r7, sp, #8
 8009346:	60b9      	str	r1, [r7, #8]
 8009348:	607a      	str	r2, [r7, #4]
 800934a:	603b      	str	r3, [r7, #0]
 800934c:	4603      	mov	r3, r0
 800934e:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8009350:	4b07      	ldr	r3, [pc, #28]	@ (8009370 <UG_PutChar+0x30>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3344      	adds	r3, #68	@ 0x44
 8009356:	7bf8      	ldrb	r0, [r7, #15]
 8009358:	9301      	str	r3, [sp, #4]
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	68b9      	ldr	r1, [r7, #8]
 8009364:	f000 f826 	bl	80093b4 <_UG_PutChar>
}
 8009368:	bf00      	nop
 800936a:	3710      	adds	r7, #16
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}
 8009370:	20000aac 	.word	0x20000aac

08009374 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 800937c:	4b04      	ldr	r3, [pc, #16]	@ (8009390 <UG_SetForecolor+0x1c>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	665a      	str	r2, [r3, #100]	@ 0x64
}
 8009384:	bf00      	nop
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr
 8009390:	20000aac 	.word	0x20000aac

08009394 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 800939c:	4b04      	ldr	r3, [pc, #16]	@ (80093b0 <UG_SetBackcolor+0x1c>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80093a4:	bf00      	nop
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	20000aac 	.word	0x20000aac

080093b4 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 80093b4:	b590      	push	{r4, r7, lr}
 80093b6:	b091      	sub	sp, #68	@ 0x44
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60b9      	str	r1, [r7, #8]
 80093bc:	607a      	str	r2, [r7, #4]
 80093be:	603b      	str	r3, [r7, #0]
 80093c0:	4603      	mov	r3, r0
 80093c2:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 80093c4:	7bfb      	ldrb	r3, [r7, #15]
 80093c6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

   switch ( bt )
 80093ca:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80093ce:	2bfc      	cmp	r3, #252	@ 0xfc
 80093d0:	dc7e      	bgt.n	80094d0 <_UG_PutChar+0x11c>
 80093d2:	2bd6      	cmp	r3, #214	@ 0xd6
 80093d4:	da08      	bge.n	80093e8 <_UG_PutChar+0x34>
 80093d6:	2bc4      	cmp	r3, #196	@ 0xc4
 80093d8:	d06e      	beq.n	80094b8 <_UG_PutChar+0x104>
 80093da:	2bc4      	cmp	r3, #196	@ 0xc4
 80093dc:	dc78      	bgt.n	80094d0 <_UG_PutChar+0x11c>
 80093de:	2bb0      	cmp	r3, #176	@ 0xb0
 80093e0:	d072      	beq.n	80094c8 <_UG_PutChar+0x114>
 80093e2:	2bb5      	cmp	r3, #181	@ 0xb5
 80093e4:	d06c      	beq.n	80094c0 <_UG_PutChar+0x10c>
 80093e6:	e073      	b.n	80094d0 <_UG_PutChar+0x11c>
 80093e8:	3bd6      	subs	r3, #214	@ 0xd6
 80093ea:	2b26      	cmp	r3, #38	@ 0x26
 80093ec:	d870      	bhi.n	80094d0 <_UG_PutChar+0x11c>
 80093ee:	a201      	add	r2, pc, #4	@ (adr r2, 80093f4 <_UG_PutChar+0x40>)
 80093f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f4:	08009499 	.word	0x08009499
 80093f8:	080094d1 	.word	0x080094d1
 80093fc:	080094d1 	.word	0x080094d1
 8009400:	080094d1 	.word	0x080094d1
 8009404:	080094d1 	.word	0x080094d1
 8009408:	080094d1 	.word	0x080094d1
 800940c:	080094a9 	.word	0x080094a9
 8009410:	080094d1 	.word	0x080094d1
 8009414:	080094d1 	.word	0x080094d1
 8009418:	080094d1 	.word	0x080094d1
 800941c:	080094d1 	.word	0x080094d1
 8009420:	080094d1 	.word	0x080094d1
 8009424:	080094d1 	.word	0x080094d1
 8009428:	080094d1 	.word	0x080094d1
 800942c:	080094b1 	.word	0x080094b1
 8009430:	080094d1 	.word	0x080094d1
 8009434:	080094d1 	.word	0x080094d1
 8009438:	080094d1 	.word	0x080094d1
 800943c:	080094d1 	.word	0x080094d1
 8009440:	080094d1 	.word	0x080094d1
 8009444:	080094d1 	.word	0x080094d1
 8009448:	080094d1 	.word	0x080094d1
 800944c:	080094d1 	.word	0x080094d1
 8009450:	080094d1 	.word	0x080094d1
 8009454:	080094d1 	.word	0x080094d1
 8009458:	080094d1 	.word	0x080094d1
 800945c:	080094d1 	.word	0x080094d1
 8009460:	080094d1 	.word	0x080094d1
 8009464:	080094d1 	.word	0x080094d1
 8009468:	080094d1 	.word	0x080094d1
 800946c:	080094d1 	.word	0x080094d1
 8009470:	080094d1 	.word	0x080094d1
 8009474:	08009491 	.word	0x08009491
 8009478:	080094d1 	.word	0x080094d1
 800947c:	080094d1 	.word	0x080094d1
 8009480:	080094d1 	.word	0x080094d1
 8009484:	080094d1 	.word	0x080094d1
 8009488:	080094d1 	.word	0x080094d1
 800948c:	080094a1 	.word	0x080094a1
   {
      case 0xF6: bt = 0x94; break; // 
 8009490:	2394      	movs	r3, #148	@ 0x94
 8009492:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009496:	e01b      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 8009498:	2399      	movs	r3, #153	@ 0x99
 800949a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800949e:	e017      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 80094a0:	2381      	movs	r3, #129	@ 0x81
 80094a2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094a6:	e013      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 80094a8:	239a      	movs	r3, #154	@ 0x9a
 80094aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094ae:	e00f      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 80094b0:	2384      	movs	r3, #132	@ 0x84
 80094b2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094b6:	e00b      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 80094b8:	238e      	movs	r3, #142	@ 0x8e
 80094ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094be:	e007      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 80094c0:	23e6      	movs	r3, #230	@ 0xe6
 80094c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094c6:	e003      	b.n	80094d0 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 80094c8:	23f8      	movs	r3, #248	@ 0xf8
 80094ca:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80094ce:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 80094d0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80094d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094d6:	691b      	ldr	r3, [r3, #16]
 80094d8:	429a      	cmp	r2, r3
 80094da:	f0c0 8206 	bcc.w	80098ea <_UG_PutChar+0x536>
 80094de:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80094e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094e4:	695b      	ldr	r3, [r3, #20]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	f200 81ff 	bhi.w	80098ea <_UG_PutChar+0x536>
   
   yo = y;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   bn = font->char_width;
 80094f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	627b      	str	r3, [r7, #36]	@ 0x24
   if ( !bn ) return;
 80094f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 81f8 	beq.w	80098ee <_UG_PutChar+0x53a>
   bn >>= 3;
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	08db      	lsrs	r3, r3, #3
 8009502:	627b      	str	r3, [r7, #36]	@ 0x24
   if ( font->char_width % 8 ) bn++;
 8009504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	f003 0307 	and.w	r3, r3, #7
 800950c:	2b00      	cmp	r3, #0
 800950e:	d002      	beq.n	8009516 <_UG_PutChar+0x162>
 8009510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009512:	3301      	adds	r3, #1
 8009514:	627b      	str	r3, [r7, #36]	@ 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8009516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d009      	beq.n	8009532 <_UG_PutChar+0x17e>
 800951e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009520:	699a      	ldr	r2, [r3, #24]
 8009522:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8009526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	1acb      	subs	r3, r1, r3
 800952c:	4413      	add	r3, r2
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	e001      	b.n	8009536 <_UG_PutChar+0x182>
 8009532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8009538:	4b90      	ldr	r3, [pc, #576]	@ (800977c <_UG_PutChar+0x3c8>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009540:	f003 0302 	and.w	r3, r3, #2
 8009544:	2b00      	cmp	r3, #0
 8009546:	f000 80e3 	beq.w	8009710 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800954a:	4b8c      	ldr	r3, [pc, #560]	@ (800977c <_UG_PutChar+0x3c8>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009552:	461c      	mov	r4, r3
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	4413      	add	r3, r2
 800955a:	3b01      	subs	r3, #1
 800955c:	4619      	mov	r1, r3
 800955e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009560:	68da      	ldr	r2, [r3, #12]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4413      	add	r3, r2
 8009566:	3b01      	subs	r3, #1
 8009568:	460a      	mov	r2, r1
 800956a:	6879      	ldr	r1, [r7, #4]
 800956c:	68b8      	ldr	r0, [r7, #8]
 800956e:	47a0      	blx	r4
 8009570:	4603      	mov	r3, r0
 8009572:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 8009574:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009576:	791b      	ldrb	r3, [r3, #4]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d14f      	bne.n	800961c <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 800957c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009580:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009588:	68d2      	ldr	r2, [r2, #12]
 800958a:	fb03 f202 	mul.w	r2, r3, r2
 800958e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009590:	fb02 f303 	mul.w	r3, r2, r3
 8009594:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 8009596:	2300      	movs	r3, #0
 8009598:	63bb      	str	r3, [r7, #56]	@ 0x38
 800959a:	e038      	b.n	800960e <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	62bb      	str	r3, [r7, #40]	@ 0x28
			 for( i=0;i<bn;i++ )
 80095a0:	2300      	movs	r3, #0
 80095a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095a4:	e02c      	b.n	8009600 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 80095a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	1c59      	adds	r1, r3, #1
 80095ae:	61f9      	str	r1, [r7, #28]
 80095b0:	4413      	add	r3, r2
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				for( k=0;(k<8) && c;k++ )
 80095b8:	2300      	movs	r3, #0
 80095ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80095bc:	e017      	b.n	80095ee <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 80095be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095c2:	f003 0301 	and.w	r3, r3, #1
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d003      	beq.n	80095d2 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	6838      	ldr	r0, [r7, #0]
 80095ce:	4798      	blx	r3
 80095d0:	e002      	b.n	80095d8 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80095d6:	4798      	blx	r3
				   }
				   b >>= 1;
 80095d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095dc:	085b      	lsrs	r3, r3, #1
 80095de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				   c--;
 80095e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e4:	3b01      	subs	r3, #1
 80095e6:	62bb      	str	r3, [r7, #40]	@ 0x28
				for( k=0;(k<8) && c;k++ )
 80095e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ea:	3301      	adds	r3, #1
 80095ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095f0:	2b07      	cmp	r3, #7
 80095f2:	d802      	bhi.n	80095fa <_UG_PutChar+0x246>
 80095f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e1      	bne.n	80095be <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 80095fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095fc:	3301      	adds	r3, #1
 80095fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009600:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009604:	429a      	cmp	r2, r3
 8009606:	d3ce      	bcc.n	80095a6 <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 8009608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800960a:	3301      	adds	r3, #1
 800960c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800960e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	461a      	mov	r2, r3
 8009614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009616:	4293      	cmp	r3, r2
 8009618:	d3c0      	bcc.n	800959c <_UG_PutChar+0x1e8>
 800961a:	e169      	b.n	80098f0 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 800961c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800961e:	791b      	ldrb	r3, [r3, #4]
 8009620:	2b01      	cmp	r3, #1
 8009622:	f040 8165 	bne.w	80098f0 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8009626:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800962a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	1ad3      	subs	r3, r2, r3
 8009630:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009632:	68d2      	ldr	r2, [r2, #12]
 8009634:	fb02 f303 	mul.w	r3, r2, r3
 8009638:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800963a:	6892      	ldr	r2, [r2, #8]
 800963c:	fb02 f303 	mul.w	r3, r2, r3
 8009640:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8009642:	2300      	movs	r3, #0
 8009644:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009646:	e05c      	b.n	8009702 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 8009648:	2300      	movs	r3, #0
 800964a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800964c:	e04a      	b.n	80096e4 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 800964e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	1c59      	adds	r1, r3, #1
 8009656:	61f9      	str	r1, [r7, #28]
 8009658:	4413      	add	r3, r2
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	b2db      	uxtb	r3, r3
 8009664:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009668:	fb03 f202 	mul.w	r2, r3, r2
 800966c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800966e:	b2db      	uxtb	r3, r3
 8009670:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8009674:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8009678:	fb01 f303 	mul.w	r3, r1, r3
 800967c:	4413      	add	r3, r2
 800967e:	0a1b      	lsrs	r3, r3, #8
 8009680:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009688:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 800968c:	fb03 f101 	mul.w	r1, r3, r1
 8009690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009692:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009696:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 800969a:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 800969e:	fb00 f303 	mul.w	r3, r0, r3
 80096a2:	440b      	add	r3, r1
 80096a4:	0a1b      	lsrs	r3, r3, #8
 80096a6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80096aa:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80096b2:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 80096b6:	fb03 f101 	mul.w	r1, r3, r1
 80096ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80096c0:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 80096c4:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 80096c8:	fb00 f303 	mul.w	r3, r0, r3
 80096cc:	440b      	add	r3, r1
 80096ce:	0a1b      	lsrs	r3, r3, #8
 80096d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80096d4:	4313      	orrs	r3, r2
 80096d6:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	6978      	ldr	r0, [r7, #20]
 80096dc:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 80096de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096e0:	3301      	adds	r3, #1
 80096e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d3b0      	bcc.n	800964e <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 80096ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	461a      	mov	r2, r3
 80096f2:	69bb      	ldr	r3, [r7, #24]
 80096f4:	1ad3      	subs	r3, r2, r3
 80096f6:	69fa      	ldr	r2, [r7, #28]
 80096f8:	4413      	add	r3, r2
 80096fa:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	3301      	adds	r3, #1
 8009700:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	461a      	mov	r2, r3
 8009708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800970a:	4293      	cmp	r3, r2
 800970c:	d39c      	bcc.n	8009648 <_UG_PutChar+0x294>
 800970e:	e0ef      	b.n	80098f0 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8009710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009712:	791b      	ldrb	r3, [r3, #4]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d162      	bne.n	80097de <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8009718:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800971c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	1ad3      	subs	r3, r2, r3
 8009722:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009724:	68d2      	ldr	r2, [r2, #12]
 8009726:	fb03 f202 	mul.w	r2, r3, r2
 800972a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800972c:	fb02 f303 	mul.w	r3, r2, r3
 8009730:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8009732:	2300      	movs	r3, #0
 8009734:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009736:	e04b      	b.n	80097d0 <_UG_PutChar+0x41c>
         {
           xo = x;
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	633b      	str	r3, [r7, #48]	@ 0x30
           c=actual_char_width;
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	62bb      	str	r3, [r7, #40]	@ 0x28
           for( i=0;i<bn;i++ )
 8009740:	2300      	movs	r3, #0
 8009742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009744:	e03a      	b.n	80097bc <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 8009746:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	1c59      	adds	r1, r3, #1
 800974e:	61f9      	str	r1, [r7, #28]
 8009750:	4413      	add	r3, r2
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
             for( k=0;(k<8) && c;k++ )
 8009758:	2300      	movs	r3, #0
 800975a:	637b      	str	r3, [r7, #52]	@ 0x34
 800975c:	e025      	b.n	80097aa <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 800975e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009762:	f003 0301 	and.w	r3, r3, #1
 8009766:	2b00      	cmp	r3, #0
 8009768:	d00a      	beq.n	8009780 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 800976a:	4b04      	ldr	r3, [pc, #16]	@ (800977c <_UG_PutChar+0x3c8>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009772:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	4798      	blx	r3
 8009778:	e009      	b.n	800978e <_UG_PutChar+0x3da>
 800977a:	bf00      	nop
 800977c:	20000aac 	.word	0x20000aac
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8009780:	4b5d      	ldr	r3, [pc, #372]	@ (80098f8 <_UG_PutChar+0x544>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009788:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800978a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800978c:	4798      	blx	r3
               }
               b >>= 1;
 800978e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009792:	085b      	lsrs	r3, r3, #1
 8009794:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
               xo++;
 8009798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979a:	3301      	adds	r3, #1
 800979c:	633b      	str	r3, [r7, #48]	@ 0x30
               c--;
 800979e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a0:	3b01      	subs	r3, #1
 80097a2:	62bb      	str	r3, [r7, #40]	@ 0x28
             for( k=0;(k<8) && c;k++ )
 80097a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a6:	3301      	adds	r3, #1
 80097a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80097aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ac:	2b07      	cmp	r3, #7
 80097ae:	d802      	bhi.n	80097b6 <_UG_PutChar+0x402>
 80097b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1d3      	bne.n	800975e <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 80097b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097b8:	3301      	adds	r3, #1
 80097ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d3c0      	bcc.n	8009746 <_UG_PutChar+0x392>
             }
           }
           yo++;
 80097c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c6:	3301      	adds	r3, #1
 80097c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
         for( j=0;j<font->char_height;j++ )
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	3301      	adds	r3, #1
 80097ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80097d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	461a      	mov	r2, r3
 80097d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d8:	4293      	cmp	r3, r2
 80097da:	d3ad      	bcc.n	8009738 <_UG_PutChar+0x384>
 80097dc:	e088      	b.n	80098f0 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 80097de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097e0:	791b      	ldrb	r3, [r3, #4]
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	f040 8084 	bne.w	80098f0 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80097e8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80097ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097ee:	691b      	ldr	r3, [r3, #16]
 80097f0:	1ad3      	subs	r3, r2, r3
 80097f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097f4:	68d2      	ldr	r2, [r2, #12]
 80097f6:	fb02 f303 	mul.w	r3, r2, r3
 80097fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097fc:	6892      	ldr	r2, [r2, #8]
 80097fe:	fb02 f303 	mul.w	r3, r2, r3
 8009802:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8009804:	2300      	movs	r3, #0
 8009806:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009808:	e068      	b.n	80098dc <_UG_PutChar+0x528>
         {
            xo = x;
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	633b      	str	r3, [r7, #48]	@ 0x30
            for( i=0;i<actual_char_width;i++ )
 800980e:	2300      	movs	r3, #0
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009812:	e051      	b.n	80098b8 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8009814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	1c59      	adds	r1, r3, #1
 800981c:	61f9      	str	r1, [r7, #28]
 800981e:	4413      	add	r3, r2
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	b2db      	uxtb	r3, r3
 800982a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800982e:	fb03 f202 	mul.w	r2, r3, r2
 8009832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009834:	b2db      	uxtb	r3, r3
 8009836:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 800983a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800983e:	fb01 f303 	mul.w	r3, r1, r3
 8009842:	4413      	add	r3, r2
 8009844:	0a1b      	lsrs	r3, r3, #8
 8009846:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800984e:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8009852:	fb03 f101 	mul.w	r1, r3, r1
 8009856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009858:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800985c:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8009860:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 8009864:	fb00 f303 	mul.w	r3, r0, r3
 8009868:	440b      	add	r3, r1
 800986a:	0a1b      	lsrs	r3, r3, #8
 800986c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8009870:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009878:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 800987c:	fb03 f101 	mul.w	r1, r3, r1
 8009880:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009882:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009886:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 800988a:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 800988e:	fb00 f303 	mul.w	r3, r0, r3
 8009892:	440b      	add	r3, r1
 8009894:	0a1b      	lsrs	r3, r3, #8
 8009896:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800989a:	4313      	orrs	r3, r2
 800989c:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 800989e:	4b16      	ldr	r3, [pc, #88]	@ (80098f8 <_UG_PutChar+0x544>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	4798      	blx	r3
               xo++;
 80098ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ae:	3301      	adds	r3, #1
 80098b0:	633b      	str	r3, [r7, #48]	@ 0x30
            for( i=0;i<actual_char_width;i++ )
 80098b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b4:	3301      	adds	r3, #1
 80098b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d3a9      	bcc.n	8009814 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 80098c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	461a      	mov	r2, r3
 80098c6:	69bb      	ldr	r3, [r7, #24]
 80098c8:	1ad3      	subs	r3, r2, r3
 80098ca:	69fa      	ldr	r2, [r7, #28]
 80098cc:	4413      	add	r3, r2
 80098ce:	61fb      	str	r3, [r7, #28]
            yo++;
 80098d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d2:	3301      	adds	r3, #1
 80098d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
         for( j=0;j<font->char_height;j++ )
 80098d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d8:	3301      	adds	r3, #1
 80098da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	461a      	mov	r2, r3
 80098e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d390      	bcc.n	800980a <_UG_PutChar+0x456>
 80098e8:	e002      	b.n	80098f0 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 80098ea:	bf00      	nop
 80098ec:	e000      	b.n	80098f0 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 80098ee:	bf00      	nop
         }
      }
   }
}
 80098f0:	3744      	adds	r7, #68	@ 0x44
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd90      	pop	{r4, r7, pc}
 80098f6:	bf00      	nop
 80098f8:	20000aac 	.word	0x20000aac

080098fc <malloc>:
 80098fc:	4b02      	ldr	r3, [pc, #8]	@ (8009908 <malloc+0xc>)
 80098fe:	4601      	mov	r1, r0
 8009900:	6818      	ldr	r0, [r3, #0]
 8009902:	f000 b82d 	b.w	8009960 <_malloc_r>
 8009906:	bf00      	nop
 8009908:	20000030 	.word	0x20000030

0800990c <free>:
 800990c:	4b02      	ldr	r3, [pc, #8]	@ (8009918 <free+0xc>)
 800990e:	4601      	mov	r1, r0
 8009910:	6818      	ldr	r0, [r3, #0]
 8009912:	f000 bc09 	b.w	800a128 <_free_r>
 8009916:	bf00      	nop
 8009918:	20000030 	.word	0x20000030

0800991c <sbrk_aligned>:
 800991c:	b570      	push	{r4, r5, r6, lr}
 800991e:	4e0f      	ldr	r6, [pc, #60]	@ (800995c <sbrk_aligned+0x40>)
 8009920:	460c      	mov	r4, r1
 8009922:	6831      	ldr	r1, [r6, #0]
 8009924:	4605      	mov	r5, r0
 8009926:	b911      	cbnz	r1, 800992e <sbrk_aligned+0x12>
 8009928:	f000 fb90 	bl	800a04c <_sbrk_r>
 800992c:	6030      	str	r0, [r6, #0]
 800992e:	4621      	mov	r1, r4
 8009930:	4628      	mov	r0, r5
 8009932:	f000 fb8b 	bl	800a04c <_sbrk_r>
 8009936:	1c43      	adds	r3, r0, #1
 8009938:	d103      	bne.n	8009942 <sbrk_aligned+0x26>
 800993a:	f04f 34ff 	mov.w	r4, #4294967295
 800993e:	4620      	mov	r0, r4
 8009940:	bd70      	pop	{r4, r5, r6, pc}
 8009942:	1cc4      	adds	r4, r0, #3
 8009944:	f024 0403 	bic.w	r4, r4, #3
 8009948:	42a0      	cmp	r0, r4
 800994a:	d0f8      	beq.n	800993e <sbrk_aligned+0x22>
 800994c:	1a21      	subs	r1, r4, r0
 800994e:	4628      	mov	r0, r5
 8009950:	f000 fb7c 	bl	800a04c <_sbrk_r>
 8009954:	3001      	adds	r0, #1
 8009956:	d1f2      	bne.n	800993e <sbrk_aligned+0x22>
 8009958:	e7ef      	b.n	800993a <sbrk_aligned+0x1e>
 800995a:	bf00      	nop
 800995c:	20000ab0 	.word	0x20000ab0

08009960 <_malloc_r>:
 8009960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009964:	1ccd      	adds	r5, r1, #3
 8009966:	f025 0503 	bic.w	r5, r5, #3
 800996a:	3508      	adds	r5, #8
 800996c:	2d0c      	cmp	r5, #12
 800996e:	bf38      	it	cc
 8009970:	250c      	movcc	r5, #12
 8009972:	2d00      	cmp	r5, #0
 8009974:	4606      	mov	r6, r0
 8009976:	db01      	blt.n	800997c <_malloc_r+0x1c>
 8009978:	42a9      	cmp	r1, r5
 800997a:	d904      	bls.n	8009986 <_malloc_r+0x26>
 800997c:	230c      	movs	r3, #12
 800997e:	6033      	str	r3, [r6, #0]
 8009980:	2000      	movs	r0, #0
 8009982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a5c <_malloc_r+0xfc>
 800998a:	f000 f869 	bl	8009a60 <__malloc_lock>
 800998e:	f8d8 3000 	ldr.w	r3, [r8]
 8009992:	461c      	mov	r4, r3
 8009994:	bb44      	cbnz	r4, 80099e8 <_malloc_r+0x88>
 8009996:	4629      	mov	r1, r5
 8009998:	4630      	mov	r0, r6
 800999a:	f7ff ffbf 	bl	800991c <sbrk_aligned>
 800999e:	1c43      	adds	r3, r0, #1
 80099a0:	4604      	mov	r4, r0
 80099a2:	d158      	bne.n	8009a56 <_malloc_r+0xf6>
 80099a4:	f8d8 4000 	ldr.w	r4, [r8]
 80099a8:	4627      	mov	r7, r4
 80099aa:	2f00      	cmp	r7, #0
 80099ac:	d143      	bne.n	8009a36 <_malloc_r+0xd6>
 80099ae:	2c00      	cmp	r4, #0
 80099b0:	d04b      	beq.n	8009a4a <_malloc_r+0xea>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	4639      	mov	r1, r7
 80099b6:	4630      	mov	r0, r6
 80099b8:	eb04 0903 	add.w	r9, r4, r3
 80099bc:	f000 fb46 	bl	800a04c <_sbrk_r>
 80099c0:	4581      	cmp	r9, r0
 80099c2:	d142      	bne.n	8009a4a <_malloc_r+0xea>
 80099c4:	6821      	ldr	r1, [r4, #0]
 80099c6:	1a6d      	subs	r5, r5, r1
 80099c8:	4629      	mov	r1, r5
 80099ca:	4630      	mov	r0, r6
 80099cc:	f7ff ffa6 	bl	800991c <sbrk_aligned>
 80099d0:	3001      	adds	r0, #1
 80099d2:	d03a      	beq.n	8009a4a <_malloc_r+0xea>
 80099d4:	6823      	ldr	r3, [r4, #0]
 80099d6:	442b      	add	r3, r5
 80099d8:	6023      	str	r3, [r4, #0]
 80099da:	f8d8 3000 	ldr.w	r3, [r8]
 80099de:	685a      	ldr	r2, [r3, #4]
 80099e0:	bb62      	cbnz	r2, 8009a3c <_malloc_r+0xdc>
 80099e2:	f8c8 7000 	str.w	r7, [r8]
 80099e6:	e00f      	b.n	8009a08 <_malloc_r+0xa8>
 80099e8:	6822      	ldr	r2, [r4, #0]
 80099ea:	1b52      	subs	r2, r2, r5
 80099ec:	d420      	bmi.n	8009a30 <_malloc_r+0xd0>
 80099ee:	2a0b      	cmp	r2, #11
 80099f0:	d917      	bls.n	8009a22 <_malloc_r+0xc2>
 80099f2:	1961      	adds	r1, r4, r5
 80099f4:	42a3      	cmp	r3, r4
 80099f6:	6025      	str	r5, [r4, #0]
 80099f8:	bf18      	it	ne
 80099fa:	6059      	strne	r1, [r3, #4]
 80099fc:	6863      	ldr	r3, [r4, #4]
 80099fe:	bf08      	it	eq
 8009a00:	f8c8 1000 	streq.w	r1, [r8]
 8009a04:	5162      	str	r2, [r4, r5]
 8009a06:	604b      	str	r3, [r1, #4]
 8009a08:	4630      	mov	r0, r6
 8009a0a:	f000 f82f 	bl	8009a6c <__malloc_unlock>
 8009a0e:	f104 000b 	add.w	r0, r4, #11
 8009a12:	1d23      	adds	r3, r4, #4
 8009a14:	f020 0007 	bic.w	r0, r0, #7
 8009a18:	1ac2      	subs	r2, r0, r3
 8009a1a:	bf1c      	itt	ne
 8009a1c:	1a1b      	subne	r3, r3, r0
 8009a1e:	50a3      	strne	r3, [r4, r2]
 8009a20:	e7af      	b.n	8009982 <_malloc_r+0x22>
 8009a22:	6862      	ldr	r2, [r4, #4]
 8009a24:	42a3      	cmp	r3, r4
 8009a26:	bf0c      	ite	eq
 8009a28:	f8c8 2000 	streq.w	r2, [r8]
 8009a2c:	605a      	strne	r2, [r3, #4]
 8009a2e:	e7eb      	b.n	8009a08 <_malloc_r+0xa8>
 8009a30:	4623      	mov	r3, r4
 8009a32:	6864      	ldr	r4, [r4, #4]
 8009a34:	e7ae      	b.n	8009994 <_malloc_r+0x34>
 8009a36:	463c      	mov	r4, r7
 8009a38:	687f      	ldr	r7, [r7, #4]
 8009a3a:	e7b6      	b.n	80099aa <_malloc_r+0x4a>
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	42a3      	cmp	r3, r4
 8009a42:	d1fb      	bne.n	8009a3c <_malloc_r+0xdc>
 8009a44:	2300      	movs	r3, #0
 8009a46:	6053      	str	r3, [r2, #4]
 8009a48:	e7de      	b.n	8009a08 <_malloc_r+0xa8>
 8009a4a:	230c      	movs	r3, #12
 8009a4c:	6033      	str	r3, [r6, #0]
 8009a4e:	4630      	mov	r0, r6
 8009a50:	f000 f80c 	bl	8009a6c <__malloc_unlock>
 8009a54:	e794      	b.n	8009980 <_malloc_r+0x20>
 8009a56:	6005      	str	r5, [r0, #0]
 8009a58:	e7d6      	b.n	8009a08 <_malloc_r+0xa8>
 8009a5a:	bf00      	nop
 8009a5c:	20000ab4 	.word	0x20000ab4

08009a60 <__malloc_lock>:
 8009a60:	4801      	ldr	r0, [pc, #4]	@ (8009a68 <__malloc_lock+0x8>)
 8009a62:	f000 bb40 	b.w	800a0e6 <__retarget_lock_acquire_recursive>
 8009a66:	bf00      	nop
 8009a68:	20000bf8 	.word	0x20000bf8

08009a6c <__malloc_unlock>:
 8009a6c:	4801      	ldr	r0, [pc, #4]	@ (8009a74 <__malloc_unlock+0x8>)
 8009a6e:	f000 bb3b 	b.w	800a0e8 <__retarget_lock_release_recursive>
 8009a72:	bf00      	nop
 8009a74:	20000bf8 	.word	0x20000bf8

08009a78 <srand>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4b10      	ldr	r3, [pc, #64]	@ (8009abc <srand+0x44>)
 8009a7c:	681d      	ldr	r5, [r3, #0]
 8009a7e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009a80:	4604      	mov	r4, r0
 8009a82:	b9b3      	cbnz	r3, 8009ab2 <srand+0x3a>
 8009a84:	2018      	movs	r0, #24
 8009a86:	f7ff ff39 	bl	80098fc <malloc>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	6328      	str	r0, [r5, #48]	@ 0x30
 8009a8e:	b920      	cbnz	r0, 8009a9a <srand+0x22>
 8009a90:	4b0b      	ldr	r3, [pc, #44]	@ (8009ac0 <srand+0x48>)
 8009a92:	480c      	ldr	r0, [pc, #48]	@ (8009ac4 <srand+0x4c>)
 8009a94:	2146      	movs	r1, #70	@ 0x46
 8009a96:	f000 fb29 	bl	800a0ec <__assert_func>
 8009a9a:	490b      	ldr	r1, [pc, #44]	@ (8009ac8 <srand+0x50>)
 8009a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <srand+0x54>)
 8009a9e:	e9c0 1300 	strd	r1, r3, [r0]
 8009aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <srand+0x58>)
 8009aa4:	6083      	str	r3, [r0, #8]
 8009aa6:	230b      	movs	r3, #11
 8009aa8:	8183      	strh	r3, [r0, #12]
 8009aaa:	2100      	movs	r1, #0
 8009aac:	2001      	movs	r0, #1
 8009aae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009ab2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	611c      	str	r4, [r3, #16]
 8009ab8:	615a      	str	r2, [r3, #20]
 8009aba:	bd38      	pop	{r3, r4, r5, pc}
 8009abc:	20000030 	.word	0x20000030
 8009ac0:	08061694 	.word	0x08061694
 8009ac4:	080616ab 	.word	0x080616ab
 8009ac8:	abcd330e 	.word	0xabcd330e
 8009acc:	e66d1234 	.word	0xe66d1234
 8009ad0:	0005deec 	.word	0x0005deec

08009ad4 <std>:
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	b510      	push	{r4, lr}
 8009ad8:	4604      	mov	r4, r0
 8009ada:	e9c0 3300 	strd	r3, r3, [r0]
 8009ade:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ae2:	6083      	str	r3, [r0, #8]
 8009ae4:	8181      	strh	r1, [r0, #12]
 8009ae6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009ae8:	81c2      	strh	r2, [r0, #14]
 8009aea:	6183      	str	r3, [r0, #24]
 8009aec:	4619      	mov	r1, r3
 8009aee:	2208      	movs	r2, #8
 8009af0:	305c      	adds	r0, #92	@ 0x5c
 8009af2:	f000 fa6f 	bl	8009fd4 <memset>
 8009af6:	4b0d      	ldr	r3, [pc, #52]	@ (8009b2c <std+0x58>)
 8009af8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009afa:	4b0d      	ldr	r3, [pc, #52]	@ (8009b30 <std+0x5c>)
 8009afc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009afe:	4b0d      	ldr	r3, [pc, #52]	@ (8009b34 <std+0x60>)
 8009b00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b02:	4b0d      	ldr	r3, [pc, #52]	@ (8009b38 <std+0x64>)
 8009b04:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b06:	4b0d      	ldr	r3, [pc, #52]	@ (8009b3c <std+0x68>)
 8009b08:	6224      	str	r4, [r4, #32]
 8009b0a:	429c      	cmp	r4, r3
 8009b0c:	d006      	beq.n	8009b1c <std+0x48>
 8009b0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b12:	4294      	cmp	r4, r2
 8009b14:	d002      	beq.n	8009b1c <std+0x48>
 8009b16:	33d0      	adds	r3, #208	@ 0xd0
 8009b18:	429c      	cmp	r4, r3
 8009b1a:	d105      	bne.n	8009b28 <std+0x54>
 8009b1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b24:	f000 bade 	b.w	800a0e4 <__retarget_lock_init_recursive>
 8009b28:	bd10      	pop	{r4, pc}
 8009b2a:	bf00      	nop
 8009b2c:	08009e25 	.word	0x08009e25
 8009b30:	08009e47 	.word	0x08009e47
 8009b34:	08009e7f 	.word	0x08009e7f
 8009b38:	08009ea3 	.word	0x08009ea3
 8009b3c:	20000ab8 	.word	0x20000ab8

08009b40 <stdio_exit_handler>:
 8009b40:	4a02      	ldr	r2, [pc, #8]	@ (8009b4c <stdio_exit_handler+0xc>)
 8009b42:	4903      	ldr	r1, [pc, #12]	@ (8009b50 <stdio_exit_handler+0x10>)
 8009b44:	4803      	ldr	r0, [pc, #12]	@ (8009b54 <stdio_exit_handler+0x14>)
 8009b46:	f000 b869 	b.w	8009c1c <_fwalk_sglue>
 8009b4a:	bf00      	nop
 8009b4c:	20000024 	.word	0x20000024
 8009b50:	0800ab15 	.word	0x0800ab15
 8009b54:	20000034 	.word	0x20000034

08009b58 <cleanup_stdio>:
 8009b58:	6841      	ldr	r1, [r0, #4]
 8009b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b8c <cleanup_stdio+0x34>)
 8009b5c:	4299      	cmp	r1, r3
 8009b5e:	b510      	push	{r4, lr}
 8009b60:	4604      	mov	r4, r0
 8009b62:	d001      	beq.n	8009b68 <cleanup_stdio+0x10>
 8009b64:	f000 ffd6 	bl	800ab14 <_fflush_r>
 8009b68:	68a1      	ldr	r1, [r4, #8]
 8009b6a:	4b09      	ldr	r3, [pc, #36]	@ (8009b90 <cleanup_stdio+0x38>)
 8009b6c:	4299      	cmp	r1, r3
 8009b6e:	d002      	beq.n	8009b76 <cleanup_stdio+0x1e>
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 ffcf 	bl	800ab14 <_fflush_r>
 8009b76:	68e1      	ldr	r1, [r4, #12]
 8009b78:	4b06      	ldr	r3, [pc, #24]	@ (8009b94 <cleanup_stdio+0x3c>)
 8009b7a:	4299      	cmp	r1, r3
 8009b7c:	d004      	beq.n	8009b88 <cleanup_stdio+0x30>
 8009b7e:	4620      	mov	r0, r4
 8009b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b84:	f000 bfc6 	b.w	800ab14 <_fflush_r>
 8009b88:	bd10      	pop	{r4, pc}
 8009b8a:	bf00      	nop
 8009b8c:	20000ab8 	.word	0x20000ab8
 8009b90:	20000b20 	.word	0x20000b20
 8009b94:	20000b88 	.word	0x20000b88

08009b98 <global_stdio_init.part.0>:
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8009bc8 <global_stdio_init.part.0+0x30>)
 8009b9c:	4c0b      	ldr	r4, [pc, #44]	@ (8009bcc <global_stdio_init.part.0+0x34>)
 8009b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8009bd0 <global_stdio_init.part.0+0x38>)
 8009ba0:	601a      	str	r2, [r3, #0]
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	2104      	movs	r1, #4
 8009ba8:	f7ff ff94 	bl	8009ad4 <std>
 8009bac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	2109      	movs	r1, #9
 8009bb4:	f7ff ff8e 	bl	8009ad4 <std>
 8009bb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009bbc:	2202      	movs	r2, #2
 8009bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bc2:	2112      	movs	r1, #18
 8009bc4:	f7ff bf86 	b.w	8009ad4 <std>
 8009bc8:	20000bf0 	.word	0x20000bf0
 8009bcc:	20000ab8 	.word	0x20000ab8
 8009bd0:	08009b41 	.word	0x08009b41

08009bd4 <__sfp_lock_acquire>:
 8009bd4:	4801      	ldr	r0, [pc, #4]	@ (8009bdc <__sfp_lock_acquire+0x8>)
 8009bd6:	f000 ba86 	b.w	800a0e6 <__retarget_lock_acquire_recursive>
 8009bda:	bf00      	nop
 8009bdc:	20000bf9 	.word	0x20000bf9

08009be0 <__sfp_lock_release>:
 8009be0:	4801      	ldr	r0, [pc, #4]	@ (8009be8 <__sfp_lock_release+0x8>)
 8009be2:	f000 ba81 	b.w	800a0e8 <__retarget_lock_release_recursive>
 8009be6:	bf00      	nop
 8009be8:	20000bf9 	.word	0x20000bf9

08009bec <__sinit>:
 8009bec:	b510      	push	{r4, lr}
 8009bee:	4604      	mov	r4, r0
 8009bf0:	f7ff fff0 	bl	8009bd4 <__sfp_lock_acquire>
 8009bf4:	6a23      	ldr	r3, [r4, #32]
 8009bf6:	b11b      	cbz	r3, 8009c00 <__sinit+0x14>
 8009bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bfc:	f7ff bff0 	b.w	8009be0 <__sfp_lock_release>
 8009c00:	4b04      	ldr	r3, [pc, #16]	@ (8009c14 <__sinit+0x28>)
 8009c02:	6223      	str	r3, [r4, #32]
 8009c04:	4b04      	ldr	r3, [pc, #16]	@ (8009c18 <__sinit+0x2c>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1f5      	bne.n	8009bf8 <__sinit+0xc>
 8009c0c:	f7ff ffc4 	bl	8009b98 <global_stdio_init.part.0>
 8009c10:	e7f2      	b.n	8009bf8 <__sinit+0xc>
 8009c12:	bf00      	nop
 8009c14:	08009b59 	.word	0x08009b59
 8009c18:	20000bf0 	.word	0x20000bf0

08009c1c <_fwalk_sglue>:
 8009c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c20:	4607      	mov	r7, r0
 8009c22:	4688      	mov	r8, r1
 8009c24:	4614      	mov	r4, r2
 8009c26:	2600      	movs	r6, #0
 8009c28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c2c:	f1b9 0901 	subs.w	r9, r9, #1
 8009c30:	d505      	bpl.n	8009c3e <_fwalk_sglue+0x22>
 8009c32:	6824      	ldr	r4, [r4, #0]
 8009c34:	2c00      	cmp	r4, #0
 8009c36:	d1f7      	bne.n	8009c28 <_fwalk_sglue+0xc>
 8009c38:	4630      	mov	r0, r6
 8009c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c3e:	89ab      	ldrh	r3, [r5, #12]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d907      	bls.n	8009c54 <_fwalk_sglue+0x38>
 8009c44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	d003      	beq.n	8009c54 <_fwalk_sglue+0x38>
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4638      	mov	r0, r7
 8009c50:	47c0      	blx	r8
 8009c52:	4306      	orrs	r6, r0
 8009c54:	3568      	adds	r5, #104	@ 0x68
 8009c56:	e7e9      	b.n	8009c2c <_fwalk_sglue+0x10>

08009c58 <iprintf>:
 8009c58:	b40f      	push	{r0, r1, r2, r3}
 8009c5a:	b507      	push	{r0, r1, r2, lr}
 8009c5c:	4906      	ldr	r1, [pc, #24]	@ (8009c78 <iprintf+0x20>)
 8009c5e:	ab04      	add	r3, sp, #16
 8009c60:	6808      	ldr	r0, [r1, #0]
 8009c62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c66:	6881      	ldr	r1, [r0, #8]
 8009c68:	9301      	str	r3, [sp, #4]
 8009c6a:	f000 fc29 	bl	800a4c0 <_vfiprintf_r>
 8009c6e:	b003      	add	sp, #12
 8009c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c74:	b004      	add	sp, #16
 8009c76:	4770      	bx	lr
 8009c78:	20000030 	.word	0x20000030

08009c7c <setvbuf>:
 8009c7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c80:	461d      	mov	r5, r3
 8009c82:	4b57      	ldr	r3, [pc, #348]	@ (8009de0 <setvbuf+0x164>)
 8009c84:	681f      	ldr	r7, [r3, #0]
 8009c86:	4604      	mov	r4, r0
 8009c88:	460e      	mov	r6, r1
 8009c8a:	4690      	mov	r8, r2
 8009c8c:	b127      	cbz	r7, 8009c98 <setvbuf+0x1c>
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	b913      	cbnz	r3, 8009c98 <setvbuf+0x1c>
 8009c92:	4638      	mov	r0, r7
 8009c94:	f7ff ffaa 	bl	8009bec <__sinit>
 8009c98:	f1b8 0f02 	cmp.w	r8, #2
 8009c9c:	d006      	beq.n	8009cac <setvbuf+0x30>
 8009c9e:	f1b8 0f01 	cmp.w	r8, #1
 8009ca2:	f200 809a 	bhi.w	8009dda <setvbuf+0x15e>
 8009ca6:	2d00      	cmp	r5, #0
 8009ca8:	f2c0 8097 	blt.w	8009dda <setvbuf+0x15e>
 8009cac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cae:	07d9      	lsls	r1, r3, #31
 8009cb0:	d405      	bmi.n	8009cbe <setvbuf+0x42>
 8009cb2:	89a3      	ldrh	r3, [r4, #12]
 8009cb4:	059a      	lsls	r2, r3, #22
 8009cb6:	d402      	bmi.n	8009cbe <setvbuf+0x42>
 8009cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cba:	f000 fa14 	bl	800a0e6 <__retarget_lock_acquire_recursive>
 8009cbe:	4621      	mov	r1, r4
 8009cc0:	4638      	mov	r0, r7
 8009cc2:	f000 ff27 	bl	800ab14 <_fflush_r>
 8009cc6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cc8:	b141      	cbz	r1, 8009cdc <setvbuf+0x60>
 8009cca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cce:	4299      	cmp	r1, r3
 8009cd0:	d002      	beq.n	8009cd8 <setvbuf+0x5c>
 8009cd2:	4638      	mov	r0, r7
 8009cd4:	f000 fa28 	bl	800a128 <_free_r>
 8009cd8:	2300      	movs	r3, #0
 8009cda:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cdc:	2300      	movs	r3, #0
 8009cde:	61a3      	str	r3, [r4, #24]
 8009ce0:	6063      	str	r3, [r4, #4]
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	061b      	lsls	r3, r3, #24
 8009ce6:	d503      	bpl.n	8009cf0 <setvbuf+0x74>
 8009ce8:	6921      	ldr	r1, [r4, #16]
 8009cea:	4638      	mov	r0, r7
 8009cec:	f000 fa1c 	bl	800a128 <_free_r>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8009cf6:	f023 0303 	bic.w	r3, r3, #3
 8009cfa:	f1b8 0f02 	cmp.w	r8, #2
 8009cfe:	81a3      	strh	r3, [r4, #12]
 8009d00:	d061      	beq.n	8009dc6 <setvbuf+0x14a>
 8009d02:	ab01      	add	r3, sp, #4
 8009d04:	466a      	mov	r2, sp
 8009d06:	4621      	mov	r1, r4
 8009d08:	4638      	mov	r0, r7
 8009d0a:	f000 ff3d 	bl	800ab88 <__swhatbuf_r>
 8009d0e:	89a3      	ldrh	r3, [r4, #12]
 8009d10:	4318      	orrs	r0, r3
 8009d12:	81a0      	strh	r0, [r4, #12]
 8009d14:	bb2d      	cbnz	r5, 8009d62 <setvbuf+0xe6>
 8009d16:	9d00      	ldr	r5, [sp, #0]
 8009d18:	4628      	mov	r0, r5
 8009d1a:	f7ff fdef 	bl	80098fc <malloc>
 8009d1e:	4606      	mov	r6, r0
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d152      	bne.n	8009dca <setvbuf+0x14e>
 8009d24:	f8dd 9000 	ldr.w	r9, [sp]
 8009d28:	45a9      	cmp	r9, r5
 8009d2a:	d140      	bne.n	8009dae <setvbuf+0x132>
 8009d2c:	f04f 35ff 	mov.w	r5, #4294967295
 8009d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d34:	f043 0202 	orr.w	r2, r3, #2
 8009d38:	81a2      	strh	r2, [r4, #12]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	60a2      	str	r2, [r4, #8]
 8009d3e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8009d42:	6022      	str	r2, [r4, #0]
 8009d44:	6122      	str	r2, [r4, #16]
 8009d46:	2201      	movs	r2, #1
 8009d48:	6162      	str	r2, [r4, #20]
 8009d4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d4c:	07d6      	lsls	r6, r2, #31
 8009d4e:	d404      	bmi.n	8009d5a <setvbuf+0xde>
 8009d50:	0598      	lsls	r0, r3, #22
 8009d52:	d402      	bmi.n	8009d5a <setvbuf+0xde>
 8009d54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d56:	f000 f9c7 	bl	800a0e8 <__retarget_lock_release_recursive>
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	b003      	add	sp, #12
 8009d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d62:	2e00      	cmp	r6, #0
 8009d64:	d0d8      	beq.n	8009d18 <setvbuf+0x9c>
 8009d66:	6a3b      	ldr	r3, [r7, #32]
 8009d68:	b913      	cbnz	r3, 8009d70 <setvbuf+0xf4>
 8009d6a:	4638      	mov	r0, r7
 8009d6c:	f7ff ff3e 	bl	8009bec <__sinit>
 8009d70:	f1b8 0f01 	cmp.w	r8, #1
 8009d74:	bf08      	it	eq
 8009d76:	89a3      	ldrheq	r3, [r4, #12]
 8009d78:	6026      	str	r6, [r4, #0]
 8009d7a:	bf04      	itt	eq
 8009d7c:	f043 0301 	orreq.w	r3, r3, #1
 8009d80:	81a3      	strheq	r3, [r4, #12]
 8009d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d86:	f013 0208 	ands.w	r2, r3, #8
 8009d8a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009d8e:	d01e      	beq.n	8009dce <setvbuf+0x152>
 8009d90:	07d9      	lsls	r1, r3, #31
 8009d92:	bf41      	itttt	mi
 8009d94:	2200      	movmi	r2, #0
 8009d96:	426d      	negmi	r5, r5
 8009d98:	60a2      	strmi	r2, [r4, #8]
 8009d9a:	61a5      	strmi	r5, [r4, #24]
 8009d9c:	bf58      	it	pl
 8009d9e:	60a5      	strpl	r5, [r4, #8]
 8009da0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009da2:	07d2      	lsls	r2, r2, #31
 8009da4:	d401      	bmi.n	8009daa <setvbuf+0x12e>
 8009da6:	059b      	lsls	r3, r3, #22
 8009da8:	d513      	bpl.n	8009dd2 <setvbuf+0x156>
 8009daa:	2500      	movs	r5, #0
 8009dac:	e7d5      	b.n	8009d5a <setvbuf+0xde>
 8009dae:	4648      	mov	r0, r9
 8009db0:	f7ff fda4 	bl	80098fc <malloc>
 8009db4:	4606      	mov	r6, r0
 8009db6:	2800      	cmp	r0, #0
 8009db8:	d0b8      	beq.n	8009d2c <setvbuf+0xb0>
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dc0:	81a3      	strh	r3, [r4, #12]
 8009dc2:	464d      	mov	r5, r9
 8009dc4:	e7cf      	b.n	8009d66 <setvbuf+0xea>
 8009dc6:	2500      	movs	r5, #0
 8009dc8:	e7b2      	b.n	8009d30 <setvbuf+0xb4>
 8009dca:	46a9      	mov	r9, r5
 8009dcc:	e7f5      	b.n	8009dba <setvbuf+0x13e>
 8009dce:	60a2      	str	r2, [r4, #8]
 8009dd0:	e7e6      	b.n	8009da0 <setvbuf+0x124>
 8009dd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dd4:	f000 f988 	bl	800a0e8 <__retarget_lock_release_recursive>
 8009dd8:	e7e7      	b.n	8009daa <setvbuf+0x12e>
 8009dda:	f04f 35ff 	mov.w	r5, #4294967295
 8009dde:	e7bc      	b.n	8009d5a <setvbuf+0xde>
 8009de0:	20000030 	.word	0x20000030

08009de4 <siprintf>:
 8009de4:	b40e      	push	{r1, r2, r3}
 8009de6:	b500      	push	{lr}
 8009de8:	b09c      	sub	sp, #112	@ 0x70
 8009dea:	ab1d      	add	r3, sp, #116	@ 0x74
 8009dec:	9002      	str	r0, [sp, #8]
 8009dee:	9006      	str	r0, [sp, #24]
 8009df0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009df4:	4809      	ldr	r0, [pc, #36]	@ (8009e1c <siprintf+0x38>)
 8009df6:	9107      	str	r1, [sp, #28]
 8009df8:	9104      	str	r1, [sp, #16]
 8009dfa:	4909      	ldr	r1, [pc, #36]	@ (8009e20 <siprintf+0x3c>)
 8009dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e00:	9105      	str	r1, [sp, #20]
 8009e02:	6800      	ldr	r0, [r0, #0]
 8009e04:	9301      	str	r3, [sp, #4]
 8009e06:	a902      	add	r1, sp, #8
 8009e08:	f000 fa34 	bl	800a274 <_svfiprintf_r>
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	701a      	strb	r2, [r3, #0]
 8009e12:	b01c      	add	sp, #112	@ 0x70
 8009e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e18:	b003      	add	sp, #12
 8009e1a:	4770      	bx	lr
 8009e1c:	20000030 	.word	0x20000030
 8009e20:	ffff0208 	.word	0xffff0208

08009e24 <__sread>:
 8009e24:	b510      	push	{r4, lr}
 8009e26:	460c      	mov	r4, r1
 8009e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e2c:	f000 f8fc 	bl	800a028 <_read_r>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	bfab      	itete	ge
 8009e34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e36:	89a3      	ldrhlt	r3, [r4, #12]
 8009e38:	181b      	addge	r3, r3, r0
 8009e3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e3e:	bfac      	ite	ge
 8009e40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e42:	81a3      	strhlt	r3, [r4, #12]
 8009e44:	bd10      	pop	{r4, pc}

08009e46 <__swrite>:
 8009e46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e4a:	461f      	mov	r7, r3
 8009e4c:	898b      	ldrh	r3, [r1, #12]
 8009e4e:	05db      	lsls	r3, r3, #23
 8009e50:	4605      	mov	r5, r0
 8009e52:	460c      	mov	r4, r1
 8009e54:	4616      	mov	r6, r2
 8009e56:	d505      	bpl.n	8009e64 <__swrite+0x1e>
 8009e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e5c:	2302      	movs	r3, #2
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f000 f8d0 	bl	800a004 <_lseek_r>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e6e:	81a3      	strh	r3, [r4, #12]
 8009e70:	4632      	mov	r2, r6
 8009e72:	463b      	mov	r3, r7
 8009e74:	4628      	mov	r0, r5
 8009e76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e7a:	f000 b8f7 	b.w	800a06c <_write_r>

08009e7e <__sseek>:
 8009e7e:	b510      	push	{r4, lr}
 8009e80:	460c      	mov	r4, r1
 8009e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e86:	f000 f8bd 	bl	800a004 <_lseek_r>
 8009e8a:	1c43      	adds	r3, r0, #1
 8009e8c:	89a3      	ldrh	r3, [r4, #12]
 8009e8e:	bf15      	itete	ne
 8009e90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e9a:	81a3      	strheq	r3, [r4, #12]
 8009e9c:	bf18      	it	ne
 8009e9e:	81a3      	strhne	r3, [r4, #12]
 8009ea0:	bd10      	pop	{r4, pc}

08009ea2 <__sclose>:
 8009ea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea6:	f000 b89d 	b.w	8009fe4 <_close_r>

08009eaa <__swbuf_r>:
 8009eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eac:	460e      	mov	r6, r1
 8009eae:	4614      	mov	r4, r2
 8009eb0:	4605      	mov	r5, r0
 8009eb2:	b118      	cbz	r0, 8009ebc <__swbuf_r+0x12>
 8009eb4:	6a03      	ldr	r3, [r0, #32]
 8009eb6:	b90b      	cbnz	r3, 8009ebc <__swbuf_r+0x12>
 8009eb8:	f7ff fe98 	bl	8009bec <__sinit>
 8009ebc:	69a3      	ldr	r3, [r4, #24]
 8009ebe:	60a3      	str	r3, [r4, #8]
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	071a      	lsls	r2, r3, #28
 8009ec4:	d501      	bpl.n	8009eca <__swbuf_r+0x20>
 8009ec6:	6923      	ldr	r3, [r4, #16]
 8009ec8:	b943      	cbnz	r3, 8009edc <__swbuf_r+0x32>
 8009eca:	4621      	mov	r1, r4
 8009ecc:	4628      	mov	r0, r5
 8009ece:	f000 f82b 	bl	8009f28 <__swsetup_r>
 8009ed2:	b118      	cbz	r0, 8009edc <__swbuf_r+0x32>
 8009ed4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ed8:	4638      	mov	r0, r7
 8009eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009edc:	6823      	ldr	r3, [r4, #0]
 8009ede:	6922      	ldr	r2, [r4, #16]
 8009ee0:	1a98      	subs	r0, r3, r2
 8009ee2:	6963      	ldr	r3, [r4, #20]
 8009ee4:	b2f6      	uxtb	r6, r6
 8009ee6:	4283      	cmp	r3, r0
 8009ee8:	4637      	mov	r7, r6
 8009eea:	dc05      	bgt.n	8009ef8 <__swbuf_r+0x4e>
 8009eec:	4621      	mov	r1, r4
 8009eee:	4628      	mov	r0, r5
 8009ef0:	f000 fe10 	bl	800ab14 <_fflush_r>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d1ed      	bne.n	8009ed4 <__swbuf_r+0x2a>
 8009ef8:	68a3      	ldr	r3, [r4, #8]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	60a3      	str	r3, [r4, #8]
 8009efe:	6823      	ldr	r3, [r4, #0]
 8009f00:	1c5a      	adds	r2, r3, #1
 8009f02:	6022      	str	r2, [r4, #0]
 8009f04:	701e      	strb	r6, [r3, #0]
 8009f06:	6962      	ldr	r2, [r4, #20]
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d004      	beq.n	8009f18 <__swbuf_r+0x6e>
 8009f0e:	89a3      	ldrh	r3, [r4, #12]
 8009f10:	07db      	lsls	r3, r3, #31
 8009f12:	d5e1      	bpl.n	8009ed8 <__swbuf_r+0x2e>
 8009f14:	2e0a      	cmp	r6, #10
 8009f16:	d1df      	bne.n	8009ed8 <__swbuf_r+0x2e>
 8009f18:	4621      	mov	r1, r4
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	f000 fdfa 	bl	800ab14 <_fflush_r>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	d0d9      	beq.n	8009ed8 <__swbuf_r+0x2e>
 8009f24:	e7d6      	b.n	8009ed4 <__swbuf_r+0x2a>
	...

08009f28 <__swsetup_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4b29      	ldr	r3, [pc, #164]	@ (8009fd0 <__swsetup_r+0xa8>)
 8009f2c:	4605      	mov	r5, r0
 8009f2e:	6818      	ldr	r0, [r3, #0]
 8009f30:	460c      	mov	r4, r1
 8009f32:	b118      	cbz	r0, 8009f3c <__swsetup_r+0x14>
 8009f34:	6a03      	ldr	r3, [r0, #32]
 8009f36:	b90b      	cbnz	r3, 8009f3c <__swsetup_r+0x14>
 8009f38:	f7ff fe58 	bl	8009bec <__sinit>
 8009f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f40:	0719      	lsls	r1, r3, #28
 8009f42:	d422      	bmi.n	8009f8a <__swsetup_r+0x62>
 8009f44:	06da      	lsls	r2, r3, #27
 8009f46:	d407      	bmi.n	8009f58 <__swsetup_r+0x30>
 8009f48:	2209      	movs	r2, #9
 8009f4a:	602a      	str	r2, [r5, #0]
 8009f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f50:	81a3      	strh	r3, [r4, #12]
 8009f52:	f04f 30ff 	mov.w	r0, #4294967295
 8009f56:	e033      	b.n	8009fc0 <__swsetup_r+0x98>
 8009f58:	0758      	lsls	r0, r3, #29
 8009f5a:	d512      	bpl.n	8009f82 <__swsetup_r+0x5a>
 8009f5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f5e:	b141      	cbz	r1, 8009f72 <__swsetup_r+0x4a>
 8009f60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f64:	4299      	cmp	r1, r3
 8009f66:	d002      	beq.n	8009f6e <__swsetup_r+0x46>
 8009f68:	4628      	mov	r0, r5
 8009f6a:	f000 f8dd 	bl	800a128 <_free_r>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f72:	89a3      	ldrh	r3, [r4, #12]
 8009f74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f78:	81a3      	strh	r3, [r4, #12]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	6063      	str	r3, [r4, #4]
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	6023      	str	r3, [r4, #0]
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f043 0308 	orr.w	r3, r3, #8
 8009f88:	81a3      	strh	r3, [r4, #12]
 8009f8a:	6923      	ldr	r3, [r4, #16]
 8009f8c:	b94b      	cbnz	r3, 8009fa2 <__swsetup_r+0x7a>
 8009f8e:	89a3      	ldrh	r3, [r4, #12]
 8009f90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f98:	d003      	beq.n	8009fa2 <__swsetup_r+0x7a>
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	f000 fe19 	bl	800abd4 <__smakebuf_r>
 8009fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa6:	f013 0201 	ands.w	r2, r3, #1
 8009faa:	d00a      	beq.n	8009fc2 <__swsetup_r+0x9a>
 8009fac:	2200      	movs	r2, #0
 8009fae:	60a2      	str	r2, [r4, #8]
 8009fb0:	6962      	ldr	r2, [r4, #20]
 8009fb2:	4252      	negs	r2, r2
 8009fb4:	61a2      	str	r2, [r4, #24]
 8009fb6:	6922      	ldr	r2, [r4, #16]
 8009fb8:	b942      	cbnz	r2, 8009fcc <__swsetup_r+0xa4>
 8009fba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009fbe:	d1c5      	bne.n	8009f4c <__swsetup_r+0x24>
 8009fc0:	bd38      	pop	{r3, r4, r5, pc}
 8009fc2:	0799      	lsls	r1, r3, #30
 8009fc4:	bf58      	it	pl
 8009fc6:	6962      	ldrpl	r2, [r4, #20]
 8009fc8:	60a2      	str	r2, [r4, #8]
 8009fca:	e7f4      	b.n	8009fb6 <__swsetup_r+0x8e>
 8009fcc:	2000      	movs	r0, #0
 8009fce:	e7f7      	b.n	8009fc0 <__swsetup_r+0x98>
 8009fd0:	20000030 	.word	0x20000030

08009fd4 <memset>:
 8009fd4:	4402      	add	r2, r0
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d100      	bne.n	8009fde <memset+0xa>
 8009fdc:	4770      	bx	lr
 8009fde:	f803 1b01 	strb.w	r1, [r3], #1
 8009fe2:	e7f9      	b.n	8009fd8 <memset+0x4>

08009fe4 <_close_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4d06      	ldr	r5, [pc, #24]	@ (800a000 <_close_r+0x1c>)
 8009fe8:	2300      	movs	r3, #0
 8009fea:	4604      	mov	r4, r0
 8009fec:	4608      	mov	r0, r1
 8009fee:	602b      	str	r3, [r5, #0]
 8009ff0:	f7f8 ff28 	bl	8002e44 <_close>
 8009ff4:	1c43      	adds	r3, r0, #1
 8009ff6:	d102      	bne.n	8009ffe <_close_r+0x1a>
 8009ff8:	682b      	ldr	r3, [r5, #0]
 8009ffa:	b103      	cbz	r3, 8009ffe <_close_r+0x1a>
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	bd38      	pop	{r3, r4, r5, pc}
 800a000:	20000bf4 	.word	0x20000bf4

0800a004 <_lseek_r>:
 800a004:	b538      	push	{r3, r4, r5, lr}
 800a006:	4d07      	ldr	r5, [pc, #28]	@ (800a024 <_lseek_r+0x20>)
 800a008:	4604      	mov	r4, r0
 800a00a:	4608      	mov	r0, r1
 800a00c:	4611      	mov	r1, r2
 800a00e:	2200      	movs	r2, #0
 800a010:	602a      	str	r2, [r5, #0]
 800a012:	461a      	mov	r2, r3
 800a014:	f7f8 ff3d 	bl	8002e92 <_lseek>
 800a018:	1c43      	adds	r3, r0, #1
 800a01a:	d102      	bne.n	800a022 <_lseek_r+0x1e>
 800a01c:	682b      	ldr	r3, [r5, #0]
 800a01e:	b103      	cbz	r3, 800a022 <_lseek_r+0x1e>
 800a020:	6023      	str	r3, [r4, #0]
 800a022:	bd38      	pop	{r3, r4, r5, pc}
 800a024:	20000bf4 	.word	0x20000bf4

0800a028 <_read_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4d07      	ldr	r5, [pc, #28]	@ (800a048 <_read_r+0x20>)
 800a02c:	4604      	mov	r4, r0
 800a02e:	4608      	mov	r0, r1
 800a030:	4611      	mov	r1, r2
 800a032:	2200      	movs	r2, #0
 800a034:	602a      	str	r2, [r5, #0]
 800a036:	461a      	mov	r2, r3
 800a038:	f7f8 fee7 	bl	8002e0a <_read>
 800a03c:	1c43      	adds	r3, r0, #1
 800a03e:	d102      	bne.n	800a046 <_read_r+0x1e>
 800a040:	682b      	ldr	r3, [r5, #0]
 800a042:	b103      	cbz	r3, 800a046 <_read_r+0x1e>
 800a044:	6023      	str	r3, [r4, #0]
 800a046:	bd38      	pop	{r3, r4, r5, pc}
 800a048:	20000bf4 	.word	0x20000bf4

0800a04c <_sbrk_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	4d06      	ldr	r5, [pc, #24]	@ (800a068 <_sbrk_r+0x1c>)
 800a050:	2300      	movs	r3, #0
 800a052:	4604      	mov	r4, r0
 800a054:	4608      	mov	r0, r1
 800a056:	602b      	str	r3, [r5, #0]
 800a058:	f7f8 ff28 	bl	8002eac <_sbrk>
 800a05c:	1c43      	adds	r3, r0, #1
 800a05e:	d102      	bne.n	800a066 <_sbrk_r+0x1a>
 800a060:	682b      	ldr	r3, [r5, #0]
 800a062:	b103      	cbz	r3, 800a066 <_sbrk_r+0x1a>
 800a064:	6023      	str	r3, [r4, #0]
 800a066:	bd38      	pop	{r3, r4, r5, pc}
 800a068:	20000bf4 	.word	0x20000bf4

0800a06c <_write_r>:
 800a06c:	b538      	push	{r3, r4, r5, lr}
 800a06e:	4d07      	ldr	r5, [pc, #28]	@ (800a08c <_write_r+0x20>)
 800a070:	4604      	mov	r4, r0
 800a072:	4608      	mov	r0, r1
 800a074:	4611      	mov	r1, r2
 800a076:	2200      	movs	r2, #0
 800a078:	602a      	str	r2, [r5, #0]
 800a07a:	461a      	mov	r2, r3
 800a07c:	f7fe f9eb 	bl	8008456 <_write>
 800a080:	1c43      	adds	r3, r0, #1
 800a082:	d102      	bne.n	800a08a <_write_r+0x1e>
 800a084:	682b      	ldr	r3, [r5, #0]
 800a086:	b103      	cbz	r3, 800a08a <_write_r+0x1e>
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	bd38      	pop	{r3, r4, r5, pc}
 800a08c:	20000bf4 	.word	0x20000bf4

0800a090 <__errno>:
 800a090:	4b01      	ldr	r3, [pc, #4]	@ (800a098 <__errno+0x8>)
 800a092:	6818      	ldr	r0, [r3, #0]
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	20000030 	.word	0x20000030

0800a09c <__libc_init_array>:
 800a09c:	b570      	push	{r4, r5, r6, lr}
 800a09e:	4d0d      	ldr	r5, [pc, #52]	@ (800a0d4 <__libc_init_array+0x38>)
 800a0a0:	4c0d      	ldr	r4, [pc, #52]	@ (800a0d8 <__libc_init_array+0x3c>)
 800a0a2:	1b64      	subs	r4, r4, r5
 800a0a4:	10a4      	asrs	r4, r4, #2
 800a0a6:	2600      	movs	r6, #0
 800a0a8:	42a6      	cmp	r6, r4
 800a0aa:	d109      	bne.n	800a0c0 <__libc_init_array+0x24>
 800a0ac:	4d0b      	ldr	r5, [pc, #44]	@ (800a0dc <__libc_init_array+0x40>)
 800a0ae:	4c0c      	ldr	r4, [pc, #48]	@ (800a0e0 <__libc_init_array+0x44>)
 800a0b0:	f000 fe98 	bl	800ade4 <_init>
 800a0b4:	1b64      	subs	r4, r4, r5
 800a0b6:	10a4      	asrs	r4, r4, #2
 800a0b8:	2600      	movs	r6, #0
 800a0ba:	42a6      	cmp	r6, r4
 800a0bc:	d105      	bne.n	800a0ca <__libc_init_array+0x2e>
 800a0be:	bd70      	pop	{r4, r5, r6, pc}
 800a0c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0c4:	4798      	blx	r3
 800a0c6:	3601      	adds	r6, #1
 800a0c8:	e7ee      	b.n	800a0a8 <__libc_init_array+0xc>
 800a0ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0ce:	4798      	blx	r3
 800a0d0:	3601      	adds	r6, #1
 800a0d2:	e7f2      	b.n	800a0ba <__libc_init_array+0x1e>
 800a0d4:	0806177c 	.word	0x0806177c
 800a0d8:	0806177c 	.word	0x0806177c
 800a0dc:	0806177c 	.word	0x0806177c
 800a0e0:	08061780 	.word	0x08061780

0800a0e4 <__retarget_lock_init_recursive>:
 800a0e4:	4770      	bx	lr

0800a0e6 <__retarget_lock_acquire_recursive>:
 800a0e6:	4770      	bx	lr

0800a0e8 <__retarget_lock_release_recursive>:
 800a0e8:	4770      	bx	lr
	...

0800a0ec <__assert_func>:
 800a0ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0ee:	4614      	mov	r4, r2
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	4b09      	ldr	r3, [pc, #36]	@ (800a118 <__assert_func+0x2c>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4605      	mov	r5, r0
 800a0f8:	68d8      	ldr	r0, [r3, #12]
 800a0fa:	b954      	cbnz	r4, 800a112 <__assert_func+0x26>
 800a0fc:	4b07      	ldr	r3, [pc, #28]	@ (800a11c <__assert_func+0x30>)
 800a0fe:	461c      	mov	r4, r3
 800a100:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a104:	9100      	str	r1, [sp, #0]
 800a106:	462b      	mov	r3, r5
 800a108:	4905      	ldr	r1, [pc, #20]	@ (800a120 <__assert_func+0x34>)
 800a10a:	f000 fd2b 	bl	800ab64 <fiprintf>
 800a10e:	f000 fde7 	bl	800ace0 <abort>
 800a112:	4b04      	ldr	r3, [pc, #16]	@ (800a124 <__assert_func+0x38>)
 800a114:	e7f4      	b.n	800a100 <__assert_func+0x14>
 800a116:	bf00      	nop
 800a118:	20000030 	.word	0x20000030
 800a11c:	0806173e 	.word	0x0806173e
 800a120:	08061710 	.word	0x08061710
 800a124:	08061703 	.word	0x08061703

0800a128 <_free_r>:
 800a128:	b538      	push	{r3, r4, r5, lr}
 800a12a:	4605      	mov	r5, r0
 800a12c:	2900      	cmp	r1, #0
 800a12e:	d041      	beq.n	800a1b4 <_free_r+0x8c>
 800a130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a134:	1f0c      	subs	r4, r1, #4
 800a136:	2b00      	cmp	r3, #0
 800a138:	bfb8      	it	lt
 800a13a:	18e4      	addlt	r4, r4, r3
 800a13c:	f7ff fc90 	bl	8009a60 <__malloc_lock>
 800a140:	4a1d      	ldr	r2, [pc, #116]	@ (800a1b8 <_free_r+0x90>)
 800a142:	6813      	ldr	r3, [r2, #0]
 800a144:	b933      	cbnz	r3, 800a154 <_free_r+0x2c>
 800a146:	6063      	str	r3, [r4, #4]
 800a148:	6014      	str	r4, [r2, #0]
 800a14a:	4628      	mov	r0, r5
 800a14c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a150:	f7ff bc8c 	b.w	8009a6c <__malloc_unlock>
 800a154:	42a3      	cmp	r3, r4
 800a156:	d908      	bls.n	800a16a <_free_r+0x42>
 800a158:	6820      	ldr	r0, [r4, #0]
 800a15a:	1821      	adds	r1, r4, r0
 800a15c:	428b      	cmp	r3, r1
 800a15e:	bf01      	itttt	eq
 800a160:	6819      	ldreq	r1, [r3, #0]
 800a162:	685b      	ldreq	r3, [r3, #4]
 800a164:	1809      	addeq	r1, r1, r0
 800a166:	6021      	streq	r1, [r4, #0]
 800a168:	e7ed      	b.n	800a146 <_free_r+0x1e>
 800a16a:	461a      	mov	r2, r3
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	b10b      	cbz	r3, 800a174 <_free_r+0x4c>
 800a170:	42a3      	cmp	r3, r4
 800a172:	d9fa      	bls.n	800a16a <_free_r+0x42>
 800a174:	6811      	ldr	r1, [r2, #0]
 800a176:	1850      	adds	r0, r2, r1
 800a178:	42a0      	cmp	r0, r4
 800a17a:	d10b      	bne.n	800a194 <_free_r+0x6c>
 800a17c:	6820      	ldr	r0, [r4, #0]
 800a17e:	4401      	add	r1, r0
 800a180:	1850      	adds	r0, r2, r1
 800a182:	4283      	cmp	r3, r0
 800a184:	6011      	str	r1, [r2, #0]
 800a186:	d1e0      	bne.n	800a14a <_free_r+0x22>
 800a188:	6818      	ldr	r0, [r3, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	6053      	str	r3, [r2, #4]
 800a18e:	4408      	add	r0, r1
 800a190:	6010      	str	r0, [r2, #0]
 800a192:	e7da      	b.n	800a14a <_free_r+0x22>
 800a194:	d902      	bls.n	800a19c <_free_r+0x74>
 800a196:	230c      	movs	r3, #12
 800a198:	602b      	str	r3, [r5, #0]
 800a19a:	e7d6      	b.n	800a14a <_free_r+0x22>
 800a19c:	6820      	ldr	r0, [r4, #0]
 800a19e:	1821      	adds	r1, r4, r0
 800a1a0:	428b      	cmp	r3, r1
 800a1a2:	bf04      	itt	eq
 800a1a4:	6819      	ldreq	r1, [r3, #0]
 800a1a6:	685b      	ldreq	r3, [r3, #4]
 800a1a8:	6063      	str	r3, [r4, #4]
 800a1aa:	bf04      	itt	eq
 800a1ac:	1809      	addeq	r1, r1, r0
 800a1ae:	6021      	streq	r1, [r4, #0]
 800a1b0:	6054      	str	r4, [r2, #4]
 800a1b2:	e7ca      	b.n	800a14a <_free_r+0x22>
 800a1b4:	bd38      	pop	{r3, r4, r5, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20000ab4 	.word	0x20000ab4

0800a1bc <__ssputs_r>:
 800a1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1c0:	688e      	ldr	r6, [r1, #8]
 800a1c2:	461f      	mov	r7, r3
 800a1c4:	42be      	cmp	r6, r7
 800a1c6:	680b      	ldr	r3, [r1, #0]
 800a1c8:	4682      	mov	sl, r0
 800a1ca:	460c      	mov	r4, r1
 800a1cc:	4690      	mov	r8, r2
 800a1ce:	d82d      	bhi.n	800a22c <__ssputs_r+0x70>
 800a1d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1d8:	d026      	beq.n	800a228 <__ssputs_r+0x6c>
 800a1da:	6965      	ldr	r5, [r4, #20]
 800a1dc:	6909      	ldr	r1, [r1, #16]
 800a1de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1e2:	eba3 0901 	sub.w	r9, r3, r1
 800a1e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1ea:	1c7b      	adds	r3, r7, #1
 800a1ec:	444b      	add	r3, r9
 800a1ee:	106d      	asrs	r5, r5, #1
 800a1f0:	429d      	cmp	r5, r3
 800a1f2:	bf38      	it	cc
 800a1f4:	461d      	movcc	r5, r3
 800a1f6:	0553      	lsls	r3, r2, #21
 800a1f8:	d527      	bpl.n	800a24a <__ssputs_r+0x8e>
 800a1fa:	4629      	mov	r1, r5
 800a1fc:	f7ff fbb0 	bl	8009960 <_malloc_r>
 800a200:	4606      	mov	r6, r0
 800a202:	b360      	cbz	r0, 800a25e <__ssputs_r+0xa2>
 800a204:	6921      	ldr	r1, [r4, #16]
 800a206:	464a      	mov	r2, r9
 800a208:	f000 fd5c 	bl	800acc4 <memcpy>
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a216:	81a3      	strh	r3, [r4, #12]
 800a218:	6126      	str	r6, [r4, #16]
 800a21a:	6165      	str	r5, [r4, #20]
 800a21c:	444e      	add	r6, r9
 800a21e:	eba5 0509 	sub.w	r5, r5, r9
 800a222:	6026      	str	r6, [r4, #0]
 800a224:	60a5      	str	r5, [r4, #8]
 800a226:	463e      	mov	r6, r7
 800a228:	42be      	cmp	r6, r7
 800a22a:	d900      	bls.n	800a22e <__ssputs_r+0x72>
 800a22c:	463e      	mov	r6, r7
 800a22e:	6820      	ldr	r0, [r4, #0]
 800a230:	4632      	mov	r2, r6
 800a232:	4641      	mov	r1, r8
 800a234:	f000 fd0a 	bl	800ac4c <memmove>
 800a238:	68a3      	ldr	r3, [r4, #8]
 800a23a:	1b9b      	subs	r3, r3, r6
 800a23c:	60a3      	str	r3, [r4, #8]
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	4433      	add	r3, r6
 800a242:	6023      	str	r3, [r4, #0]
 800a244:	2000      	movs	r0, #0
 800a246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a24a:	462a      	mov	r2, r5
 800a24c:	f000 fd4f 	bl	800acee <_realloc_r>
 800a250:	4606      	mov	r6, r0
 800a252:	2800      	cmp	r0, #0
 800a254:	d1e0      	bne.n	800a218 <__ssputs_r+0x5c>
 800a256:	6921      	ldr	r1, [r4, #16]
 800a258:	4650      	mov	r0, sl
 800a25a:	f7ff ff65 	bl	800a128 <_free_r>
 800a25e:	230c      	movs	r3, #12
 800a260:	f8ca 3000 	str.w	r3, [sl]
 800a264:	89a3      	ldrh	r3, [r4, #12]
 800a266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a26a:	81a3      	strh	r3, [r4, #12]
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	e7e9      	b.n	800a246 <__ssputs_r+0x8a>
	...

0800a274 <_svfiprintf_r>:
 800a274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a278:	4698      	mov	r8, r3
 800a27a:	898b      	ldrh	r3, [r1, #12]
 800a27c:	061b      	lsls	r3, r3, #24
 800a27e:	b09d      	sub	sp, #116	@ 0x74
 800a280:	4607      	mov	r7, r0
 800a282:	460d      	mov	r5, r1
 800a284:	4614      	mov	r4, r2
 800a286:	d510      	bpl.n	800a2aa <_svfiprintf_r+0x36>
 800a288:	690b      	ldr	r3, [r1, #16]
 800a28a:	b973      	cbnz	r3, 800a2aa <_svfiprintf_r+0x36>
 800a28c:	2140      	movs	r1, #64	@ 0x40
 800a28e:	f7ff fb67 	bl	8009960 <_malloc_r>
 800a292:	6028      	str	r0, [r5, #0]
 800a294:	6128      	str	r0, [r5, #16]
 800a296:	b930      	cbnz	r0, 800a2a6 <_svfiprintf_r+0x32>
 800a298:	230c      	movs	r3, #12
 800a29a:	603b      	str	r3, [r7, #0]
 800a29c:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a0:	b01d      	add	sp, #116	@ 0x74
 800a2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a6:	2340      	movs	r3, #64	@ 0x40
 800a2a8:	616b      	str	r3, [r5, #20]
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ae:	2320      	movs	r3, #32
 800a2b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2b8:	2330      	movs	r3, #48	@ 0x30
 800a2ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a458 <_svfiprintf_r+0x1e4>
 800a2be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2c2:	f04f 0901 	mov.w	r9, #1
 800a2c6:	4623      	mov	r3, r4
 800a2c8:	469a      	mov	sl, r3
 800a2ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2ce:	b10a      	cbz	r2, 800a2d4 <_svfiprintf_r+0x60>
 800a2d0:	2a25      	cmp	r2, #37	@ 0x25
 800a2d2:	d1f9      	bne.n	800a2c8 <_svfiprintf_r+0x54>
 800a2d4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2d8:	d00b      	beq.n	800a2f2 <_svfiprintf_r+0x7e>
 800a2da:	465b      	mov	r3, fp
 800a2dc:	4622      	mov	r2, r4
 800a2de:	4629      	mov	r1, r5
 800a2e0:	4638      	mov	r0, r7
 800a2e2:	f7ff ff6b 	bl	800a1bc <__ssputs_r>
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	f000 80a7 	beq.w	800a43a <_svfiprintf_r+0x1c6>
 800a2ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2ee:	445a      	add	r2, fp
 800a2f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	f000 809f 	beq.w	800a43a <_svfiprintf_r+0x1c6>
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a302:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a306:	f10a 0a01 	add.w	sl, sl, #1
 800a30a:	9304      	str	r3, [sp, #16]
 800a30c:	9307      	str	r3, [sp, #28]
 800a30e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a312:	931a      	str	r3, [sp, #104]	@ 0x68
 800a314:	4654      	mov	r4, sl
 800a316:	2205      	movs	r2, #5
 800a318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a31c:	484e      	ldr	r0, [pc, #312]	@ (800a458 <_svfiprintf_r+0x1e4>)
 800a31e:	f7f5 ff7f 	bl	8000220 <memchr>
 800a322:	9a04      	ldr	r2, [sp, #16]
 800a324:	b9d8      	cbnz	r0, 800a35e <_svfiprintf_r+0xea>
 800a326:	06d0      	lsls	r0, r2, #27
 800a328:	bf44      	itt	mi
 800a32a:	2320      	movmi	r3, #32
 800a32c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a330:	0711      	lsls	r1, r2, #28
 800a332:	bf44      	itt	mi
 800a334:	232b      	movmi	r3, #43	@ 0x2b
 800a336:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a33a:	f89a 3000 	ldrb.w	r3, [sl]
 800a33e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a340:	d015      	beq.n	800a36e <_svfiprintf_r+0xfa>
 800a342:	9a07      	ldr	r2, [sp, #28]
 800a344:	4654      	mov	r4, sl
 800a346:	2000      	movs	r0, #0
 800a348:	f04f 0c0a 	mov.w	ip, #10
 800a34c:	4621      	mov	r1, r4
 800a34e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a352:	3b30      	subs	r3, #48	@ 0x30
 800a354:	2b09      	cmp	r3, #9
 800a356:	d94b      	bls.n	800a3f0 <_svfiprintf_r+0x17c>
 800a358:	b1b0      	cbz	r0, 800a388 <_svfiprintf_r+0x114>
 800a35a:	9207      	str	r2, [sp, #28]
 800a35c:	e014      	b.n	800a388 <_svfiprintf_r+0x114>
 800a35e:	eba0 0308 	sub.w	r3, r0, r8
 800a362:	fa09 f303 	lsl.w	r3, r9, r3
 800a366:	4313      	orrs	r3, r2
 800a368:	9304      	str	r3, [sp, #16]
 800a36a:	46a2      	mov	sl, r4
 800a36c:	e7d2      	b.n	800a314 <_svfiprintf_r+0xa0>
 800a36e:	9b03      	ldr	r3, [sp, #12]
 800a370:	1d19      	adds	r1, r3, #4
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	9103      	str	r1, [sp, #12]
 800a376:	2b00      	cmp	r3, #0
 800a378:	bfbb      	ittet	lt
 800a37a:	425b      	neglt	r3, r3
 800a37c:	f042 0202 	orrlt.w	r2, r2, #2
 800a380:	9307      	strge	r3, [sp, #28]
 800a382:	9307      	strlt	r3, [sp, #28]
 800a384:	bfb8      	it	lt
 800a386:	9204      	strlt	r2, [sp, #16]
 800a388:	7823      	ldrb	r3, [r4, #0]
 800a38a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a38c:	d10a      	bne.n	800a3a4 <_svfiprintf_r+0x130>
 800a38e:	7863      	ldrb	r3, [r4, #1]
 800a390:	2b2a      	cmp	r3, #42	@ 0x2a
 800a392:	d132      	bne.n	800a3fa <_svfiprintf_r+0x186>
 800a394:	9b03      	ldr	r3, [sp, #12]
 800a396:	1d1a      	adds	r2, r3, #4
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	9203      	str	r2, [sp, #12]
 800a39c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3a0:	3402      	adds	r4, #2
 800a3a2:	9305      	str	r3, [sp, #20]
 800a3a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a468 <_svfiprintf_r+0x1f4>
 800a3a8:	7821      	ldrb	r1, [r4, #0]
 800a3aa:	2203      	movs	r2, #3
 800a3ac:	4650      	mov	r0, sl
 800a3ae:	f7f5 ff37 	bl	8000220 <memchr>
 800a3b2:	b138      	cbz	r0, 800a3c4 <_svfiprintf_r+0x150>
 800a3b4:	9b04      	ldr	r3, [sp, #16]
 800a3b6:	eba0 000a 	sub.w	r0, r0, sl
 800a3ba:	2240      	movs	r2, #64	@ 0x40
 800a3bc:	4082      	lsls	r2, r0
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	3401      	adds	r4, #1
 800a3c2:	9304      	str	r3, [sp, #16]
 800a3c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3c8:	4824      	ldr	r0, [pc, #144]	@ (800a45c <_svfiprintf_r+0x1e8>)
 800a3ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3ce:	2206      	movs	r2, #6
 800a3d0:	f7f5 ff26 	bl	8000220 <memchr>
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d036      	beq.n	800a446 <_svfiprintf_r+0x1d2>
 800a3d8:	4b21      	ldr	r3, [pc, #132]	@ (800a460 <_svfiprintf_r+0x1ec>)
 800a3da:	bb1b      	cbnz	r3, 800a424 <_svfiprintf_r+0x1b0>
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	3307      	adds	r3, #7
 800a3e0:	f023 0307 	bic.w	r3, r3, #7
 800a3e4:	3308      	adds	r3, #8
 800a3e6:	9303      	str	r3, [sp, #12]
 800a3e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ea:	4433      	add	r3, r6
 800a3ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ee:	e76a      	b.n	800a2c6 <_svfiprintf_r+0x52>
 800a3f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3f4:	460c      	mov	r4, r1
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	e7a8      	b.n	800a34c <_svfiprintf_r+0xd8>
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	3401      	adds	r4, #1
 800a3fe:	9305      	str	r3, [sp, #20]
 800a400:	4619      	mov	r1, r3
 800a402:	f04f 0c0a 	mov.w	ip, #10
 800a406:	4620      	mov	r0, r4
 800a408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a40c:	3a30      	subs	r2, #48	@ 0x30
 800a40e:	2a09      	cmp	r2, #9
 800a410:	d903      	bls.n	800a41a <_svfiprintf_r+0x1a6>
 800a412:	2b00      	cmp	r3, #0
 800a414:	d0c6      	beq.n	800a3a4 <_svfiprintf_r+0x130>
 800a416:	9105      	str	r1, [sp, #20]
 800a418:	e7c4      	b.n	800a3a4 <_svfiprintf_r+0x130>
 800a41a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a41e:	4604      	mov	r4, r0
 800a420:	2301      	movs	r3, #1
 800a422:	e7f0      	b.n	800a406 <_svfiprintf_r+0x192>
 800a424:	ab03      	add	r3, sp, #12
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	462a      	mov	r2, r5
 800a42a:	4b0e      	ldr	r3, [pc, #56]	@ (800a464 <_svfiprintf_r+0x1f0>)
 800a42c:	a904      	add	r1, sp, #16
 800a42e:	4638      	mov	r0, r7
 800a430:	f3af 8000 	nop.w
 800a434:	1c42      	adds	r2, r0, #1
 800a436:	4606      	mov	r6, r0
 800a438:	d1d6      	bne.n	800a3e8 <_svfiprintf_r+0x174>
 800a43a:	89ab      	ldrh	r3, [r5, #12]
 800a43c:	065b      	lsls	r3, r3, #25
 800a43e:	f53f af2d 	bmi.w	800a29c <_svfiprintf_r+0x28>
 800a442:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a444:	e72c      	b.n	800a2a0 <_svfiprintf_r+0x2c>
 800a446:	ab03      	add	r3, sp, #12
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	462a      	mov	r2, r5
 800a44c:	4b05      	ldr	r3, [pc, #20]	@ (800a464 <_svfiprintf_r+0x1f0>)
 800a44e:	a904      	add	r1, sp, #16
 800a450:	4638      	mov	r0, r7
 800a452:	f000 f9bb 	bl	800a7cc <_printf_i>
 800a456:	e7ed      	b.n	800a434 <_svfiprintf_r+0x1c0>
 800a458:	0806173f 	.word	0x0806173f
 800a45c:	08061749 	.word	0x08061749
 800a460:	00000000 	.word	0x00000000
 800a464:	0800a1bd 	.word	0x0800a1bd
 800a468:	08061745 	.word	0x08061745

0800a46c <__sfputc_r>:
 800a46c:	6893      	ldr	r3, [r2, #8]
 800a46e:	3b01      	subs	r3, #1
 800a470:	2b00      	cmp	r3, #0
 800a472:	b410      	push	{r4}
 800a474:	6093      	str	r3, [r2, #8]
 800a476:	da08      	bge.n	800a48a <__sfputc_r+0x1e>
 800a478:	6994      	ldr	r4, [r2, #24]
 800a47a:	42a3      	cmp	r3, r4
 800a47c:	db01      	blt.n	800a482 <__sfputc_r+0x16>
 800a47e:	290a      	cmp	r1, #10
 800a480:	d103      	bne.n	800a48a <__sfputc_r+0x1e>
 800a482:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a486:	f7ff bd10 	b.w	8009eaa <__swbuf_r>
 800a48a:	6813      	ldr	r3, [r2, #0]
 800a48c:	1c58      	adds	r0, r3, #1
 800a48e:	6010      	str	r0, [r2, #0]
 800a490:	7019      	strb	r1, [r3, #0]
 800a492:	4608      	mov	r0, r1
 800a494:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a498:	4770      	bx	lr

0800a49a <__sfputs_r>:
 800a49a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49c:	4606      	mov	r6, r0
 800a49e:	460f      	mov	r7, r1
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	18d5      	adds	r5, r2, r3
 800a4a4:	42ac      	cmp	r4, r5
 800a4a6:	d101      	bne.n	800a4ac <__sfputs_r+0x12>
 800a4a8:	2000      	movs	r0, #0
 800a4aa:	e007      	b.n	800a4bc <__sfputs_r+0x22>
 800a4ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b0:	463a      	mov	r2, r7
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f7ff ffda 	bl	800a46c <__sfputc_r>
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	d1f3      	bne.n	800a4a4 <__sfputs_r+0xa>
 800a4bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4c0 <_vfiprintf_r>:
 800a4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c4:	460d      	mov	r5, r1
 800a4c6:	b09d      	sub	sp, #116	@ 0x74
 800a4c8:	4614      	mov	r4, r2
 800a4ca:	4698      	mov	r8, r3
 800a4cc:	4606      	mov	r6, r0
 800a4ce:	b118      	cbz	r0, 800a4d8 <_vfiprintf_r+0x18>
 800a4d0:	6a03      	ldr	r3, [r0, #32]
 800a4d2:	b90b      	cbnz	r3, 800a4d8 <_vfiprintf_r+0x18>
 800a4d4:	f7ff fb8a 	bl	8009bec <__sinit>
 800a4d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4da:	07d9      	lsls	r1, r3, #31
 800a4dc:	d405      	bmi.n	800a4ea <_vfiprintf_r+0x2a>
 800a4de:	89ab      	ldrh	r3, [r5, #12]
 800a4e0:	059a      	lsls	r2, r3, #22
 800a4e2:	d402      	bmi.n	800a4ea <_vfiprintf_r+0x2a>
 800a4e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4e6:	f7ff fdfe 	bl	800a0e6 <__retarget_lock_acquire_recursive>
 800a4ea:	89ab      	ldrh	r3, [r5, #12]
 800a4ec:	071b      	lsls	r3, r3, #28
 800a4ee:	d501      	bpl.n	800a4f4 <_vfiprintf_r+0x34>
 800a4f0:	692b      	ldr	r3, [r5, #16]
 800a4f2:	b99b      	cbnz	r3, 800a51c <_vfiprintf_r+0x5c>
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	f7ff fd16 	bl	8009f28 <__swsetup_r>
 800a4fc:	b170      	cbz	r0, 800a51c <_vfiprintf_r+0x5c>
 800a4fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a500:	07dc      	lsls	r4, r3, #31
 800a502:	d504      	bpl.n	800a50e <_vfiprintf_r+0x4e>
 800a504:	f04f 30ff 	mov.w	r0, #4294967295
 800a508:	b01d      	add	sp, #116	@ 0x74
 800a50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50e:	89ab      	ldrh	r3, [r5, #12]
 800a510:	0598      	lsls	r0, r3, #22
 800a512:	d4f7      	bmi.n	800a504 <_vfiprintf_r+0x44>
 800a514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a516:	f7ff fde7 	bl	800a0e8 <__retarget_lock_release_recursive>
 800a51a:	e7f3      	b.n	800a504 <_vfiprintf_r+0x44>
 800a51c:	2300      	movs	r3, #0
 800a51e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a520:	2320      	movs	r3, #32
 800a522:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a526:	f8cd 800c 	str.w	r8, [sp, #12]
 800a52a:	2330      	movs	r3, #48	@ 0x30
 800a52c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a6dc <_vfiprintf_r+0x21c>
 800a530:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a534:	f04f 0901 	mov.w	r9, #1
 800a538:	4623      	mov	r3, r4
 800a53a:	469a      	mov	sl, r3
 800a53c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a540:	b10a      	cbz	r2, 800a546 <_vfiprintf_r+0x86>
 800a542:	2a25      	cmp	r2, #37	@ 0x25
 800a544:	d1f9      	bne.n	800a53a <_vfiprintf_r+0x7a>
 800a546:	ebba 0b04 	subs.w	fp, sl, r4
 800a54a:	d00b      	beq.n	800a564 <_vfiprintf_r+0xa4>
 800a54c:	465b      	mov	r3, fp
 800a54e:	4622      	mov	r2, r4
 800a550:	4629      	mov	r1, r5
 800a552:	4630      	mov	r0, r6
 800a554:	f7ff ffa1 	bl	800a49a <__sfputs_r>
 800a558:	3001      	adds	r0, #1
 800a55a:	f000 80a7 	beq.w	800a6ac <_vfiprintf_r+0x1ec>
 800a55e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a560:	445a      	add	r2, fp
 800a562:	9209      	str	r2, [sp, #36]	@ 0x24
 800a564:	f89a 3000 	ldrb.w	r3, [sl]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f000 809f 	beq.w	800a6ac <_vfiprintf_r+0x1ec>
 800a56e:	2300      	movs	r3, #0
 800a570:	f04f 32ff 	mov.w	r2, #4294967295
 800a574:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a578:	f10a 0a01 	add.w	sl, sl, #1
 800a57c:	9304      	str	r3, [sp, #16]
 800a57e:	9307      	str	r3, [sp, #28]
 800a580:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a584:	931a      	str	r3, [sp, #104]	@ 0x68
 800a586:	4654      	mov	r4, sl
 800a588:	2205      	movs	r2, #5
 800a58a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a58e:	4853      	ldr	r0, [pc, #332]	@ (800a6dc <_vfiprintf_r+0x21c>)
 800a590:	f7f5 fe46 	bl	8000220 <memchr>
 800a594:	9a04      	ldr	r2, [sp, #16]
 800a596:	b9d8      	cbnz	r0, 800a5d0 <_vfiprintf_r+0x110>
 800a598:	06d1      	lsls	r1, r2, #27
 800a59a:	bf44      	itt	mi
 800a59c:	2320      	movmi	r3, #32
 800a59e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5a2:	0713      	lsls	r3, r2, #28
 800a5a4:	bf44      	itt	mi
 800a5a6:	232b      	movmi	r3, #43	@ 0x2b
 800a5a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a5b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5b2:	d015      	beq.n	800a5e0 <_vfiprintf_r+0x120>
 800a5b4:	9a07      	ldr	r2, [sp, #28]
 800a5b6:	4654      	mov	r4, sl
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	f04f 0c0a 	mov.w	ip, #10
 800a5be:	4621      	mov	r1, r4
 800a5c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5c4:	3b30      	subs	r3, #48	@ 0x30
 800a5c6:	2b09      	cmp	r3, #9
 800a5c8:	d94b      	bls.n	800a662 <_vfiprintf_r+0x1a2>
 800a5ca:	b1b0      	cbz	r0, 800a5fa <_vfiprintf_r+0x13a>
 800a5cc:	9207      	str	r2, [sp, #28]
 800a5ce:	e014      	b.n	800a5fa <_vfiprintf_r+0x13a>
 800a5d0:	eba0 0308 	sub.w	r3, r0, r8
 800a5d4:	fa09 f303 	lsl.w	r3, r9, r3
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	9304      	str	r3, [sp, #16]
 800a5dc:	46a2      	mov	sl, r4
 800a5de:	e7d2      	b.n	800a586 <_vfiprintf_r+0xc6>
 800a5e0:	9b03      	ldr	r3, [sp, #12]
 800a5e2:	1d19      	adds	r1, r3, #4
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	9103      	str	r1, [sp, #12]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	bfbb      	ittet	lt
 800a5ec:	425b      	neglt	r3, r3
 800a5ee:	f042 0202 	orrlt.w	r2, r2, #2
 800a5f2:	9307      	strge	r3, [sp, #28]
 800a5f4:	9307      	strlt	r3, [sp, #28]
 800a5f6:	bfb8      	it	lt
 800a5f8:	9204      	strlt	r2, [sp, #16]
 800a5fa:	7823      	ldrb	r3, [r4, #0]
 800a5fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5fe:	d10a      	bne.n	800a616 <_vfiprintf_r+0x156>
 800a600:	7863      	ldrb	r3, [r4, #1]
 800a602:	2b2a      	cmp	r3, #42	@ 0x2a
 800a604:	d132      	bne.n	800a66c <_vfiprintf_r+0x1ac>
 800a606:	9b03      	ldr	r3, [sp, #12]
 800a608:	1d1a      	adds	r2, r3, #4
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	9203      	str	r2, [sp, #12]
 800a60e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a612:	3402      	adds	r4, #2
 800a614:	9305      	str	r3, [sp, #20]
 800a616:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a6ec <_vfiprintf_r+0x22c>
 800a61a:	7821      	ldrb	r1, [r4, #0]
 800a61c:	2203      	movs	r2, #3
 800a61e:	4650      	mov	r0, sl
 800a620:	f7f5 fdfe 	bl	8000220 <memchr>
 800a624:	b138      	cbz	r0, 800a636 <_vfiprintf_r+0x176>
 800a626:	9b04      	ldr	r3, [sp, #16]
 800a628:	eba0 000a 	sub.w	r0, r0, sl
 800a62c:	2240      	movs	r2, #64	@ 0x40
 800a62e:	4082      	lsls	r2, r0
 800a630:	4313      	orrs	r3, r2
 800a632:	3401      	adds	r4, #1
 800a634:	9304      	str	r3, [sp, #16]
 800a636:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a63a:	4829      	ldr	r0, [pc, #164]	@ (800a6e0 <_vfiprintf_r+0x220>)
 800a63c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a640:	2206      	movs	r2, #6
 800a642:	f7f5 fded 	bl	8000220 <memchr>
 800a646:	2800      	cmp	r0, #0
 800a648:	d03f      	beq.n	800a6ca <_vfiprintf_r+0x20a>
 800a64a:	4b26      	ldr	r3, [pc, #152]	@ (800a6e4 <_vfiprintf_r+0x224>)
 800a64c:	bb1b      	cbnz	r3, 800a696 <_vfiprintf_r+0x1d6>
 800a64e:	9b03      	ldr	r3, [sp, #12]
 800a650:	3307      	adds	r3, #7
 800a652:	f023 0307 	bic.w	r3, r3, #7
 800a656:	3308      	adds	r3, #8
 800a658:	9303      	str	r3, [sp, #12]
 800a65a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a65c:	443b      	add	r3, r7
 800a65e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a660:	e76a      	b.n	800a538 <_vfiprintf_r+0x78>
 800a662:	fb0c 3202 	mla	r2, ip, r2, r3
 800a666:	460c      	mov	r4, r1
 800a668:	2001      	movs	r0, #1
 800a66a:	e7a8      	b.n	800a5be <_vfiprintf_r+0xfe>
 800a66c:	2300      	movs	r3, #0
 800a66e:	3401      	adds	r4, #1
 800a670:	9305      	str	r3, [sp, #20]
 800a672:	4619      	mov	r1, r3
 800a674:	f04f 0c0a 	mov.w	ip, #10
 800a678:	4620      	mov	r0, r4
 800a67a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a67e:	3a30      	subs	r2, #48	@ 0x30
 800a680:	2a09      	cmp	r2, #9
 800a682:	d903      	bls.n	800a68c <_vfiprintf_r+0x1cc>
 800a684:	2b00      	cmp	r3, #0
 800a686:	d0c6      	beq.n	800a616 <_vfiprintf_r+0x156>
 800a688:	9105      	str	r1, [sp, #20]
 800a68a:	e7c4      	b.n	800a616 <_vfiprintf_r+0x156>
 800a68c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a690:	4604      	mov	r4, r0
 800a692:	2301      	movs	r3, #1
 800a694:	e7f0      	b.n	800a678 <_vfiprintf_r+0x1b8>
 800a696:	ab03      	add	r3, sp, #12
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	462a      	mov	r2, r5
 800a69c:	4b12      	ldr	r3, [pc, #72]	@ (800a6e8 <_vfiprintf_r+0x228>)
 800a69e:	a904      	add	r1, sp, #16
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	f3af 8000 	nop.w
 800a6a6:	4607      	mov	r7, r0
 800a6a8:	1c78      	adds	r0, r7, #1
 800a6aa:	d1d6      	bne.n	800a65a <_vfiprintf_r+0x19a>
 800a6ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6ae:	07d9      	lsls	r1, r3, #31
 800a6b0:	d405      	bmi.n	800a6be <_vfiprintf_r+0x1fe>
 800a6b2:	89ab      	ldrh	r3, [r5, #12]
 800a6b4:	059a      	lsls	r2, r3, #22
 800a6b6:	d402      	bmi.n	800a6be <_vfiprintf_r+0x1fe>
 800a6b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6ba:	f7ff fd15 	bl	800a0e8 <__retarget_lock_release_recursive>
 800a6be:	89ab      	ldrh	r3, [r5, #12]
 800a6c0:	065b      	lsls	r3, r3, #25
 800a6c2:	f53f af1f 	bmi.w	800a504 <_vfiprintf_r+0x44>
 800a6c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6c8:	e71e      	b.n	800a508 <_vfiprintf_r+0x48>
 800a6ca:	ab03      	add	r3, sp, #12
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	462a      	mov	r2, r5
 800a6d0:	4b05      	ldr	r3, [pc, #20]	@ (800a6e8 <_vfiprintf_r+0x228>)
 800a6d2:	a904      	add	r1, sp, #16
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	f000 f879 	bl	800a7cc <_printf_i>
 800a6da:	e7e4      	b.n	800a6a6 <_vfiprintf_r+0x1e6>
 800a6dc:	0806173f 	.word	0x0806173f
 800a6e0:	08061749 	.word	0x08061749
 800a6e4:	00000000 	.word	0x00000000
 800a6e8:	0800a49b 	.word	0x0800a49b
 800a6ec:	08061745 	.word	0x08061745

0800a6f0 <_printf_common>:
 800a6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f4:	4616      	mov	r6, r2
 800a6f6:	4698      	mov	r8, r3
 800a6f8:	688a      	ldr	r2, [r1, #8]
 800a6fa:	690b      	ldr	r3, [r1, #16]
 800a6fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a700:	4293      	cmp	r3, r2
 800a702:	bfb8      	it	lt
 800a704:	4613      	movlt	r3, r2
 800a706:	6033      	str	r3, [r6, #0]
 800a708:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a70c:	4607      	mov	r7, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b10a      	cbz	r2, 800a716 <_printf_common+0x26>
 800a712:	3301      	adds	r3, #1
 800a714:	6033      	str	r3, [r6, #0]
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	0699      	lsls	r1, r3, #26
 800a71a:	bf42      	ittt	mi
 800a71c:	6833      	ldrmi	r3, [r6, #0]
 800a71e:	3302      	addmi	r3, #2
 800a720:	6033      	strmi	r3, [r6, #0]
 800a722:	6825      	ldr	r5, [r4, #0]
 800a724:	f015 0506 	ands.w	r5, r5, #6
 800a728:	d106      	bne.n	800a738 <_printf_common+0x48>
 800a72a:	f104 0a19 	add.w	sl, r4, #25
 800a72e:	68e3      	ldr	r3, [r4, #12]
 800a730:	6832      	ldr	r2, [r6, #0]
 800a732:	1a9b      	subs	r3, r3, r2
 800a734:	42ab      	cmp	r3, r5
 800a736:	dc26      	bgt.n	800a786 <_printf_common+0x96>
 800a738:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a73c:	6822      	ldr	r2, [r4, #0]
 800a73e:	3b00      	subs	r3, #0
 800a740:	bf18      	it	ne
 800a742:	2301      	movne	r3, #1
 800a744:	0692      	lsls	r2, r2, #26
 800a746:	d42b      	bmi.n	800a7a0 <_printf_common+0xb0>
 800a748:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a74c:	4641      	mov	r1, r8
 800a74e:	4638      	mov	r0, r7
 800a750:	47c8      	blx	r9
 800a752:	3001      	adds	r0, #1
 800a754:	d01e      	beq.n	800a794 <_printf_common+0xa4>
 800a756:	6823      	ldr	r3, [r4, #0]
 800a758:	6922      	ldr	r2, [r4, #16]
 800a75a:	f003 0306 	and.w	r3, r3, #6
 800a75e:	2b04      	cmp	r3, #4
 800a760:	bf02      	ittt	eq
 800a762:	68e5      	ldreq	r5, [r4, #12]
 800a764:	6833      	ldreq	r3, [r6, #0]
 800a766:	1aed      	subeq	r5, r5, r3
 800a768:	68a3      	ldr	r3, [r4, #8]
 800a76a:	bf0c      	ite	eq
 800a76c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a770:	2500      	movne	r5, #0
 800a772:	4293      	cmp	r3, r2
 800a774:	bfc4      	itt	gt
 800a776:	1a9b      	subgt	r3, r3, r2
 800a778:	18ed      	addgt	r5, r5, r3
 800a77a:	2600      	movs	r6, #0
 800a77c:	341a      	adds	r4, #26
 800a77e:	42b5      	cmp	r5, r6
 800a780:	d11a      	bne.n	800a7b8 <_printf_common+0xc8>
 800a782:	2000      	movs	r0, #0
 800a784:	e008      	b.n	800a798 <_printf_common+0xa8>
 800a786:	2301      	movs	r3, #1
 800a788:	4652      	mov	r2, sl
 800a78a:	4641      	mov	r1, r8
 800a78c:	4638      	mov	r0, r7
 800a78e:	47c8      	blx	r9
 800a790:	3001      	adds	r0, #1
 800a792:	d103      	bne.n	800a79c <_printf_common+0xac>
 800a794:	f04f 30ff 	mov.w	r0, #4294967295
 800a798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a79c:	3501      	adds	r5, #1
 800a79e:	e7c6      	b.n	800a72e <_printf_common+0x3e>
 800a7a0:	18e1      	adds	r1, r4, r3
 800a7a2:	1c5a      	adds	r2, r3, #1
 800a7a4:	2030      	movs	r0, #48	@ 0x30
 800a7a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7aa:	4422      	add	r2, r4
 800a7ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7b4:	3302      	adds	r3, #2
 800a7b6:	e7c7      	b.n	800a748 <_printf_common+0x58>
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	4641      	mov	r1, r8
 800a7be:	4638      	mov	r0, r7
 800a7c0:	47c8      	blx	r9
 800a7c2:	3001      	adds	r0, #1
 800a7c4:	d0e6      	beq.n	800a794 <_printf_common+0xa4>
 800a7c6:	3601      	adds	r6, #1
 800a7c8:	e7d9      	b.n	800a77e <_printf_common+0x8e>
	...

0800a7cc <_printf_i>:
 800a7cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d0:	7e0f      	ldrb	r7, [r1, #24]
 800a7d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a7d4:	2f78      	cmp	r7, #120	@ 0x78
 800a7d6:	4691      	mov	r9, r2
 800a7d8:	4680      	mov	r8, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	469a      	mov	sl, r3
 800a7de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7e2:	d807      	bhi.n	800a7f4 <_printf_i+0x28>
 800a7e4:	2f62      	cmp	r7, #98	@ 0x62
 800a7e6:	d80a      	bhi.n	800a7fe <_printf_i+0x32>
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	f000 80d2 	beq.w	800a992 <_printf_i+0x1c6>
 800a7ee:	2f58      	cmp	r7, #88	@ 0x58
 800a7f0:	f000 80b9 	beq.w	800a966 <_printf_i+0x19a>
 800a7f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a7fc:	e03a      	b.n	800a874 <_printf_i+0xa8>
 800a7fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a802:	2b15      	cmp	r3, #21
 800a804:	d8f6      	bhi.n	800a7f4 <_printf_i+0x28>
 800a806:	a101      	add	r1, pc, #4	@ (adr r1, 800a80c <_printf_i+0x40>)
 800a808:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a80c:	0800a865 	.word	0x0800a865
 800a810:	0800a879 	.word	0x0800a879
 800a814:	0800a7f5 	.word	0x0800a7f5
 800a818:	0800a7f5 	.word	0x0800a7f5
 800a81c:	0800a7f5 	.word	0x0800a7f5
 800a820:	0800a7f5 	.word	0x0800a7f5
 800a824:	0800a879 	.word	0x0800a879
 800a828:	0800a7f5 	.word	0x0800a7f5
 800a82c:	0800a7f5 	.word	0x0800a7f5
 800a830:	0800a7f5 	.word	0x0800a7f5
 800a834:	0800a7f5 	.word	0x0800a7f5
 800a838:	0800a979 	.word	0x0800a979
 800a83c:	0800a8a3 	.word	0x0800a8a3
 800a840:	0800a933 	.word	0x0800a933
 800a844:	0800a7f5 	.word	0x0800a7f5
 800a848:	0800a7f5 	.word	0x0800a7f5
 800a84c:	0800a99b 	.word	0x0800a99b
 800a850:	0800a7f5 	.word	0x0800a7f5
 800a854:	0800a8a3 	.word	0x0800a8a3
 800a858:	0800a7f5 	.word	0x0800a7f5
 800a85c:	0800a7f5 	.word	0x0800a7f5
 800a860:	0800a93b 	.word	0x0800a93b
 800a864:	6833      	ldr	r3, [r6, #0]
 800a866:	1d1a      	adds	r2, r3, #4
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	6032      	str	r2, [r6, #0]
 800a86c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a870:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a874:	2301      	movs	r3, #1
 800a876:	e09d      	b.n	800a9b4 <_printf_i+0x1e8>
 800a878:	6833      	ldr	r3, [r6, #0]
 800a87a:	6820      	ldr	r0, [r4, #0]
 800a87c:	1d19      	adds	r1, r3, #4
 800a87e:	6031      	str	r1, [r6, #0]
 800a880:	0606      	lsls	r6, r0, #24
 800a882:	d501      	bpl.n	800a888 <_printf_i+0xbc>
 800a884:	681d      	ldr	r5, [r3, #0]
 800a886:	e003      	b.n	800a890 <_printf_i+0xc4>
 800a888:	0645      	lsls	r5, r0, #25
 800a88a:	d5fb      	bpl.n	800a884 <_printf_i+0xb8>
 800a88c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a890:	2d00      	cmp	r5, #0
 800a892:	da03      	bge.n	800a89c <_printf_i+0xd0>
 800a894:	232d      	movs	r3, #45	@ 0x2d
 800a896:	426d      	negs	r5, r5
 800a898:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a89c:	4859      	ldr	r0, [pc, #356]	@ (800aa04 <_printf_i+0x238>)
 800a89e:	230a      	movs	r3, #10
 800a8a0:	e011      	b.n	800a8c6 <_printf_i+0xfa>
 800a8a2:	6821      	ldr	r1, [r4, #0]
 800a8a4:	6833      	ldr	r3, [r6, #0]
 800a8a6:	0608      	lsls	r0, r1, #24
 800a8a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8ac:	d402      	bmi.n	800a8b4 <_printf_i+0xe8>
 800a8ae:	0649      	lsls	r1, r1, #25
 800a8b0:	bf48      	it	mi
 800a8b2:	b2ad      	uxthmi	r5, r5
 800a8b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8b6:	4853      	ldr	r0, [pc, #332]	@ (800aa04 <_printf_i+0x238>)
 800a8b8:	6033      	str	r3, [r6, #0]
 800a8ba:	bf14      	ite	ne
 800a8bc:	230a      	movne	r3, #10
 800a8be:	2308      	moveq	r3, #8
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8c6:	6866      	ldr	r6, [r4, #4]
 800a8c8:	60a6      	str	r6, [r4, #8]
 800a8ca:	2e00      	cmp	r6, #0
 800a8cc:	bfa2      	ittt	ge
 800a8ce:	6821      	ldrge	r1, [r4, #0]
 800a8d0:	f021 0104 	bicge.w	r1, r1, #4
 800a8d4:	6021      	strge	r1, [r4, #0]
 800a8d6:	b90d      	cbnz	r5, 800a8dc <_printf_i+0x110>
 800a8d8:	2e00      	cmp	r6, #0
 800a8da:	d04b      	beq.n	800a974 <_printf_i+0x1a8>
 800a8dc:	4616      	mov	r6, r2
 800a8de:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8e2:	fb03 5711 	mls	r7, r3, r1, r5
 800a8e6:	5dc7      	ldrb	r7, [r0, r7]
 800a8e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a8ec:	462f      	mov	r7, r5
 800a8ee:	42bb      	cmp	r3, r7
 800a8f0:	460d      	mov	r5, r1
 800a8f2:	d9f4      	bls.n	800a8de <_printf_i+0x112>
 800a8f4:	2b08      	cmp	r3, #8
 800a8f6:	d10b      	bne.n	800a910 <_printf_i+0x144>
 800a8f8:	6823      	ldr	r3, [r4, #0]
 800a8fa:	07df      	lsls	r7, r3, #31
 800a8fc:	d508      	bpl.n	800a910 <_printf_i+0x144>
 800a8fe:	6923      	ldr	r3, [r4, #16]
 800a900:	6861      	ldr	r1, [r4, #4]
 800a902:	4299      	cmp	r1, r3
 800a904:	bfde      	ittt	le
 800a906:	2330      	movle	r3, #48	@ 0x30
 800a908:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a90c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a910:	1b92      	subs	r2, r2, r6
 800a912:	6122      	str	r2, [r4, #16]
 800a914:	f8cd a000 	str.w	sl, [sp]
 800a918:	464b      	mov	r3, r9
 800a91a:	aa03      	add	r2, sp, #12
 800a91c:	4621      	mov	r1, r4
 800a91e:	4640      	mov	r0, r8
 800a920:	f7ff fee6 	bl	800a6f0 <_printf_common>
 800a924:	3001      	adds	r0, #1
 800a926:	d14a      	bne.n	800a9be <_printf_i+0x1f2>
 800a928:	f04f 30ff 	mov.w	r0, #4294967295
 800a92c:	b004      	add	sp, #16
 800a92e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	f043 0320 	orr.w	r3, r3, #32
 800a938:	6023      	str	r3, [r4, #0]
 800a93a:	4833      	ldr	r0, [pc, #204]	@ (800aa08 <_printf_i+0x23c>)
 800a93c:	2778      	movs	r7, #120	@ 0x78
 800a93e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a942:	6823      	ldr	r3, [r4, #0]
 800a944:	6831      	ldr	r1, [r6, #0]
 800a946:	061f      	lsls	r7, r3, #24
 800a948:	f851 5b04 	ldr.w	r5, [r1], #4
 800a94c:	d402      	bmi.n	800a954 <_printf_i+0x188>
 800a94e:	065f      	lsls	r7, r3, #25
 800a950:	bf48      	it	mi
 800a952:	b2ad      	uxthmi	r5, r5
 800a954:	6031      	str	r1, [r6, #0]
 800a956:	07d9      	lsls	r1, r3, #31
 800a958:	bf44      	itt	mi
 800a95a:	f043 0320 	orrmi.w	r3, r3, #32
 800a95e:	6023      	strmi	r3, [r4, #0]
 800a960:	b11d      	cbz	r5, 800a96a <_printf_i+0x19e>
 800a962:	2310      	movs	r3, #16
 800a964:	e7ac      	b.n	800a8c0 <_printf_i+0xf4>
 800a966:	4827      	ldr	r0, [pc, #156]	@ (800aa04 <_printf_i+0x238>)
 800a968:	e7e9      	b.n	800a93e <_printf_i+0x172>
 800a96a:	6823      	ldr	r3, [r4, #0]
 800a96c:	f023 0320 	bic.w	r3, r3, #32
 800a970:	6023      	str	r3, [r4, #0]
 800a972:	e7f6      	b.n	800a962 <_printf_i+0x196>
 800a974:	4616      	mov	r6, r2
 800a976:	e7bd      	b.n	800a8f4 <_printf_i+0x128>
 800a978:	6833      	ldr	r3, [r6, #0]
 800a97a:	6825      	ldr	r5, [r4, #0]
 800a97c:	6961      	ldr	r1, [r4, #20]
 800a97e:	1d18      	adds	r0, r3, #4
 800a980:	6030      	str	r0, [r6, #0]
 800a982:	062e      	lsls	r6, r5, #24
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	d501      	bpl.n	800a98c <_printf_i+0x1c0>
 800a988:	6019      	str	r1, [r3, #0]
 800a98a:	e002      	b.n	800a992 <_printf_i+0x1c6>
 800a98c:	0668      	lsls	r0, r5, #25
 800a98e:	d5fb      	bpl.n	800a988 <_printf_i+0x1bc>
 800a990:	8019      	strh	r1, [r3, #0]
 800a992:	2300      	movs	r3, #0
 800a994:	6123      	str	r3, [r4, #16]
 800a996:	4616      	mov	r6, r2
 800a998:	e7bc      	b.n	800a914 <_printf_i+0x148>
 800a99a:	6833      	ldr	r3, [r6, #0]
 800a99c:	1d1a      	adds	r2, r3, #4
 800a99e:	6032      	str	r2, [r6, #0]
 800a9a0:	681e      	ldr	r6, [r3, #0]
 800a9a2:	6862      	ldr	r2, [r4, #4]
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	f7f5 fc3a 	bl	8000220 <memchr>
 800a9ac:	b108      	cbz	r0, 800a9b2 <_printf_i+0x1e6>
 800a9ae:	1b80      	subs	r0, r0, r6
 800a9b0:	6060      	str	r0, [r4, #4]
 800a9b2:	6863      	ldr	r3, [r4, #4]
 800a9b4:	6123      	str	r3, [r4, #16]
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9bc:	e7aa      	b.n	800a914 <_printf_i+0x148>
 800a9be:	6923      	ldr	r3, [r4, #16]
 800a9c0:	4632      	mov	r2, r6
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	4640      	mov	r0, r8
 800a9c6:	47d0      	blx	sl
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	d0ad      	beq.n	800a928 <_printf_i+0x15c>
 800a9cc:	6823      	ldr	r3, [r4, #0]
 800a9ce:	079b      	lsls	r3, r3, #30
 800a9d0:	d413      	bmi.n	800a9fa <_printf_i+0x22e>
 800a9d2:	68e0      	ldr	r0, [r4, #12]
 800a9d4:	9b03      	ldr	r3, [sp, #12]
 800a9d6:	4298      	cmp	r0, r3
 800a9d8:	bfb8      	it	lt
 800a9da:	4618      	movlt	r0, r3
 800a9dc:	e7a6      	b.n	800a92c <_printf_i+0x160>
 800a9de:	2301      	movs	r3, #1
 800a9e0:	4632      	mov	r2, r6
 800a9e2:	4649      	mov	r1, r9
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	47d0      	blx	sl
 800a9e8:	3001      	adds	r0, #1
 800a9ea:	d09d      	beq.n	800a928 <_printf_i+0x15c>
 800a9ec:	3501      	adds	r5, #1
 800a9ee:	68e3      	ldr	r3, [r4, #12]
 800a9f0:	9903      	ldr	r1, [sp, #12]
 800a9f2:	1a5b      	subs	r3, r3, r1
 800a9f4:	42ab      	cmp	r3, r5
 800a9f6:	dcf2      	bgt.n	800a9de <_printf_i+0x212>
 800a9f8:	e7eb      	b.n	800a9d2 <_printf_i+0x206>
 800a9fa:	2500      	movs	r5, #0
 800a9fc:	f104 0619 	add.w	r6, r4, #25
 800aa00:	e7f5      	b.n	800a9ee <_printf_i+0x222>
 800aa02:	bf00      	nop
 800aa04:	08061750 	.word	0x08061750
 800aa08:	08061761 	.word	0x08061761

0800aa0c <__sflush_r>:
 800aa0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa14:	0716      	lsls	r6, r2, #28
 800aa16:	4605      	mov	r5, r0
 800aa18:	460c      	mov	r4, r1
 800aa1a:	d454      	bmi.n	800aac6 <__sflush_r+0xba>
 800aa1c:	684b      	ldr	r3, [r1, #4]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	dc02      	bgt.n	800aa28 <__sflush_r+0x1c>
 800aa22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	dd48      	ble.n	800aaba <__sflush_r+0xae>
 800aa28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa2a:	2e00      	cmp	r6, #0
 800aa2c:	d045      	beq.n	800aaba <__sflush_r+0xae>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa34:	682f      	ldr	r7, [r5, #0]
 800aa36:	6a21      	ldr	r1, [r4, #32]
 800aa38:	602b      	str	r3, [r5, #0]
 800aa3a:	d030      	beq.n	800aa9e <__sflush_r+0x92>
 800aa3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa3e:	89a3      	ldrh	r3, [r4, #12]
 800aa40:	0759      	lsls	r1, r3, #29
 800aa42:	d505      	bpl.n	800aa50 <__sflush_r+0x44>
 800aa44:	6863      	ldr	r3, [r4, #4]
 800aa46:	1ad2      	subs	r2, r2, r3
 800aa48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa4a:	b10b      	cbz	r3, 800aa50 <__sflush_r+0x44>
 800aa4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa4e:	1ad2      	subs	r2, r2, r3
 800aa50:	2300      	movs	r3, #0
 800aa52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa54:	6a21      	ldr	r1, [r4, #32]
 800aa56:	4628      	mov	r0, r5
 800aa58:	47b0      	blx	r6
 800aa5a:	1c43      	adds	r3, r0, #1
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	d106      	bne.n	800aa6e <__sflush_r+0x62>
 800aa60:	6829      	ldr	r1, [r5, #0]
 800aa62:	291d      	cmp	r1, #29
 800aa64:	d82b      	bhi.n	800aabe <__sflush_r+0xb2>
 800aa66:	4a2a      	ldr	r2, [pc, #168]	@ (800ab10 <__sflush_r+0x104>)
 800aa68:	410a      	asrs	r2, r1
 800aa6a:	07d6      	lsls	r6, r2, #31
 800aa6c:	d427      	bmi.n	800aabe <__sflush_r+0xb2>
 800aa6e:	2200      	movs	r2, #0
 800aa70:	6062      	str	r2, [r4, #4]
 800aa72:	04d9      	lsls	r1, r3, #19
 800aa74:	6922      	ldr	r2, [r4, #16]
 800aa76:	6022      	str	r2, [r4, #0]
 800aa78:	d504      	bpl.n	800aa84 <__sflush_r+0x78>
 800aa7a:	1c42      	adds	r2, r0, #1
 800aa7c:	d101      	bne.n	800aa82 <__sflush_r+0x76>
 800aa7e:	682b      	ldr	r3, [r5, #0]
 800aa80:	b903      	cbnz	r3, 800aa84 <__sflush_r+0x78>
 800aa82:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa86:	602f      	str	r7, [r5, #0]
 800aa88:	b1b9      	cbz	r1, 800aaba <__sflush_r+0xae>
 800aa8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa8e:	4299      	cmp	r1, r3
 800aa90:	d002      	beq.n	800aa98 <__sflush_r+0x8c>
 800aa92:	4628      	mov	r0, r5
 800aa94:	f7ff fb48 	bl	800a128 <_free_r>
 800aa98:	2300      	movs	r3, #0
 800aa9a:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa9c:	e00d      	b.n	800aaba <__sflush_r+0xae>
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	47b0      	blx	r6
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	1c50      	adds	r0, r2, #1
 800aaa8:	d1c9      	bne.n	800aa3e <__sflush_r+0x32>
 800aaaa:	682b      	ldr	r3, [r5, #0]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d0c6      	beq.n	800aa3e <__sflush_r+0x32>
 800aab0:	2b1d      	cmp	r3, #29
 800aab2:	d001      	beq.n	800aab8 <__sflush_r+0xac>
 800aab4:	2b16      	cmp	r3, #22
 800aab6:	d11e      	bne.n	800aaf6 <__sflush_r+0xea>
 800aab8:	602f      	str	r7, [r5, #0]
 800aaba:	2000      	movs	r0, #0
 800aabc:	e022      	b.n	800ab04 <__sflush_r+0xf8>
 800aabe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aac2:	b21b      	sxth	r3, r3
 800aac4:	e01b      	b.n	800aafe <__sflush_r+0xf2>
 800aac6:	690f      	ldr	r7, [r1, #16]
 800aac8:	2f00      	cmp	r7, #0
 800aaca:	d0f6      	beq.n	800aaba <__sflush_r+0xae>
 800aacc:	0793      	lsls	r3, r2, #30
 800aace:	680e      	ldr	r6, [r1, #0]
 800aad0:	bf08      	it	eq
 800aad2:	694b      	ldreq	r3, [r1, #20]
 800aad4:	600f      	str	r7, [r1, #0]
 800aad6:	bf18      	it	ne
 800aad8:	2300      	movne	r3, #0
 800aada:	eba6 0807 	sub.w	r8, r6, r7
 800aade:	608b      	str	r3, [r1, #8]
 800aae0:	f1b8 0f00 	cmp.w	r8, #0
 800aae4:	dde9      	ble.n	800aaba <__sflush_r+0xae>
 800aae6:	6a21      	ldr	r1, [r4, #32]
 800aae8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aaea:	4643      	mov	r3, r8
 800aaec:	463a      	mov	r2, r7
 800aaee:	4628      	mov	r0, r5
 800aaf0:	47b0      	blx	r6
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	dc08      	bgt.n	800ab08 <__sflush_r+0xfc>
 800aaf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aafa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aafe:	81a3      	strh	r3, [r4, #12]
 800ab00:	f04f 30ff 	mov.w	r0, #4294967295
 800ab04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab08:	4407      	add	r7, r0
 800ab0a:	eba8 0800 	sub.w	r8, r8, r0
 800ab0e:	e7e7      	b.n	800aae0 <__sflush_r+0xd4>
 800ab10:	dfbffffe 	.word	0xdfbffffe

0800ab14 <_fflush_r>:
 800ab14:	b538      	push	{r3, r4, r5, lr}
 800ab16:	690b      	ldr	r3, [r1, #16]
 800ab18:	4605      	mov	r5, r0
 800ab1a:	460c      	mov	r4, r1
 800ab1c:	b913      	cbnz	r3, 800ab24 <_fflush_r+0x10>
 800ab1e:	2500      	movs	r5, #0
 800ab20:	4628      	mov	r0, r5
 800ab22:	bd38      	pop	{r3, r4, r5, pc}
 800ab24:	b118      	cbz	r0, 800ab2e <_fflush_r+0x1a>
 800ab26:	6a03      	ldr	r3, [r0, #32]
 800ab28:	b90b      	cbnz	r3, 800ab2e <_fflush_r+0x1a>
 800ab2a:	f7ff f85f 	bl	8009bec <__sinit>
 800ab2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d0f3      	beq.n	800ab1e <_fflush_r+0xa>
 800ab36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab38:	07d0      	lsls	r0, r2, #31
 800ab3a:	d404      	bmi.n	800ab46 <_fflush_r+0x32>
 800ab3c:	0599      	lsls	r1, r3, #22
 800ab3e:	d402      	bmi.n	800ab46 <_fflush_r+0x32>
 800ab40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab42:	f7ff fad0 	bl	800a0e6 <__retarget_lock_acquire_recursive>
 800ab46:	4628      	mov	r0, r5
 800ab48:	4621      	mov	r1, r4
 800ab4a:	f7ff ff5f 	bl	800aa0c <__sflush_r>
 800ab4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab50:	07da      	lsls	r2, r3, #31
 800ab52:	4605      	mov	r5, r0
 800ab54:	d4e4      	bmi.n	800ab20 <_fflush_r+0xc>
 800ab56:	89a3      	ldrh	r3, [r4, #12]
 800ab58:	059b      	lsls	r3, r3, #22
 800ab5a:	d4e1      	bmi.n	800ab20 <_fflush_r+0xc>
 800ab5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab5e:	f7ff fac3 	bl	800a0e8 <__retarget_lock_release_recursive>
 800ab62:	e7dd      	b.n	800ab20 <_fflush_r+0xc>

0800ab64 <fiprintf>:
 800ab64:	b40e      	push	{r1, r2, r3}
 800ab66:	b503      	push	{r0, r1, lr}
 800ab68:	4601      	mov	r1, r0
 800ab6a:	ab03      	add	r3, sp, #12
 800ab6c:	4805      	ldr	r0, [pc, #20]	@ (800ab84 <fiprintf+0x20>)
 800ab6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab72:	6800      	ldr	r0, [r0, #0]
 800ab74:	9301      	str	r3, [sp, #4]
 800ab76:	f7ff fca3 	bl	800a4c0 <_vfiprintf_r>
 800ab7a:	b002      	add	sp, #8
 800ab7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab80:	b003      	add	sp, #12
 800ab82:	4770      	bx	lr
 800ab84:	20000030 	.word	0x20000030

0800ab88 <__swhatbuf_r>:
 800ab88:	b570      	push	{r4, r5, r6, lr}
 800ab8a:	460c      	mov	r4, r1
 800ab8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab90:	2900      	cmp	r1, #0
 800ab92:	b096      	sub	sp, #88	@ 0x58
 800ab94:	4615      	mov	r5, r2
 800ab96:	461e      	mov	r6, r3
 800ab98:	da0d      	bge.n	800abb6 <__swhatbuf_r+0x2e>
 800ab9a:	89a3      	ldrh	r3, [r4, #12]
 800ab9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aba0:	f04f 0100 	mov.w	r1, #0
 800aba4:	bf14      	ite	ne
 800aba6:	2340      	movne	r3, #64	@ 0x40
 800aba8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800abac:	2000      	movs	r0, #0
 800abae:	6031      	str	r1, [r6, #0]
 800abb0:	602b      	str	r3, [r5, #0]
 800abb2:	b016      	add	sp, #88	@ 0x58
 800abb4:	bd70      	pop	{r4, r5, r6, pc}
 800abb6:	466a      	mov	r2, sp
 800abb8:	f000 f862 	bl	800ac80 <_fstat_r>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	dbec      	blt.n	800ab9a <__swhatbuf_r+0x12>
 800abc0:	9901      	ldr	r1, [sp, #4]
 800abc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800abc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800abca:	4259      	negs	r1, r3
 800abcc:	4159      	adcs	r1, r3
 800abce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abd2:	e7eb      	b.n	800abac <__swhatbuf_r+0x24>

0800abd4 <__smakebuf_r>:
 800abd4:	898b      	ldrh	r3, [r1, #12]
 800abd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abd8:	079d      	lsls	r5, r3, #30
 800abda:	4606      	mov	r6, r0
 800abdc:	460c      	mov	r4, r1
 800abde:	d507      	bpl.n	800abf0 <__smakebuf_r+0x1c>
 800abe0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800abe4:	6023      	str	r3, [r4, #0]
 800abe6:	6123      	str	r3, [r4, #16]
 800abe8:	2301      	movs	r3, #1
 800abea:	6163      	str	r3, [r4, #20]
 800abec:	b003      	add	sp, #12
 800abee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf0:	ab01      	add	r3, sp, #4
 800abf2:	466a      	mov	r2, sp
 800abf4:	f7ff ffc8 	bl	800ab88 <__swhatbuf_r>
 800abf8:	9f00      	ldr	r7, [sp, #0]
 800abfa:	4605      	mov	r5, r0
 800abfc:	4639      	mov	r1, r7
 800abfe:	4630      	mov	r0, r6
 800ac00:	f7fe feae 	bl	8009960 <_malloc_r>
 800ac04:	b948      	cbnz	r0, 800ac1a <__smakebuf_r+0x46>
 800ac06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac0a:	059a      	lsls	r2, r3, #22
 800ac0c:	d4ee      	bmi.n	800abec <__smakebuf_r+0x18>
 800ac0e:	f023 0303 	bic.w	r3, r3, #3
 800ac12:	f043 0302 	orr.w	r3, r3, #2
 800ac16:	81a3      	strh	r3, [r4, #12]
 800ac18:	e7e2      	b.n	800abe0 <__smakebuf_r+0xc>
 800ac1a:	89a3      	ldrh	r3, [r4, #12]
 800ac1c:	6020      	str	r0, [r4, #0]
 800ac1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac22:	81a3      	strh	r3, [r4, #12]
 800ac24:	9b01      	ldr	r3, [sp, #4]
 800ac26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac2a:	b15b      	cbz	r3, 800ac44 <__smakebuf_r+0x70>
 800ac2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac30:	4630      	mov	r0, r6
 800ac32:	f000 f837 	bl	800aca4 <_isatty_r>
 800ac36:	b128      	cbz	r0, 800ac44 <__smakebuf_r+0x70>
 800ac38:	89a3      	ldrh	r3, [r4, #12]
 800ac3a:	f023 0303 	bic.w	r3, r3, #3
 800ac3e:	f043 0301 	orr.w	r3, r3, #1
 800ac42:	81a3      	strh	r3, [r4, #12]
 800ac44:	89a3      	ldrh	r3, [r4, #12]
 800ac46:	431d      	orrs	r5, r3
 800ac48:	81a5      	strh	r5, [r4, #12]
 800ac4a:	e7cf      	b.n	800abec <__smakebuf_r+0x18>

0800ac4c <memmove>:
 800ac4c:	4288      	cmp	r0, r1
 800ac4e:	b510      	push	{r4, lr}
 800ac50:	eb01 0402 	add.w	r4, r1, r2
 800ac54:	d902      	bls.n	800ac5c <memmove+0x10>
 800ac56:	4284      	cmp	r4, r0
 800ac58:	4623      	mov	r3, r4
 800ac5a:	d807      	bhi.n	800ac6c <memmove+0x20>
 800ac5c:	1e43      	subs	r3, r0, #1
 800ac5e:	42a1      	cmp	r1, r4
 800ac60:	d008      	beq.n	800ac74 <memmove+0x28>
 800ac62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac6a:	e7f8      	b.n	800ac5e <memmove+0x12>
 800ac6c:	4402      	add	r2, r0
 800ac6e:	4601      	mov	r1, r0
 800ac70:	428a      	cmp	r2, r1
 800ac72:	d100      	bne.n	800ac76 <memmove+0x2a>
 800ac74:	bd10      	pop	{r4, pc}
 800ac76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac7e:	e7f7      	b.n	800ac70 <memmove+0x24>

0800ac80 <_fstat_r>:
 800ac80:	b538      	push	{r3, r4, r5, lr}
 800ac82:	4d07      	ldr	r5, [pc, #28]	@ (800aca0 <_fstat_r+0x20>)
 800ac84:	2300      	movs	r3, #0
 800ac86:	4604      	mov	r4, r0
 800ac88:	4608      	mov	r0, r1
 800ac8a:	4611      	mov	r1, r2
 800ac8c:	602b      	str	r3, [r5, #0]
 800ac8e:	f7f8 f8e5 	bl	8002e5c <_fstat>
 800ac92:	1c43      	adds	r3, r0, #1
 800ac94:	d102      	bne.n	800ac9c <_fstat_r+0x1c>
 800ac96:	682b      	ldr	r3, [r5, #0]
 800ac98:	b103      	cbz	r3, 800ac9c <_fstat_r+0x1c>
 800ac9a:	6023      	str	r3, [r4, #0]
 800ac9c:	bd38      	pop	{r3, r4, r5, pc}
 800ac9e:	bf00      	nop
 800aca0:	20000bf4 	.word	0x20000bf4

0800aca4 <_isatty_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4d06      	ldr	r5, [pc, #24]	@ (800acc0 <_isatty_r+0x1c>)
 800aca8:	2300      	movs	r3, #0
 800acaa:	4604      	mov	r4, r0
 800acac:	4608      	mov	r0, r1
 800acae:	602b      	str	r3, [r5, #0]
 800acb0:	f7f8 f8e4 	bl	8002e7c <_isatty>
 800acb4:	1c43      	adds	r3, r0, #1
 800acb6:	d102      	bne.n	800acbe <_isatty_r+0x1a>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	b103      	cbz	r3, 800acbe <_isatty_r+0x1a>
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	20000bf4 	.word	0x20000bf4

0800acc4 <memcpy>:
 800acc4:	440a      	add	r2, r1
 800acc6:	4291      	cmp	r1, r2
 800acc8:	f100 33ff 	add.w	r3, r0, #4294967295
 800accc:	d100      	bne.n	800acd0 <memcpy+0xc>
 800acce:	4770      	bx	lr
 800acd0:	b510      	push	{r4, lr}
 800acd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acda:	4291      	cmp	r1, r2
 800acdc:	d1f9      	bne.n	800acd2 <memcpy+0xe>
 800acde:	bd10      	pop	{r4, pc}

0800ace0 <abort>:
 800ace0:	b508      	push	{r3, lr}
 800ace2:	2006      	movs	r0, #6
 800ace4:	f000 f85a 	bl	800ad9c <raise>
 800ace8:	2001      	movs	r0, #1
 800acea:	f7f8 f883 	bl	8002df4 <_exit>

0800acee <_realloc_r>:
 800acee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acf2:	4680      	mov	r8, r0
 800acf4:	4615      	mov	r5, r2
 800acf6:	460c      	mov	r4, r1
 800acf8:	b921      	cbnz	r1, 800ad04 <_realloc_r+0x16>
 800acfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acfe:	4611      	mov	r1, r2
 800ad00:	f7fe be2e 	b.w	8009960 <_malloc_r>
 800ad04:	b92a      	cbnz	r2, 800ad12 <_realloc_r+0x24>
 800ad06:	f7ff fa0f 	bl	800a128 <_free_r>
 800ad0a:	2400      	movs	r4, #0
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad12:	f000 f85f 	bl	800add4 <_malloc_usable_size_r>
 800ad16:	4285      	cmp	r5, r0
 800ad18:	4606      	mov	r6, r0
 800ad1a:	d802      	bhi.n	800ad22 <_realloc_r+0x34>
 800ad1c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ad20:	d8f4      	bhi.n	800ad0c <_realloc_r+0x1e>
 800ad22:	4629      	mov	r1, r5
 800ad24:	4640      	mov	r0, r8
 800ad26:	f7fe fe1b 	bl	8009960 <_malloc_r>
 800ad2a:	4607      	mov	r7, r0
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	d0ec      	beq.n	800ad0a <_realloc_r+0x1c>
 800ad30:	42b5      	cmp	r5, r6
 800ad32:	462a      	mov	r2, r5
 800ad34:	4621      	mov	r1, r4
 800ad36:	bf28      	it	cs
 800ad38:	4632      	movcs	r2, r6
 800ad3a:	f7ff ffc3 	bl	800acc4 <memcpy>
 800ad3e:	4621      	mov	r1, r4
 800ad40:	4640      	mov	r0, r8
 800ad42:	f7ff f9f1 	bl	800a128 <_free_r>
 800ad46:	463c      	mov	r4, r7
 800ad48:	e7e0      	b.n	800ad0c <_realloc_r+0x1e>

0800ad4a <_raise_r>:
 800ad4a:	291f      	cmp	r1, #31
 800ad4c:	b538      	push	{r3, r4, r5, lr}
 800ad4e:	4605      	mov	r5, r0
 800ad50:	460c      	mov	r4, r1
 800ad52:	d904      	bls.n	800ad5e <_raise_r+0x14>
 800ad54:	2316      	movs	r3, #22
 800ad56:	6003      	str	r3, [r0, #0]
 800ad58:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5c:	bd38      	pop	{r3, r4, r5, pc}
 800ad5e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ad60:	b112      	cbz	r2, 800ad68 <_raise_r+0x1e>
 800ad62:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad66:	b94b      	cbnz	r3, 800ad7c <_raise_r+0x32>
 800ad68:	4628      	mov	r0, r5
 800ad6a:	f000 f831 	bl	800add0 <_getpid_r>
 800ad6e:	4622      	mov	r2, r4
 800ad70:	4601      	mov	r1, r0
 800ad72:	4628      	mov	r0, r5
 800ad74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad78:	f000 b818 	b.w	800adac <_kill_r>
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d00a      	beq.n	800ad96 <_raise_r+0x4c>
 800ad80:	1c59      	adds	r1, r3, #1
 800ad82:	d103      	bne.n	800ad8c <_raise_r+0x42>
 800ad84:	2316      	movs	r3, #22
 800ad86:	6003      	str	r3, [r0, #0]
 800ad88:	2001      	movs	r0, #1
 800ad8a:	e7e7      	b.n	800ad5c <_raise_r+0x12>
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad92:	4620      	mov	r0, r4
 800ad94:	4798      	blx	r3
 800ad96:	2000      	movs	r0, #0
 800ad98:	e7e0      	b.n	800ad5c <_raise_r+0x12>
	...

0800ad9c <raise>:
 800ad9c:	4b02      	ldr	r3, [pc, #8]	@ (800ada8 <raise+0xc>)
 800ad9e:	4601      	mov	r1, r0
 800ada0:	6818      	ldr	r0, [r3, #0]
 800ada2:	f7ff bfd2 	b.w	800ad4a <_raise_r>
 800ada6:	bf00      	nop
 800ada8:	20000030 	.word	0x20000030

0800adac <_kill_r>:
 800adac:	b538      	push	{r3, r4, r5, lr}
 800adae:	4d07      	ldr	r5, [pc, #28]	@ (800adcc <_kill_r+0x20>)
 800adb0:	2300      	movs	r3, #0
 800adb2:	4604      	mov	r4, r0
 800adb4:	4608      	mov	r0, r1
 800adb6:	4611      	mov	r1, r2
 800adb8:	602b      	str	r3, [r5, #0]
 800adba:	f7f8 f80b 	bl	8002dd4 <_kill>
 800adbe:	1c43      	adds	r3, r0, #1
 800adc0:	d102      	bne.n	800adc8 <_kill_r+0x1c>
 800adc2:	682b      	ldr	r3, [r5, #0]
 800adc4:	b103      	cbz	r3, 800adc8 <_kill_r+0x1c>
 800adc6:	6023      	str	r3, [r4, #0]
 800adc8:	bd38      	pop	{r3, r4, r5, pc}
 800adca:	bf00      	nop
 800adcc:	20000bf4 	.word	0x20000bf4

0800add0 <_getpid_r>:
 800add0:	f7f7 bff8 	b.w	8002dc4 <_getpid>

0800add4 <_malloc_usable_size_r>:
 800add4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800add8:	1f18      	subs	r0, r3, #4
 800adda:	2b00      	cmp	r3, #0
 800addc:	bfbc      	itt	lt
 800adde:	580b      	ldrlt	r3, [r1, r0]
 800ade0:	18c0      	addlt	r0, r0, r3
 800ade2:	4770      	bx	lr

0800ade4 <_init>:
 800ade4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ade6:	bf00      	nop
 800ade8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adea:	bc08      	pop	{r3}
 800adec:	469e      	mov	lr, r3
 800adee:	4770      	bx	lr

0800adf0 <_fini>:
 800adf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adf2:	bf00      	nop
 800adf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adf6:	bc08      	pop	{r3}
 800adf8:	469e      	mov	lr, r3
 800adfa:	4770      	bx	lr
