Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan 30 19:30:04 2022
| Host         : Squonk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    91 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   563 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    91 |
| >= 0 to < 4        |    76 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           17 |
| No           | No                    | Yes                    |              59 |           54 |
| No           | Yes                   | No                     |             123 |           51 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[3]_1     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[4]_1     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[4]_0     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[7]_1     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[7]_0     |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[4]_1   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[7]_0   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[6]_1   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[5]_1   |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[1]_1     |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[0]_1     |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[6]_1   |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[1]_0     |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[2]_0     |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[2]_1     |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[3]_0     |                1 |              1 |         1.00 |
| ~minutes_counters[1].counter/count_reg[1]_P_0 |                                  | cu/hours_load_value_reg[0]_0     |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[7]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[5]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[5]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[4]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[6]_0   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[6]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[4]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[0].counter/clocks           |                                  | cu/seconds_load_value_reg[7]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[3]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[0]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[0]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[1]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[2]_0   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[2]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[1]_1   |                1 |              1 |         1.00 |
| ~seconds_counters[1].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[3]_0   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[4]_0   |                1 |              1 |         1.00 |
|  display_clk_divider/clock_out_reg_0          |                                  | disp_ctl/Q[0]                    |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[7]_1   |                1 |              1 |         1.00 |
| ~minutes_counters[0].counter/count_reg[1]_P_0 |                                  | cu/minutes_load_value_reg[5]_0   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[0]_0   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[3]_0   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[1]_0   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[2]_0   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[1]_1   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[0]_1   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[3]_1   |                1 |              1 |         1.00 |
| ~cu/seconds_clk_divider/clock_out             |                                  | cu/seconds_load_value_reg[2]_1   |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[1]_1                 |                                  | cu/hours_load_value_reg[1]_0     |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[0]_1                 |                                  | cu/hours_load_value_reg[0]_0     |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[3]_1                 |                                  | cu/hours_load_value_reg[3]_0     |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[6]_1                 |                                  | cu/hours_load_value_reg[6]_0     |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[5]_1                 |                                  | cu/hours_load_value_reg[5]_0     |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[0]_0               |                                  | cu/minutes_load_value_reg[0]_1   |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[4]_1                 |                                  | cu/hours_load_value_reg[4]_0     |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[1]_0               |                                  | cu/minutes_load_value_reg[1]_1   |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[2]_1                 |                                  | cu/hours_load_value_reg[2]_0     |                1 |              1 |         1.00 |
|  cu/hours_load_value_reg[7]_1                 |                                  | cu/hours_load_value_reg[7]_0     |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[2]_0               |                                  | cu/minutes_load_value_reg[2]_1   |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[3]_0               |                                  | cu/minutes_load_value_reg[3]_1   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[7]_1               |                                  | cu/seconds_load_value_reg[7]_0   |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[4]_1               |                                  | cu/minutes_load_value_reg[4]_0   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[0]_0               |                                  | cu/seconds_load_value_reg[0]_1   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[3]_0               |                                  | cu/seconds_load_value_reg[3]_1   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[5]_1               |                                  | cu/seconds_load_value_reg[5]_0   |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[6]_1               |                                  | cu/minutes_load_value_reg[6]_0   |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[5]_1               |                                  | cu/minutes_load_value_reg[5]_0   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[1]_0               |                                  | cu/seconds_load_value_reg[1]_1   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[6]_1               |                                  | cu/seconds_load_value_reg[6]_0   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[2]_0               |                                  | cu/seconds_load_value_reg[2]_1   |                1 |              1 |         1.00 |
|  cu/seconds_load_value_reg[4]_1               |                                  | cu/seconds_load_value_reg[4]_0   |                1 |              1 |         1.00 |
|  cu/minutes_load_value_reg[7]_1               |                                  | cu/minutes_load_value_reg[7]_0   |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[5]_0     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[6]_1     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[5]_1     |                1 |              1 |         1.00 |
| ~hours_counters[0].counter/count_reg[1]_P_0   |                                  | cu/hours_load_value_reg[6]_0     |                1 |              1 |         1.00 |
|  display_clk_divider/clock_out_reg_0          |                                  | disp_ctl/display[5]_i_1_n_0      |                1 |              2 |         2.00 |
|  display_clk_divider/clock_out_reg_0          |                                  | disp_ctl/Q[2]                    |                1 |              3 |         3.00 |
| ~clock_IBUF_BUFG                              |                                  | system_reset_IBUF                |                1 |              3 |         3.00 |
|  sampling_clock                               | cu/hours_load_value[3]_i_2_n_0   | cu/hours_load_value[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  sampling_clock                               | cu/hours_load_value[7]_i_1_n_0   |                                  |                1 |              4 |         4.00 |
|  sampling_clock                               | cu/minutes_load_value[3]_i_1_n_0 |                                  |                2 |              4 |         2.00 |
|  sampling_clock                               | cu/minutes_load_value[7]_i_1_n_0 |                                  |                1 |              4 |         4.00 |
|  sampling_clock                               | cu/seconds_load_value[7]_i_2_n_0 | cu/seconds_load_value[7]_i_1_n_0 |                2 |              4 |         2.00 |
|  sampling_clock                               | cu/seconds_load_value[3]_i_2_n_0 | cu/seconds_load_value[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  sampling_clock                               |                                  |                                  |                3 |              7 |         2.33 |
|  display_clk_divider/clock_out_reg_0          |                                  |                                  |                3 |              7 |         2.33 |
| ~sampling_clock                               |                                  | system_reset_IBUF                |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG                              |                                  |                                  |                3 |              9 |         3.00 |
|  cu/seconds_out_reg[7]_i_2_n_0                |                                  |                                  |                8 |             24 |         3.00 |
|  clock_IBUF_BUFG                              |                                  | cu/sample_clk_divider/clock      |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG                              |                                  | display_clk_divider/clock        |                8 |             31 |         3.88 |
|  clock_IBUF_BUFG                              |                                  | cu/seconds_clk_divider/clock     |                8 |             31 |         3.88 |
|  sampling_clock                               | cu/p_0_in                        |                                  |                4 |             32 |         8.00 |
+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


