
meteo_rs486_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009908  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000654  08009a18  08009a18  00019a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a06c  0800a06c  00020140  2**0
                  CONTENTS
  4 .ARM          00000008  0800a06c  0800a06c  0001a06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a074  0800a074  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a074  0800a074  0001a074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a078  0800a078  0001a078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  0800a07c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  20000140  0800a1bc  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800a1bc  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018989  00000000  00000000  00020169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005013  00000000  00000000  00038af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001948  00000000  00000000  0003db08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001670  00000000  00000000  0003f450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020747  00000000  00000000  00040ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c78  00000000  00000000  00061207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c05d  00000000  00000000  00081e7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011dedc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fa4  00000000  00000000  0011df2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000140 	.word	0x20000140
 800012c:	00000000 	.word	0x00000000
 8000130:	08009a00 	.word	0x08009a00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000144 	.word	0x20000144
 800014c:	08009a00 	.word	0x08009a00

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <__aeabi_frsub>:
 800097c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000980:	e002      	b.n	8000988 <__addsf3>
 8000982:	bf00      	nop

08000984 <__aeabi_fsub>:
 8000984:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000988 <__addsf3>:
 8000988:	0042      	lsls	r2, r0, #1
 800098a:	bf1f      	itttt	ne
 800098c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000990:	ea92 0f03 	teqne	r2, r3
 8000994:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000998:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800099c:	d06a      	beq.n	8000a74 <__addsf3+0xec>
 800099e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009a6:	bfc1      	itttt	gt
 80009a8:	18d2      	addgt	r2, r2, r3
 80009aa:	4041      	eorgt	r1, r0
 80009ac:	4048      	eorgt	r0, r1
 80009ae:	4041      	eorgt	r1, r0
 80009b0:	bfb8      	it	lt
 80009b2:	425b      	neglt	r3, r3
 80009b4:	2b19      	cmp	r3, #25
 80009b6:	bf88      	it	hi
 80009b8:	4770      	bxhi	lr
 80009ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009c6:	bf18      	it	ne
 80009c8:	4240      	negne	r0, r0
 80009ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4249      	negne	r1, r1
 80009da:	ea92 0f03 	teq	r2, r3
 80009de:	d03f      	beq.n	8000a60 <__addsf3+0xd8>
 80009e0:	f1a2 0201 	sub.w	r2, r2, #1
 80009e4:	fa41 fc03 	asr.w	ip, r1, r3
 80009e8:	eb10 000c 	adds.w	r0, r0, ip
 80009ec:	f1c3 0320 	rsb	r3, r3, #32
 80009f0:	fa01 f103 	lsl.w	r1, r1, r3
 80009f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009f8:	d502      	bpl.n	8000a00 <__addsf3+0x78>
 80009fa:	4249      	negs	r1, r1
 80009fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a04:	d313      	bcc.n	8000a2e <__addsf3+0xa6>
 8000a06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a0a:	d306      	bcc.n	8000a1a <__addsf3+0x92>
 8000a0c:	0840      	lsrs	r0, r0, #1
 8000a0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a12:	f102 0201 	add.w	r2, r2, #1
 8000a16:	2afe      	cmp	r2, #254	; 0xfe
 8000a18:	d251      	bcs.n	8000abe <__addsf3+0x136>
 8000a1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a22:	bf08      	it	eq
 8000a24:	f020 0001 	biceq.w	r0, r0, #1
 8000a28:	ea40 0003 	orr.w	r0, r0, r3
 8000a2c:	4770      	bx	lr
 8000a2e:	0049      	lsls	r1, r1, #1
 8000a30:	eb40 0000 	adc.w	r0, r0, r0
 8000a34:	3a01      	subs	r2, #1
 8000a36:	bf28      	it	cs
 8000a38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a3c:	d2ed      	bcs.n	8000a1a <__addsf3+0x92>
 8000a3e:	fab0 fc80 	clz	ip, r0
 8000a42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a46:	ebb2 020c 	subs.w	r2, r2, ip
 8000a4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a4e:	bfaa      	itet	ge
 8000a50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a54:	4252      	neglt	r2, r2
 8000a56:	4318      	orrge	r0, r3
 8000a58:	bfbc      	itt	lt
 8000a5a:	40d0      	lsrlt	r0, r2
 8000a5c:	4318      	orrlt	r0, r3
 8000a5e:	4770      	bx	lr
 8000a60:	f092 0f00 	teq	r2, #0
 8000a64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a68:	bf06      	itte	eq
 8000a6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a6e:	3201      	addeq	r2, #1
 8000a70:	3b01      	subne	r3, #1
 8000a72:	e7b5      	b.n	80009e0 <__addsf3+0x58>
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d021      	beq.n	8000ac8 <__addsf3+0x140>
 8000a84:	ea92 0f03 	teq	r2, r3
 8000a88:	d004      	beq.n	8000a94 <__addsf3+0x10c>
 8000a8a:	f092 0f00 	teq	r2, #0
 8000a8e:	bf08      	it	eq
 8000a90:	4608      	moveq	r0, r1
 8000a92:	4770      	bx	lr
 8000a94:	ea90 0f01 	teq	r0, r1
 8000a98:	bf1c      	itt	ne
 8000a9a:	2000      	movne	r0, #0
 8000a9c:	4770      	bxne	lr
 8000a9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aa2:	d104      	bne.n	8000aae <__addsf3+0x126>
 8000aa4:	0040      	lsls	r0, r0, #1
 8000aa6:	bf28      	it	cs
 8000aa8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000aac:	4770      	bx	lr
 8000aae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ab2:	bf3c      	itt	cc
 8000ab4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bxcc	lr
 8000aba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000abe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ac2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac6:	4770      	bx	lr
 8000ac8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000acc:	bf16      	itet	ne
 8000ace:	4608      	movne	r0, r1
 8000ad0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ad4:	4601      	movne	r1, r0
 8000ad6:	0242      	lsls	r2, r0, #9
 8000ad8:	bf06      	itte	eq
 8000ada:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ade:	ea90 0f01 	teqeq	r0, r1
 8000ae2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_ui2f>:
 8000ae8:	f04f 0300 	mov.w	r3, #0
 8000aec:	e004      	b.n	8000af8 <__aeabi_i2f+0x8>
 8000aee:	bf00      	nop

08000af0 <__aeabi_i2f>:
 8000af0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000af4:	bf48      	it	mi
 8000af6:	4240      	negmi	r0, r0
 8000af8:	ea5f 0c00 	movs.w	ip, r0
 8000afc:	bf08      	it	eq
 8000afe:	4770      	bxeq	lr
 8000b00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b04:	4601      	mov	r1, r0
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	e01c      	b.n	8000b46 <__aeabi_l2f+0x2a>

08000b0c <__aeabi_ul2f>:
 8000b0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b10:	bf08      	it	eq
 8000b12:	4770      	bxeq	lr
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	e00a      	b.n	8000b30 <__aeabi_l2f+0x14>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_l2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b28:	d502      	bpl.n	8000b30 <__aeabi_l2f+0x14>
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b30:	ea5f 0c01 	movs.w	ip, r1
 8000b34:	bf02      	ittt	eq
 8000b36:	4684      	moveq	ip, r0
 8000b38:	4601      	moveq	r1, r0
 8000b3a:	2000      	moveq	r0, #0
 8000b3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b40:	bf08      	it	eq
 8000b42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b4a:	fabc f28c 	clz	r2, ip
 8000b4e:	3a08      	subs	r2, #8
 8000b50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b54:	db10      	blt.n	8000b78 <__aeabi_l2f+0x5c>
 8000b56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b5a:	4463      	add	r3, ip
 8000b5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b60:	f1c2 0220 	rsb	r2, r2, #32
 8000b64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b68:	fa20 f202 	lsr.w	r2, r0, r2
 8000b6c:	eb43 0002 	adc.w	r0, r3, r2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f102 0220 	add.w	r2, r2, #32
 8000b7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b88:	fa21 f202 	lsr.w	r2, r1, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_fmul>:
 8000b98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ba6:	ea92 0f0c 	teqne	r2, ip
 8000baa:	ea93 0f0c 	teqne	r3, ip
 8000bae:	d06f      	beq.n	8000c90 <__aeabi_fmul+0xf8>
 8000bb0:	441a      	add	r2, r3
 8000bb2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bb6:	0240      	lsls	r0, r0, #9
 8000bb8:	bf18      	it	ne
 8000bba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bbe:	d01e      	beq.n	8000bfe <__aeabi_fmul+0x66>
 8000bc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000bd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bd8:	bf3e      	ittt	cc
 8000bda:	0049      	lslcc	r1, r1, #1
 8000bdc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000be0:	005b      	lslcc	r3, r3, #1
 8000be2:	ea40 0001 	orr.w	r0, r0, r1
 8000be6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bea:	2afd      	cmp	r2, #253	; 0xfd
 8000bec:	d81d      	bhi.n	8000c2a <__aeabi_fmul+0x92>
 8000bee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	4770      	bx	lr
 8000bfe:	f090 0f00 	teq	r0, #0
 8000c02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c06:	bf08      	it	eq
 8000c08:	0249      	lsleq	r1, r1, #9
 8000c0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c12:	3a7f      	subs	r2, #127	; 0x7f
 8000c14:	bfc2      	ittt	gt
 8000c16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c1e:	4770      	bxgt	lr
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	3a01      	subs	r2, #1
 8000c2a:	dc5d      	bgt.n	8000ce8 <__aeabi_fmul+0x150>
 8000c2c:	f112 0f19 	cmn.w	r2, #25
 8000c30:	bfdc      	itt	le
 8000c32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c36:	4770      	bxle	lr
 8000c38:	f1c2 0200 	rsb	r2, r2, #0
 8000c3c:	0041      	lsls	r1, r0, #1
 8000c3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c42:	f1c2 0220 	rsb	r2, r2, #32
 8000c46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c4e:	f140 0000 	adc.w	r0, r0, #0
 8000c52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c56:	bf08      	it	eq
 8000c58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c5c:	4770      	bx	lr
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c66:	bf02      	ittt	eq
 8000c68:	0040      	lsleq	r0, r0, #1
 8000c6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c6e:	3a01      	subeq	r2, #1
 8000c70:	d0f9      	beq.n	8000c66 <__aeabi_fmul+0xce>
 8000c72:	ea40 000c 	orr.w	r0, r0, ip
 8000c76:	f093 0f00 	teq	r3, #0
 8000c7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c7e:	bf02      	ittt	eq
 8000c80:	0049      	lsleq	r1, r1, #1
 8000c82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c86:	3b01      	subeq	r3, #1
 8000c88:	d0f9      	beq.n	8000c7e <__aeabi_fmul+0xe6>
 8000c8a:	ea41 010c 	orr.w	r1, r1, ip
 8000c8e:	e78f      	b.n	8000bb0 <__aeabi_fmul+0x18>
 8000c90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c94:	ea92 0f0c 	teq	r2, ip
 8000c98:	bf18      	it	ne
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d00a      	beq.n	8000cb6 <__aeabi_fmul+0x11e>
 8000ca0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ca4:	bf18      	it	ne
 8000ca6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000caa:	d1d8      	bne.n	8000c5e <__aeabi_fmul+0xc6>
 8000cac:	ea80 0001 	eor.w	r0, r0, r1
 8000cb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cb4:	4770      	bx	lr
 8000cb6:	f090 0f00 	teq	r0, #0
 8000cba:	bf17      	itett	ne
 8000cbc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	f091 0f00 	teqne	r1, #0
 8000cc6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cca:	d014      	beq.n	8000cf6 <__aeabi_fmul+0x15e>
 8000ccc:	ea92 0f0c 	teq	r2, ip
 8000cd0:	d101      	bne.n	8000cd6 <__aeabi_fmul+0x13e>
 8000cd2:	0242      	lsls	r2, r0, #9
 8000cd4:	d10f      	bne.n	8000cf6 <__aeabi_fmul+0x15e>
 8000cd6:	ea93 0f0c 	teq	r3, ip
 8000cda:	d103      	bne.n	8000ce4 <__aeabi_fmul+0x14c>
 8000cdc:	024b      	lsls	r3, r1, #9
 8000cde:	bf18      	it	ne
 8000ce0:	4608      	movne	r0, r1
 8000ce2:	d108      	bne.n	8000cf6 <__aeabi_fmul+0x15e>
 8000ce4:	ea80 0001 	eor.w	r0, r0, r1
 8000ce8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cfe:	4770      	bx	lr

08000d00 <__aeabi_fdiv>:
 8000d00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d08:	bf1e      	ittt	ne
 8000d0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d0e:	ea92 0f0c 	teqne	r2, ip
 8000d12:	ea93 0f0c 	teqne	r3, ip
 8000d16:	d069      	beq.n	8000dec <__aeabi_fdiv+0xec>
 8000d18:	eba2 0203 	sub.w	r2, r2, r3
 8000d1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d20:	0249      	lsls	r1, r1, #9
 8000d22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d26:	d037      	beq.n	8000d98 <__aeabi_fdiv+0x98>
 8000d28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	bf38      	it	cc
 8000d3c:	005b      	lslcc	r3, r3, #1
 8000d3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d46:	428b      	cmp	r3, r1
 8000d48:	bf24      	itt	cs
 8000d4a:	1a5b      	subcs	r3, r3, r1
 8000d4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d54:	bf24      	itt	cs
 8000d56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d62:	bf24      	itt	cs
 8000d64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d70:	bf24      	itt	cs
 8000d72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d7a:	011b      	lsls	r3, r3, #4
 8000d7c:	bf18      	it	ne
 8000d7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d82:	d1e0      	bne.n	8000d46 <__aeabi_fdiv+0x46>
 8000d84:	2afd      	cmp	r2, #253	; 0xfd
 8000d86:	f63f af50 	bhi.w	8000c2a <__aeabi_fmul+0x92>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d90:	bf08      	it	eq
 8000d92:	f020 0001 	biceq.w	r0, r0, #1
 8000d96:	4770      	bx	lr
 8000d98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da0:	327f      	adds	r2, #127	; 0x7f
 8000da2:	bfc2      	ittt	gt
 8000da4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000da8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dac:	4770      	bxgt	lr
 8000dae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	3a01      	subs	r2, #1
 8000db8:	e737      	b.n	8000c2a <__aeabi_fmul+0x92>
 8000dba:	f092 0f00 	teq	r2, #0
 8000dbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dc2:	bf02      	ittt	eq
 8000dc4:	0040      	lsleq	r0, r0, #1
 8000dc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dca:	3a01      	subeq	r2, #1
 8000dcc:	d0f9      	beq.n	8000dc2 <__aeabi_fdiv+0xc2>
 8000dce:	ea40 000c 	orr.w	r0, r0, ip
 8000dd2:	f093 0f00 	teq	r3, #0
 8000dd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dda:	bf02      	ittt	eq
 8000ddc:	0049      	lsleq	r1, r1, #1
 8000dde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000de2:	3b01      	subeq	r3, #1
 8000de4:	d0f9      	beq.n	8000dda <__aeabi_fdiv+0xda>
 8000de6:	ea41 010c 	orr.w	r1, r1, ip
 8000dea:	e795      	b.n	8000d18 <__aeabi_fdiv+0x18>
 8000dec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df0:	ea92 0f0c 	teq	r2, ip
 8000df4:	d108      	bne.n	8000e08 <__aeabi_fdiv+0x108>
 8000df6:	0242      	lsls	r2, r0, #9
 8000df8:	f47f af7d 	bne.w	8000cf6 <__aeabi_fmul+0x15e>
 8000dfc:	ea93 0f0c 	teq	r3, ip
 8000e00:	f47f af70 	bne.w	8000ce4 <__aeabi_fmul+0x14c>
 8000e04:	4608      	mov	r0, r1
 8000e06:	e776      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	d104      	bne.n	8000e18 <__aeabi_fdiv+0x118>
 8000e0e:	024b      	lsls	r3, r1, #9
 8000e10:	f43f af4c 	beq.w	8000cac <__aeabi_fmul+0x114>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e76e      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e18:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e1c:	bf18      	it	ne
 8000e1e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	d1ca      	bne.n	8000dba <__aeabi_fdiv+0xba>
 8000e24:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e28:	f47f af5c 	bne.w	8000ce4 <__aeabi_fmul+0x14c>
 8000e2c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e30:	f47f af3c 	bne.w	8000cac <__aeabi_fmul+0x114>
 8000e34:	e75f      	b.n	8000cf6 <__aeabi_fmul+0x15e>
 8000e36:	bf00      	nop

08000e38 <__aeabi_f2iz>:
 8000e38:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e3c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e40:	d30f      	bcc.n	8000e62 <__aeabi_f2iz+0x2a>
 8000e42:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e46:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e4a:	d90d      	bls.n	8000e68 <__aeabi_f2iz+0x30>
 8000e4c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e54:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e58:	fa23 f002 	lsr.w	r0, r3, r2
 8000e5c:	bf18      	it	ne
 8000e5e:	4240      	negne	r0, r0
 8000e60:	4770      	bx	lr
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	4770      	bx	lr
 8000e68:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_f2iz+0x3a>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d105      	bne.n	8000e7e <__aeabi_f2iz+0x46>
 8000e72:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e76:	bf08      	it	eq
 8000e78:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e7c:	4770      	bx	lr
 8000e7e:	f04f 0000 	mov.w	r0, #0
 8000e82:	4770      	bx	lr

08000e84 <__aeabi_f2uiz>:
 8000e84:	0042      	lsls	r2, r0, #1
 8000e86:	d20e      	bcs.n	8000ea6 <__aeabi_f2uiz+0x22>
 8000e88:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e8c:	d30b      	bcc.n	8000ea6 <__aeabi_f2uiz+0x22>
 8000e8e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e96:	d409      	bmi.n	8000eac <__aeabi_f2uiz+0x28>
 8000e98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ea0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ea4:	4770      	bx	lr
 8000ea6:	f04f 0000 	mov.w	r0, #0
 8000eaa:	4770      	bx	lr
 8000eac:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000eb0:	d101      	bne.n	8000eb6 <__aeabi_f2uiz+0x32>
 8000eb2:	0242      	lsls	r2, r0, #9
 8000eb4:	d102      	bne.n	8000ebc <__aeabi_f2uiz+0x38>
 8000eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eba:	4770      	bx	lr
 8000ebc:	f04f 0000 	mov.w	r0, #0
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_ldivmod>:
 8000ec4:	b97b      	cbnz	r3, 8000ee6 <__aeabi_ldivmod+0x22>
 8000ec6:	b972      	cbnz	r2, 8000ee6 <__aeabi_ldivmod+0x22>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bfbe      	ittt	lt
 8000ecc:	2000      	movlt	r0, #0
 8000ece:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ed2:	e006      	blt.n	8000ee2 <__aeabi_ldivmod+0x1e>
 8000ed4:	bf08      	it	eq
 8000ed6:	2800      	cmpeq	r0, #0
 8000ed8:	bf1c      	itt	ne
 8000eda:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ede:	f04f 30ff 	movne.w	r0, #4294967295
 8000ee2:	f000 b9a9 	b.w	8001238 <__aeabi_idiv0>
 8000ee6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eea:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000eee:	2900      	cmp	r1, #0
 8000ef0:	db09      	blt.n	8000f06 <__aeabi_ldivmod+0x42>
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db1a      	blt.n	8000f2c <__aeabi_ldivmod+0x68>
 8000ef6:	f000 f835 	bl	8000f64 <__udivmoddi4>
 8000efa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000efe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f02:	b004      	add	sp, #16
 8000f04:	4770      	bx	lr
 8000f06:	4240      	negs	r0, r0
 8000f08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	db1b      	blt.n	8000f48 <__aeabi_ldivmod+0x84>
 8000f10:	f000 f828 	bl	8000f64 <__udivmoddi4>
 8000f14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f1c:	b004      	add	sp, #16
 8000f1e:	4240      	negs	r0, r0
 8000f20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f24:	4252      	negs	r2, r2
 8000f26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f2a:	4770      	bx	lr
 8000f2c:	4252      	negs	r2, r2
 8000f2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f32:	f000 f817 	bl	8000f64 <__udivmoddi4>
 8000f36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3e:	b004      	add	sp, #16
 8000f40:	4240      	negs	r0, r0
 8000f42:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f46:	4770      	bx	lr
 8000f48:	4252      	negs	r2, r2
 8000f4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4e:	f000 f809 	bl	8000f64 <__udivmoddi4>
 8000f52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5a:	b004      	add	sp, #16
 8000f5c:	4252      	negs	r2, r2
 8000f5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f62:	4770      	bx	lr

08000f64 <__udivmoddi4>:
 8000f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f68:	9e08      	ldr	r6, [sp, #32]
 8000f6a:	460d      	mov	r5, r1
 8000f6c:	4604      	mov	r4, r0
 8000f6e:	4688      	mov	r8, r1
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d14d      	bne.n	8001010 <__udivmoddi4+0xac>
 8000f74:	428a      	cmp	r2, r1
 8000f76:	4694      	mov	ip, r2
 8000f78:	d968      	bls.n	800104c <__udivmoddi4+0xe8>
 8000f7a:	fab2 f282 	clz	r2, r2
 8000f7e:	b152      	cbz	r2, 8000f96 <__udivmoddi4+0x32>
 8000f80:	fa01 f302 	lsl.w	r3, r1, r2
 8000f84:	f1c2 0120 	rsb	r1, r2, #32
 8000f88:	fa20 f101 	lsr.w	r1, r0, r1
 8000f8c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f90:	ea41 0803 	orr.w	r8, r1, r3
 8000f94:	4094      	lsls	r4, r2
 8000f96:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000f9a:	fbb8 f7f1 	udiv	r7, r8, r1
 8000f9e:	fa1f fe8c 	uxth.w	lr, ip
 8000fa2:	fb01 8817 	mls	r8, r1, r7, r8
 8000fa6:	fb07 f00e 	mul.w	r0, r7, lr
 8000faa:	0c23      	lsrs	r3, r4, #16
 8000fac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fb0:	4298      	cmp	r0, r3
 8000fb2:	d90a      	bls.n	8000fca <__udivmoddi4+0x66>
 8000fb4:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb8:	f107 35ff 	add.w	r5, r7, #4294967295
 8000fbc:	f080 811e 	bcs.w	80011fc <__udivmoddi4+0x298>
 8000fc0:	4298      	cmp	r0, r3
 8000fc2:	f240 811b 	bls.w	80011fc <__udivmoddi4+0x298>
 8000fc6:	3f02      	subs	r7, #2
 8000fc8:	4463      	add	r3, ip
 8000fca:	1a1b      	subs	r3, r3, r0
 8000fcc:	fbb3 f0f1 	udiv	r0, r3, r1
 8000fd0:	fb01 3310 	mls	r3, r1, r0, r3
 8000fd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fd8:	b2a4      	uxth	r4, r4
 8000fda:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fde:	45a6      	cmp	lr, r4
 8000fe0:	d90a      	bls.n	8000ff8 <__udivmoddi4+0x94>
 8000fe2:	eb1c 0404 	adds.w	r4, ip, r4
 8000fe6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fea:	f080 8109 	bcs.w	8001200 <__udivmoddi4+0x29c>
 8000fee:	45a6      	cmp	lr, r4
 8000ff0:	f240 8106 	bls.w	8001200 <__udivmoddi4+0x29c>
 8000ff4:	4464      	add	r4, ip
 8000ff6:	3802      	subs	r0, #2
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	eba4 040e 	sub.w	r4, r4, lr
 8000ffe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001002:	b11e      	cbz	r6, 800100c <__udivmoddi4+0xa8>
 8001004:	2300      	movs	r3, #0
 8001006:	40d4      	lsrs	r4, r2
 8001008:	e9c6 4300 	strd	r4, r3, [r6]
 800100c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001010:	428b      	cmp	r3, r1
 8001012:	d908      	bls.n	8001026 <__udivmoddi4+0xc2>
 8001014:	2e00      	cmp	r6, #0
 8001016:	f000 80ee 	beq.w	80011f6 <__udivmoddi4+0x292>
 800101a:	2100      	movs	r1, #0
 800101c:	e9c6 0500 	strd	r0, r5, [r6]
 8001020:	4608      	mov	r0, r1
 8001022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001026:	fab3 f183 	clz	r1, r3
 800102a:	2900      	cmp	r1, #0
 800102c:	d14a      	bne.n	80010c4 <__udivmoddi4+0x160>
 800102e:	42ab      	cmp	r3, r5
 8001030:	d302      	bcc.n	8001038 <__udivmoddi4+0xd4>
 8001032:	4282      	cmp	r2, r0
 8001034:	f200 80fc 	bhi.w	8001230 <__udivmoddi4+0x2cc>
 8001038:	1a84      	subs	r4, r0, r2
 800103a:	eb65 0303 	sbc.w	r3, r5, r3
 800103e:	2001      	movs	r0, #1
 8001040:	4698      	mov	r8, r3
 8001042:	2e00      	cmp	r6, #0
 8001044:	d0e2      	beq.n	800100c <__udivmoddi4+0xa8>
 8001046:	e9c6 4800 	strd	r4, r8, [r6]
 800104a:	e7df      	b.n	800100c <__udivmoddi4+0xa8>
 800104c:	b902      	cbnz	r2, 8001050 <__udivmoddi4+0xec>
 800104e:	deff      	udf	#255	; 0xff
 8001050:	fab2 f282 	clz	r2, r2
 8001054:	2a00      	cmp	r2, #0
 8001056:	f040 8091 	bne.w	800117c <__udivmoddi4+0x218>
 800105a:	eba1 000c 	sub.w	r0, r1, ip
 800105e:	2101      	movs	r1, #1
 8001060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001064:	fa1f fe8c 	uxth.w	lr, ip
 8001068:	fbb0 f3f7 	udiv	r3, r0, r7
 800106c:	fb07 0013 	mls	r0, r7, r3, r0
 8001070:	0c25      	lsrs	r5, r4, #16
 8001072:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001076:	fb0e f003 	mul.w	r0, lr, r3
 800107a:	42a8      	cmp	r0, r5
 800107c:	d908      	bls.n	8001090 <__udivmoddi4+0x12c>
 800107e:	eb1c 0505 	adds.w	r5, ip, r5
 8001082:	f103 38ff 	add.w	r8, r3, #4294967295
 8001086:	d202      	bcs.n	800108e <__udivmoddi4+0x12a>
 8001088:	42a8      	cmp	r0, r5
 800108a:	f200 80ce 	bhi.w	800122a <__udivmoddi4+0x2c6>
 800108e:	4643      	mov	r3, r8
 8001090:	1a2d      	subs	r5, r5, r0
 8001092:	fbb5 f0f7 	udiv	r0, r5, r7
 8001096:	fb07 5510 	mls	r5, r7, r0, r5
 800109a:	fb0e fe00 	mul.w	lr, lr, r0
 800109e:	b2a4      	uxth	r4, r4
 80010a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80010a4:	45a6      	cmp	lr, r4
 80010a6:	d908      	bls.n	80010ba <__udivmoddi4+0x156>
 80010a8:	eb1c 0404 	adds.w	r4, ip, r4
 80010ac:	f100 35ff 	add.w	r5, r0, #4294967295
 80010b0:	d202      	bcs.n	80010b8 <__udivmoddi4+0x154>
 80010b2:	45a6      	cmp	lr, r4
 80010b4:	f200 80b6 	bhi.w	8001224 <__udivmoddi4+0x2c0>
 80010b8:	4628      	mov	r0, r5
 80010ba:	eba4 040e 	sub.w	r4, r4, lr
 80010be:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80010c2:	e79e      	b.n	8001002 <__udivmoddi4+0x9e>
 80010c4:	f1c1 0720 	rsb	r7, r1, #32
 80010c8:	408b      	lsls	r3, r1
 80010ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80010ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80010d2:	fa25 fa07 	lsr.w	sl, r5, r7
 80010d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80010da:	fbba f8f9 	udiv	r8, sl, r9
 80010de:	fa20 f307 	lsr.w	r3, r0, r7
 80010e2:	fb09 aa18 	mls	sl, r9, r8, sl
 80010e6:	408d      	lsls	r5, r1
 80010e8:	fa1f fe8c 	uxth.w	lr, ip
 80010ec:	431d      	orrs	r5, r3
 80010ee:	fa00 f301 	lsl.w	r3, r0, r1
 80010f2:	fb08 f00e 	mul.w	r0, r8, lr
 80010f6:	0c2c      	lsrs	r4, r5, #16
 80010f8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80010fc:	42a0      	cmp	r0, r4
 80010fe:	fa02 f201 	lsl.w	r2, r2, r1
 8001102:	d90b      	bls.n	800111c <__udivmoddi4+0x1b8>
 8001104:	eb1c 0404 	adds.w	r4, ip, r4
 8001108:	f108 3aff 	add.w	sl, r8, #4294967295
 800110c:	f080 8088 	bcs.w	8001220 <__udivmoddi4+0x2bc>
 8001110:	42a0      	cmp	r0, r4
 8001112:	f240 8085 	bls.w	8001220 <__udivmoddi4+0x2bc>
 8001116:	f1a8 0802 	sub.w	r8, r8, #2
 800111a:	4464      	add	r4, ip
 800111c:	1a24      	subs	r4, r4, r0
 800111e:	fbb4 f0f9 	udiv	r0, r4, r9
 8001122:	fb09 4410 	mls	r4, r9, r0, r4
 8001126:	fb00 fe0e 	mul.w	lr, r0, lr
 800112a:	b2ad      	uxth	r5, r5
 800112c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001130:	45a6      	cmp	lr, r4
 8001132:	d908      	bls.n	8001146 <__udivmoddi4+0x1e2>
 8001134:	eb1c 0404 	adds.w	r4, ip, r4
 8001138:	f100 35ff 	add.w	r5, r0, #4294967295
 800113c:	d26c      	bcs.n	8001218 <__udivmoddi4+0x2b4>
 800113e:	45a6      	cmp	lr, r4
 8001140:	d96a      	bls.n	8001218 <__udivmoddi4+0x2b4>
 8001142:	3802      	subs	r0, #2
 8001144:	4464      	add	r4, ip
 8001146:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800114a:	fba0 9502 	umull	r9, r5, r0, r2
 800114e:	eba4 040e 	sub.w	r4, r4, lr
 8001152:	42ac      	cmp	r4, r5
 8001154:	46c8      	mov	r8, r9
 8001156:	46ae      	mov	lr, r5
 8001158:	d356      	bcc.n	8001208 <__udivmoddi4+0x2a4>
 800115a:	d053      	beq.n	8001204 <__udivmoddi4+0x2a0>
 800115c:	2e00      	cmp	r6, #0
 800115e:	d069      	beq.n	8001234 <__udivmoddi4+0x2d0>
 8001160:	ebb3 0208 	subs.w	r2, r3, r8
 8001164:	eb64 040e 	sbc.w	r4, r4, lr
 8001168:	fa22 f301 	lsr.w	r3, r2, r1
 800116c:	fa04 f707 	lsl.w	r7, r4, r7
 8001170:	431f      	orrs	r7, r3
 8001172:	40cc      	lsrs	r4, r1
 8001174:	e9c6 7400 	strd	r7, r4, [r6]
 8001178:	2100      	movs	r1, #0
 800117a:	e747      	b.n	800100c <__udivmoddi4+0xa8>
 800117c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001180:	f1c2 0120 	rsb	r1, r2, #32
 8001184:	fa25 f301 	lsr.w	r3, r5, r1
 8001188:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800118c:	fa20 f101 	lsr.w	r1, r0, r1
 8001190:	4095      	lsls	r5, r2
 8001192:	430d      	orrs	r5, r1
 8001194:	fbb3 f1f7 	udiv	r1, r3, r7
 8001198:	fb07 3311 	mls	r3, r7, r1, r3
 800119c:	fa1f fe8c 	uxth.w	lr, ip
 80011a0:	0c28      	lsrs	r0, r5, #16
 80011a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011a6:	fb01 f30e 	mul.w	r3, r1, lr
 80011aa:	4283      	cmp	r3, r0
 80011ac:	fa04 f402 	lsl.w	r4, r4, r2
 80011b0:	d908      	bls.n	80011c4 <__udivmoddi4+0x260>
 80011b2:	eb1c 0000 	adds.w	r0, ip, r0
 80011b6:	f101 38ff 	add.w	r8, r1, #4294967295
 80011ba:	d22f      	bcs.n	800121c <__udivmoddi4+0x2b8>
 80011bc:	4283      	cmp	r3, r0
 80011be:	d92d      	bls.n	800121c <__udivmoddi4+0x2b8>
 80011c0:	3902      	subs	r1, #2
 80011c2:	4460      	add	r0, ip
 80011c4:	1ac0      	subs	r0, r0, r3
 80011c6:	fbb0 f3f7 	udiv	r3, r0, r7
 80011ca:	fb07 0013 	mls	r0, r7, r3, r0
 80011ce:	b2ad      	uxth	r5, r5
 80011d0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80011d4:	fb03 f00e 	mul.w	r0, r3, lr
 80011d8:	42a8      	cmp	r0, r5
 80011da:	d908      	bls.n	80011ee <__udivmoddi4+0x28a>
 80011dc:	eb1c 0505 	adds.w	r5, ip, r5
 80011e0:	f103 38ff 	add.w	r8, r3, #4294967295
 80011e4:	d216      	bcs.n	8001214 <__udivmoddi4+0x2b0>
 80011e6:	42a8      	cmp	r0, r5
 80011e8:	d914      	bls.n	8001214 <__udivmoddi4+0x2b0>
 80011ea:	3b02      	subs	r3, #2
 80011ec:	4465      	add	r5, ip
 80011ee:	1a28      	subs	r0, r5, r0
 80011f0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80011f4:	e738      	b.n	8001068 <__udivmoddi4+0x104>
 80011f6:	4631      	mov	r1, r6
 80011f8:	4630      	mov	r0, r6
 80011fa:	e707      	b.n	800100c <__udivmoddi4+0xa8>
 80011fc:	462f      	mov	r7, r5
 80011fe:	e6e4      	b.n	8000fca <__udivmoddi4+0x66>
 8001200:	4618      	mov	r0, r3
 8001202:	e6f9      	b.n	8000ff8 <__udivmoddi4+0x94>
 8001204:	454b      	cmp	r3, r9
 8001206:	d2a9      	bcs.n	800115c <__udivmoddi4+0x1f8>
 8001208:	ebb9 0802 	subs.w	r8, r9, r2
 800120c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001210:	3801      	subs	r0, #1
 8001212:	e7a3      	b.n	800115c <__udivmoddi4+0x1f8>
 8001214:	4643      	mov	r3, r8
 8001216:	e7ea      	b.n	80011ee <__udivmoddi4+0x28a>
 8001218:	4628      	mov	r0, r5
 800121a:	e794      	b.n	8001146 <__udivmoddi4+0x1e2>
 800121c:	4641      	mov	r1, r8
 800121e:	e7d1      	b.n	80011c4 <__udivmoddi4+0x260>
 8001220:	46d0      	mov	r8, sl
 8001222:	e77b      	b.n	800111c <__udivmoddi4+0x1b8>
 8001224:	4464      	add	r4, ip
 8001226:	3802      	subs	r0, #2
 8001228:	e747      	b.n	80010ba <__udivmoddi4+0x156>
 800122a:	3b02      	subs	r3, #2
 800122c:	4465      	add	r5, ip
 800122e:	e72f      	b.n	8001090 <__udivmoddi4+0x12c>
 8001230:	4608      	mov	r0, r1
 8001232:	e706      	b.n	8001042 <__udivmoddi4+0xde>
 8001234:	4631      	mov	r1, r6
 8001236:	e6e9      	b.n	800100c <__udivmoddi4+0xa8>

08001238 <__aeabi_idiv0>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <BMP280_WriteReg>:
BMP280_CalibData CalibData;
int32_t temper_int;

//------------------------------------------------
void BMP280_WriteReg(uint8_t Reg, uint8_t Value)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	460a      	mov	r2, r1
 8001246:	71fb      	strb	r3, [r7, #7]
 8001248:	4613      	mov	r3, r2
 800124a:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BMP280_ADDRESS, Reg, Value);
 800124c:	79ba      	ldrb	r2, [r7, #6]
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4619      	mov	r1, r3
 8001252:	20ec      	movs	r0, #236	; 0xec
 8001254:	f001 fab4 	bl	80027c0 <I2Cx_WriteData>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <BMP280_ReadReg>:
//------------------------------------------------
uint8_t BMP280_ReadReg(uint8_t Reg)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BMP280_ADDRESS,Reg);
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	4619      	mov	r1, r3
 800126e:	20ec      	movs	r0, #236	; 0xec
 8001270:	f001 fb50 	bl	8002914 <I2Cx_ReadData>
 8001274:	4603      	mov	r3, r0
 8001276:	73fb      	strb	r3, [r7, #15]
  return res;
 8001278:	7bfb      	ldrb	r3, [r7, #15]
}
 800127a:	4618      	mov	r0, r3
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <BMP280_ReadReg_U16>:
//------------------------------------------------
void BMP280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	4603      	mov	r3, r0
 800128a:	6039      	str	r1, [r7, #0]
 800128c:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BMP280_ADDRESS,Reg,Value);
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	20ec      	movs	r0, #236	; 0xec
 8001296:	f001 fb6d 	bl	8002974 <I2Cx_ReadData16>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <BMP280_ReadReg_S16>:
//------------------------------------------------
void BMP280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	6039      	str	r1, [r7, #0]
 80012ac:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BMP280_ADDRESS,Reg, (uint16_t*) Value);
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	20ec      	movs	r0, #236	; 0xec
 80012b6:	f001 fb5d 	bl	8002974 <I2Cx_ReadData16>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <BMP280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BMP280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BMP280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	4603      	mov	r3, r0
 80012ca:	6039      	str	r1, [r7, #0]
 80012cc:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BMP280_ADDRESS,Reg,Value);
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	20ec      	movs	r0, #236	; 0xec
 80012d6:	f001 fb77 	bl	80029c8 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	0c1b      	lsrs	r3, r3, #16
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80012ea:	431a      	orrs	r2, r3
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	041b      	lsls	r3, r3, #16
 80012f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80012f6:	4313      	orrs	r3, r2
 80012f8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	601a      	str	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <BMP280_ReadStatus>:
//------------------------------------------------
uint8_t BMP280_ReadStatus(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BMP280_ReadReg(BMP280_REGISTER_STATUS)&0x09;
 800130e:	20f3      	movs	r0, #243	; 0xf3
 8001310:	f7ff ffa6 	bl	8001260 <BMP280_ReadReg>
 8001314:	4603      	mov	r3, r0
 8001316:	f003 0309 	and.w	r3, r3, #9
 800131a:	71fb      	strb	r3, [r7, #7]
  return res;
 800131c:	79fb      	ldrb	r3, [r7, #7]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <BMP280_ReadCoefficients>:
//------------------------------------------------

void BMP280_ReadCoefficients(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  BMP280_ReadReg_U16(BMP280_REGISTER_DIG_T1,&CalibData.dig_T1);
 800132c:	4959      	ldr	r1, [pc, #356]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 800132e:	2088      	movs	r0, #136	; 0x88
 8001330:	f7ff ffa7 	bl	8001282 <BMP280_ReadReg_U16>
  sprintf(str1, "DIG_T1: %u\r\n", CalibData.dig_T1);
 8001334:	4b57      	ldr	r3, [pc, #348]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4957      	ldr	r1, [pc, #348]	; (8001498 <BMP280_ReadCoefficients+0x170>)
 800133c:	4857      	ldr	r0, [pc, #348]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800133e:	f007 fcb9 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 8001342:	4856      	ldr	r0, [pc, #344]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001344:	f002 fe00 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_T2,&CalibData.dig_T2);
 8001348:	4955      	ldr	r1, [pc, #340]	; (80014a0 <BMP280_ReadCoefficients+0x178>)
 800134a:	208a      	movs	r0, #138	; 0x8a
 800134c:	f7ff ffa9 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_T2: %d\r\n", CalibData.dig_T2);
 8001350:	4b50      	ldr	r3, [pc, #320]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001352:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001356:	461a      	mov	r2, r3
 8001358:	4952      	ldr	r1, [pc, #328]	; (80014a4 <BMP280_ReadCoefficients+0x17c>)
 800135a:	4850      	ldr	r0, [pc, #320]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800135c:	f007 fcaa 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 8001360:	484e      	ldr	r0, [pc, #312]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001362:	f002 fdf1 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_T3,&CalibData.dig_T3);
 8001366:	4950      	ldr	r1, [pc, #320]	; (80014a8 <BMP280_ReadCoefficients+0x180>)
 8001368:	208c      	movs	r0, #140	; 0x8c
 800136a:	f7ff ff9a 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_T3: %d\r\n", CalibData.dig_T3);
 800136e:	4b49      	ldr	r3, [pc, #292]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001370:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001374:	461a      	mov	r2, r3
 8001376:	494d      	ldr	r1, [pc, #308]	; (80014ac <BMP280_ReadCoefficients+0x184>)
 8001378:	4848      	ldr	r0, [pc, #288]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800137a:	f007 fc9b 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 800137e:	4847      	ldr	r0, [pc, #284]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001380:	f002 fde2 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_U16(BMP280_REGISTER_DIG_P1,&CalibData.dig_P1);
 8001384:	494a      	ldr	r1, [pc, #296]	; (80014b0 <BMP280_ReadCoefficients+0x188>)
 8001386:	208e      	movs	r0, #142	; 0x8e
 8001388:	f7ff ff7b 	bl	8001282 <BMP280_ReadReg_U16>
  sprintf(str1, "DIG_P1: %u\r\n", CalibData.dig_P1);
 800138c:	4b41      	ldr	r3, [pc, #260]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 800138e:	88db      	ldrh	r3, [r3, #6]
 8001390:	461a      	mov	r2, r3
 8001392:	4948      	ldr	r1, [pc, #288]	; (80014b4 <BMP280_ReadCoefficients+0x18c>)
 8001394:	4841      	ldr	r0, [pc, #260]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001396:	f007 fc8d 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 800139a:	4840      	ldr	r0, [pc, #256]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800139c:	f002 fdd4 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P2,&CalibData.dig_P2);
 80013a0:	4945      	ldr	r1, [pc, #276]	; (80014b8 <BMP280_ReadCoefficients+0x190>)
 80013a2:	2090      	movs	r0, #144	; 0x90
 80013a4:	f7ff ff7d 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P2: %d\r\n", CalibData.dig_P2);
 80013a8:	4b3a      	ldr	r3, [pc, #232]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 80013aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4942      	ldr	r1, [pc, #264]	; (80014bc <BMP280_ReadCoefficients+0x194>)
 80013b2:	483a      	ldr	r0, [pc, #232]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013b4:	f007 fc7e 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 80013b8:	4838      	ldr	r0, [pc, #224]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013ba:	f002 fdc5 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P3,&CalibData.dig_P3);
 80013be:	4940      	ldr	r1, [pc, #256]	; (80014c0 <BMP280_ReadCoefficients+0x198>)
 80013c0:	2092      	movs	r0, #146	; 0x92
 80013c2:	f7ff ff6e 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P3: %d\r\n", CalibData.dig_P3);
 80013c6:	4b33      	ldr	r3, [pc, #204]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 80013c8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013cc:	461a      	mov	r2, r3
 80013ce:	493d      	ldr	r1, [pc, #244]	; (80014c4 <BMP280_ReadCoefficients+0x19c>)
 80013d0:	4832      	ldr	r0, [pc, #200]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013d2:	f007 fc6f 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 80013d6:	4831      	ldr	r0, [pc, #196]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013d8:	f002 fdb6 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P4,&CalibData.dig_P4);
 80013dc:	493a      	ldr	r1, [pc, #232]	; (80014c8 <BMP280_ReadCoefficients+0x1a0>)
 80013de:	2094      	movs	r0, #148	; 0x94
 80013e0:	f7ff ff5f 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P4: %d\r\n", CalibData.dig_P4);
 80013e4:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 80013e6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80013ea:	461a      	mov	r2, r3
 80013ec:	4937      	ldr	r1, [pc, #220]	; (80014cc <BMP280_ReadCoefficients+0x1a4>)
 80013ee:	482b      	ldr	r0, [pc, #172]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013f0:	f007 fc60 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 80013f4:	4829      	ldr	r0, [pc, #164]	; (800149c <BMP280_ReadCoefficients+0x174>)
 80013f6:	f002 fda7 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P5,&CalibData.dig_P5);
 80013fa:	4935      	ldr	r1, [pc, #212]	; (80014d0 <BMP280_ReadCoefficients+0x1a8>)
 80013fc:	2096      	movs	r0, #150	; 0x96
 80013fe:	f7ff ff50 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P5: %d\r\n", CalibData.dig_P5);
 8001402:	4b24      	ldr	r3, [pc, #144]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001404:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001408:	461a      	mov	r2, r3
 800140a:	4932      	ldr	r1, [pc, #200]	; (80014d4 <BMP280_ReadCoefficients+0x1ac>)
 800140c:	4823      	ldr	r0, [pc, #140]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800140e:	f007 fc51 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 8001412:	4822      	ldr	r0, [pc, #136]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001414:	f002 fd98 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P6,&CalibData.dig_P6);
 8001418:	492f      	ldr	r1, [pc, #188]	; (80014d8 <BMP280_ReadCoefficients+0x1b0>)
 800141a:	2098      	movs	r0, #152	; 0x98
 800141c:	f7ff ff41 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P6: %d\r\n", CalibData.dig_P6);
 8001420:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001422:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001426:	461a      	mov	r2, r3
 8001428:	492c      	ldr	r1, [pc, #176]	; (80014dc <BMP280_ReadCoefficients+0x1b4>)
 800142a:	481c      	ldr	r0, [pc, #112]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800142c:	f007 fc42 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 8001430:	481a      	ldr	r0, [pc, #104]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001432:	f002 fd89 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001436:	492a      	ldr	r1, [pc, #168]	; (80014e0 <BMP280_ReadCoefficients+0x1b8>)
 8001438:	209a      	movs	r0, #154	; 0x9a
 800143a:	f7ff ff32 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P7: %d\r\n", CalibData.dig_P7);
 800143e:	4b15      	ldr	r3, [pc, #84]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 8001440:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001444:	461a      	mov	r2, r3
 8001446:	4927      	ldr	r1, [pc, #156]	; (80014e4 <BMP280_ReadCoefficients+0x1bc>)
 8001448:	4814      	ldr	r0, [pc, #80]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800144a:	f007 fc33 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 800144e:	4813      	ldr	r0, [pc, #76]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001450:	f002 fd7a 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P8,&CalibData.dig_P8);
 8001454:	4924      	ldr	r1, [pc, #144]	; (80014e8 <BMP280_ReadCoefficients+0x1c0>)
 8001456:	209c      	movs	r0, #156	; 0x9c
 8001458:	f7ff ff23 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P8: %d\r\n", CalibData.dig_P8);
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 800145e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001462:	461a      	mov	r2, r3
 8001464:	4921      	ldr	r1, [pc, #132]	; (80014ec <BMP280_ReadCoefficients+0x1c4>)
 8001466:	480d      	ldr	r0, [pc, #52]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001468:	f007 fc24 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 800146c:	480b      	ldr	r0, [pc, #44]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800146e:	f002 fd6b 	bl	8003f48 <UART_TX_Str>
  BMP280_ReadReg_S16(BMP280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001472:	491f      	ldr	r1, [pc, #124]	; (80014f0 <BMP280_ReadCoefficients+0x1c8>)
 8001474:	209e      	movs	r0, #158	; 0x9e
 8001476:	f7ff ff14 	bl	80012a2 <BMP280_ReadReg_S16>
  sprintf(str1, "DIG_P9: %d\r\n", CalibData.dig_P9);
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <BMP280_ReadCoefficients+0x16c>)
 800147c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001480:	461a      	mov	r2, r3
 8001482:	491c      	ldr	r1, [pc, #112]	; (80014f4 <BMP280_ReadCoefficients+0x1cc>)
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <BMP280_ReadCoefficients+0x174>)
 8001486:	f007 fc15 	bl	8008cb4 <siprintf>
  UART_TX_Str((uint8_t*)str1);
 800148a:	4804      	ldr	r0, [pc, #16]	; (800149c <BMP280_ReadCoefficients+0x174>)
 800148c:	f002 fd5c 	bl	8003f48 <UART_TX_Str>

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	2000015c 	.word	0x2000015c
 8001498:	08009a18 	.word	0x08009a18
 800149c:	200002d0 	.word	0x200002d0
 80014a0:	2000015e 	.word	0x2000015e
 80014a4:	08009a28 	.word	0x08009a28
 80014a8:	20000160 	.word	0x20000160
 80014ac:	08009a38 	.word	0x08009a38
 80014b0:	20000162 	.word	0x20000162
 80014b4:	08009a48 	.word	0x08009a48
 80014b8:	20000164 	.word	0x20000164
 80014bc:	08009a58 	.word	0x08009a58
 80014c0:	20000166 	.word	0x20000166
 80014c4:	08009a68 	.word	0x08009a68
 80014c8:	20000168 	.word	0x20000168
 80014cc:	08009a78 	.word	0x08009a78
 80014d0:	2000016a 	.word	0x2000016a
 80014d4:	08009a88 	.word	0x08009a88
 80014d8:	2000016c 	.word	0x2000016c
 80014dc:	08009a98 	.word	0x08009a98
 80014e0:	2000016e 	.word	0x2000016e
 80014e4:	08009aa8 	.word	0x08009aa8
 80014e8:	20000170 	.word	0x20000170
 80014ec:	08009ab8 	.word	0x08009ab8
 80014f0:	20000172 	.word	0x20000172
 80014f4:	08009ac8 	.word	0x08009ac8

080014f8 <BMP280_SetStandby>:
//------------------------------------------------
void BMP280_SetStandby(uint8_t tsb) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BMP280_ReadReg(BMP280_REG_CONFIG) & ~BMP280_STBY_MSK;
 8001502:	20f5      	movs	r0, #245	; 0xf5
 8001504:	f7ff feac 	bl	8001260 <BMP280_ReadReg>
 8001508:	4603      	mov	r3, r0
 800150a:	f003 031f 	and.w	r3, r3, #31
 800150e:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BMP280_STBY_MSK;
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	f023 031f 	bic.w	r3, r3, #31
 8001518:	b25a      	sxtb	r2, r3
 800151a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800151e:	4313      	orrs	r3, r2
 8001520:	b25b      	sxtb	r3, r3
 8001522:	73fb      	strb	r3, [r7, #15]
  BMP280_WriteReg(BMP280_REG_CONFIG,reg);
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	4619      	mov	r1, r3
 8001528:	20f5      	movs	r0, #245	; 0xf5
 800152a:	f7ff fe87 	bl	800123c <BMP280_WriteReg>
}
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <BMP280_SetFilter>:
//------------------------------------------------
  void BMP280_SetFilter(uint8_t filter) {
 8001536:	b580      	push	{r7, lr}
 8001538:	b084      	sub	sp, #16
 800153a:	af00      	add	r7, sp, #0
 800153c:	4603      	mov	r3, r0
 800153e:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BMP280_ReadReg(BMP280_REG_CONFIG) & ~BMP280_FILTER_MSK;
 8001540:	20f5      	movs	r0, #245	; 0xf5
 8001542:	f7ff fe8d 	bl	8001260 <BMP280_ReadReg>
 8001546:	4603      	mov	r3, r0
 8001548:	f023 031c 	bic.w	r3, r3, #28
 800154c:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BMP280_FILTER_MSK;
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	f003 031c 	and.w	r3, r3, #28
 8001556:	b25a      	sxtb	r2, r3
 8001558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800155c:	4313      	orrs	r3, r2
 800155e:	b25b      	sxtb	r3, r3
 8001560:	73fb      	strb	r3, [r7, #15]
  BMP280_WriteReg(BMP280_REG_CONFIG,reg);
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	4619      	mov	r1, r3
 8001566:	20f5      	movs	r0, #245	; 0xf5
 8001568:	f7ff fe68 	bl	800123c <BMP280_WriteReg>
}
 800156c:	bf00      	nop
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <BMP280_SetOversamplingTemper>:
//------------------------------------------------
void BMP280_SetOversamplingTemper(uint8_t osrs)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BMP280_ReadReg(BMP280_REG_CTRL_MEAS) & ~BMP280_OSRS_T_MSK;
 800157e:	20f4      	movs	r0, #244	; 0xf4
 8001580:	f7ff fe6e 	bl	8001260 <BMP280_ReadReg>
 8001584:	4603      	mov	r3, r0
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BMP280_OSRS_T_MSK;
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	f023 031f 	bic.w	r3, r3, #31
 8001594:	b25a      	sxtb	r2, r3
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4313      	orrs	r3, r2
 800159c:	b25b      	sxtb	r3, r3
 800159e:	73fb      	strb	r3, [r7, #15]
  BMP280_WriteReg(BMP280_REG_CTRL_MEAS,reg);
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	4619      	mov	r1, r3
 80015a4:	20f4      	movs	r0, #244	; 0xf4
 80015a6:	f7ff fe49 	bl	800123c <BMP280_WriteReg>
}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <BMP280_SetOversamplingPressure>:
//------------------------------------------------
void BMP280_SetOversamplingPressure(uint8_t osrs)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b084      	sub	sp, #16
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4603      	mov	r3, r0
 80015ba:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BMP280_ReadReg(BMP280_REG_CTRL_MEAS) & ~BMP280_OSRS_P_MSK;
 80015bc:	20f4      	movs	r0, #244	; 0xf4
 80015be:	f7ff fe4f 	bl	8001260 <BMP280_ReadReg>
 80015c2:	4603      	mov	r3, r0
 80015c4:	f023 031c 	bic.w	r3, r3, #28
 80015c8:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BMP280_OSRS_P_MSK;
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	f003 031c 	and.w	r3, r3, #28
 80015d2:	b25a      	sxtb	r2, r3
 80015d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d8:	4313      	orrs	r3, r2
 80015da:	b25b      	sxtb	r3, r3
 80015dc:	73fb      	strb	r3, [r7, #15]
  BMP280_WriteReg(BMP280_REG_CTRL_MEAS,reg);
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	4619      	mov	r1, r3
 80015e2:	20f4      	movs	r0, #244	; 0xf4
 80015e4:	f7ff fe2a 	bl	800123c <BMP280_WriteReg>
}
 80015e8:	bf00      	nop
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <BMP280_SetMode>:

//------------------------------------------------
void BMP280_SetMode(uint8_t mode) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BMP280_ReadReg(BMP280_REG_CTRL_MEAS) & ~BMP280_MODE_MSK;
 80015fa:	20f4      	movs	r0, #244	; 0xf4
 80015fc:	f7ff fe30 	bl	8001260 <BMP280_ReadReg>
 8001600:	4603      	mov	r3, r0
 8001602:	f023 0303 	bic.w	r3, r3, #3
 8001606:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BMP280_MODE_MSK;
 8001608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	b25a      	sxtb	r2, r3
 8001612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001616:	4313      	orrs	r3, r2
 8001618:	b25b      	sxtb	r3, r3
 800161a:	73fb      	strb	r3, [r7, #15]
  BMP280_WriteReg(BMP280_REG_CTRL_MEAS,reg);
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	4619      	mov	r1, r3
 8001620:	20f4      	movs	r0, #244	; 0xf4
 8001622:	f7ff fe0b 	bl	800123c <BMP280_WriteReg>
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <BMP280_ReadTemperature>:
//------------------------------------------------
float BMP280_ReadTemperature(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
	float temper_float = 0.0f;
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BMP280_ReadReg_BE_U24(BMP280_REGISTER_TEMPDATA,&temper_raw);
 800163c:	463b      	mov	r3, r7
 800163e:	4619      	mov	r1, r3
 8001640:	20fa      	movs	r0, #250	; 0xfa
 8001642:	f7ff fe3e 	bl	80012c2 <BMP280_ReadReg_BE_U24>
	temper_raw >>= 4;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	08db      	lsrs	r3, r3, #3
 8001650:	4a1c      	ldr	r2, [pc, #112]	; (80016c4 <BMP280_ReadTemperature+0x94>)
 8001652:	8812      	ldrh	r2, [r2, #0]
 8001654:	0052      	lsls	r2, r2, #1
 8001656:	1a9b      	subs	r3, r3, r2
		((int32_t)CalibData.dig_T2)) >> 11;
 8001658:	4a1a      	ldr	r2, [pc, #104]	; (80016c4 <BMP280_ReadTemperature+0x94>)
 800165a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 800165e:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 8001662:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001664:	60bb      	str	r3, [r7, #8]
/*
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
			((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
			((int32_t)CalibData.dig_T3)) >> 14;
*/
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	4a16      	ldr	r2, [pc, #88]	; (80016c4 <BMP280_ReadTemperature+0x94>)
 800166c:	8812      	ldrh	r2, [r2, #0]
 800166e:	1a9b      	subs	r3, r3, r2
				((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	0912      	lsrs	r2, r2, #4
 8001674:	4913      	ldr	r1, [pc, #76]	; (80016c4 <BMP280_ReadTemperature+0x94>)
 8001676:	8809      	ldrh	r1, [r1, #0]
 8001678:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 800167a:	fb02 f303 	mul.w	r3, r2, r3
				((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 800167e:	0b1b      	lsrs	r3, r3, #12
 8001680:	2232      	movs	r2, #50	; 0x32
 8001682:	fb02 f303 	mul.w	r3, r2, r3
				50) >> 14;	//  ,     
 8001686:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001688:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4413      	add	r3, r2
 8001690:	4a0d      	ldr	r2, [pc, #52]	; (80016c8 <BMP280_ReadTemperature+0x98>)
 8001692:	6013      	str	r3, [r2, #0]

	temper_float = ((temper_int * 5 + 128) >> 8);
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <BMP280_ReadTemperature+0x98>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4613      	mov	r3, r2
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	4413      	add	r3, r2
 800169e:	3380      	adds	r3, #128	; 0x80
 80016a0:	121b      	asrs	r3, r3, #8
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fa24 	bl	8000af0 <__aeabi_i2f>
 80016a8:	4603      	mov	r3, r0
 80016aa:	60fb      	str	r3, [r7, #12]
//    *****************************
//   
//	temper_float = ((temper_int * 5 + 128) >> 10);	//   
//*********************************************************
	temper_float /= 100.0f;
 80016ac:	4907      	ldr	r1, [pc, #28]	; (80016cc <BMP280_ReadTemperature+0x9c>)
 80016ae:	68f8      	ldr	r0, [r7, #12]
 80016b0:	f7ff fb26 	bl	8000d00 <__aeabi_fdiv>
 80016b4:	4603      	mov	r3, r0
 80016b6:	60fb      	str	r3, [r7, #12]
  return temper_float;
 80016b8:	68fb      	ldr	r3, [r7, #12]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000015c 	.word	0x2000015c
 80016c8:	20000174 	.word	0x20000174
 80016cc:	42c80000 	.word	0x42c80000

080016d0 <BMP280_ReadPressure>:
//------------------------------------------------
float BMP280_ReadPressure(void)
{
 80016d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016d4:	b0cc      	sub	sp, #304	; 0x130
 80016d6:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BMP280_ReadTemperature(); // must be done first to get t_fine
 80016e0:	f7ff ffa6 	bl	8001630 <BMP280_ReadTemperature>
	BMP280_ReadReg_BE_U24(BMP280_REGISTER_PRESSUREDATA,&press_raw);
 80016e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80016e8:	4619      	mov	r1, r3
 80016ea:	20f7      	movs	r0, #247	; 0xf7
 80016ec:	f7ff fde9 	bl	80012c2 <BMP280_ReadReg_BE_U24>
	press_raw >>= 4;
 80016f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	val1 = ((int64_t) temper_int) - 128000;
 80016fa:	4bac      	ldr	r3, [pc, #688]	; (80019ac <BMP280_ReadPressure+0x2dc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	17da      	asrs	r2, r3, #31
 8001700:	4698      	mov	r8, r3
 8001702:	4691      	mov	r9, r2
 8001704:	f5b8 33fa 	subs.w	r3, r8, #128000	; 0x1f400
 8001708:	64bb      	str	r3, [r7, #72]	; 0x48
 800170a:	f149 33ff 	adc.w	r3, r9, #4294967295
 800170e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001710:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001714:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 8001718:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800171c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001720:	fb03 f102 	mul.w	r1, r3, r2
 8001724:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001728:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800172c:	fb02 f303 	mul.w	r3, r2, r3
 8001730:	18ca      	adds	r2, r1, r3
 8001732:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001736:	fba3 4503 	umull	r4, r5, r3, r3
 800173a:	1953      	adds	r3, r2, r5
 800173c:	461d      	mov	r5, r3
 800173e:	4b9c      	ldr	r3, [pc, #624]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 8001740:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001744:	b21b      	sxth	r3, r3
 8001746:	17da      	asrs	r2, r3, #31
 8001748:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800174c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001750:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001754:	4603      	mov	r3, r0
 8001756:	fb03 f205 	mul.w	r2, r3, r5
 800175a:	460b      	mov	r3, r1
 800175c:	fb04 f303 	mul.w	r3, r4, r3
 8001760:	4413      	add	r3, r2
 8001762:	4602      	mov	r2, r0
 8001764:	fba4 ab02 	umull	sl, fp, r4, r2
 8001768:	445b      	add	r3, fp
 800176a:	469b      	mov	fp, r3
 800176c:	e9c7 ab46 	strd	sl, fp, [r7, #280]	; 0x118
 8001770:	e9c7 ab46 	strd	sl, fp, [r7, #280]	; 0x118
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 8001774:	4b8e      	ldr	r3, [pc, #568]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 8001776:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800177a:	b21b      	sxth	r3, r3
 800177c:	17da      	asrs	r2, r3, #31
 800177e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001782:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001786:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800178a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 800178e:	462a      	mov	r2, r5
 8001790:	fb02 f203 	mul.w	r2, r2, r3
 8001794:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001798:	4621      	mov	r1, r4
 800179a:	fb01 f303 	mul.w	r3, r1, r3
 800179e:	441a      	add	r2, r3
 80017a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80017a4:	4621      	mov	r1, r4
 80017a6:	fba3 3101 	umull	r3, r1, r3, r1
 80017aa:	f8c7 1104 	str.w	r1, [r7, #260]	; 0x104
 80017ae:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80017b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80017b6:	18d3      	adds	r3, r2, r3
 80017b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80017bc:	f04f 0000 	mov.w	r0, #0
 80017c0:	f04f 0100 	mov.w	r1, #0
 80017c4:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 80017c8:	462b      	mov	r3, r5
 80017ca:	0459      	lsls	r1, r3, #17
 80017cc:	4622      	mov	r2, r4
 80017ce:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80017d2:	4623      	mov	r3, r4
 80017d4:	0458      	lsls	r0, r3, #17
 80017d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80017da:	1814      	adds	r4, r2, r0
 80017dc:	643c      	str	r4, [r7, #64]	; 0x40
 80017de:	414b      	adcs	r3, r1
 80017e0:	647b      	str	r3, [r7, #68]	; 0x44
 80017e2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80017e6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 80017ea:	4b71      	ldr	r3, [pc, #452]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 80017ec:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	17da      	asrs	r2, r3, #31
 80017f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80017f8:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80017fc:	f04f 0000 	mov.w	r0, #0
 8001800:	f04f 0100 	mov.w	r1, #0
 8001804:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001808:	00d9      	lsls	r1, r3, #3
 800180a:	2000      	movs	r0, #0
 800180c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001810:	1814      	adds	r4, r2, r0
 8001812:	63bc      	str	r4, [r7, #56]	; 0x38
 8001814:	414b      	adcs	r3, r1
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001818:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800181c:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 8001820:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001824:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001828:	fb03 f102 	mul.w	r1, r3, r2
 800182c:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001830:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001834:	fb02 f303 	mul.w	r3, r2, r3
 8001838:	18ca      	adds	r2, r1, r3
 800183a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800183e:	fba3 3103 	umull	r3, r1, r3, r3
 8001842:	f8c7 10fc 	str.w	r1, [r7, #252]	; 0xfc
 8001846:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800184a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800184e:	18d3      	adds	r3, r2, r3
 8001850:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001854:	4b56      	ldr	r3, [pc, #344]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 8001856:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800185a:	b21b      	sxth	r3, r3
 800185c:	17da      	asrs	r2, r3, #31
 800185e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001862:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001866:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	; 0xf8
 800186a:	4622      	mov	r2, r4
 800186c:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001870:	4641      	mov	r1, r8
 8001872:	fb01 f202 	mul.w	r2, r1, r2
 8001876:	464d      	mov	r5, r9
 8001878:	4618      	mov	r0, r3
 800187a:	4621      	mov	r1, r4
 800187c:	4603      	mov	r3, r0
 800187e:	fb03 f305 	mul.w	r3, r3, r5
 8001882:	4413      	add	r3, r2
 8001884:	4602      	mov	r2, r0
 8001886:	4641      	mov	r1, r8
 8001888:	fba2 2101 	umull	r2, r1, r2, r1
 800188c:	f8c7 10f4 	str.w	r1, [r7, #244]	; 0xf4
 8001890:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001894:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001898:	4413      	add	r3, r2
 800189a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800189e:	f04f 0000 	mov.w	r0, #0
 80018a2:	f04f 0100 	mov.w	r1, #0
 80018a6:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 80018aa:	4623      	mov	r3, r4
 80018ac:	0a18      	lsrs	r0, r3, #8
 80018ae:	462a      	mov	r2, r5
 80018b0:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80018b4:	462b      	mov	r3, r5
 80018b6:	1219      	asrs	r1, r3, #8
 80018b8:	4b3d      	ldr	r3, [pc, #244]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 80018ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80018be:	b21b      	sxth	r3, r3
 80018c0:	17da      	asrs	r2, r3, #31
 80018c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80018c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80018ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80018ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80018d2:	464a      	mov	r2, r9
 80018d4:	fb02 f203 	mul.w	r2, r2, r3
 80018d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018dc:	4644      	mov	r4, r8
 80018de:	fb04 f303 	mul.w	r3, r4, r3
 80018e2:	441a      	add	r2, r3
 80018e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80018e8:	4644      	mov	r4, r8
 80018ea:	fba3 3404 	umull	r3, r4, r3, r4
 80018ee:	f8c7 40ec 	str.w	r4, [r7, #236]	; 0xec
 80018f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80018f6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80018fa:	18d3      	adds	r3, r2, r3
 80018fc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800190c:	464c      	mov	r4, r9
 800190e:	0323      	lsls	r3, r4, #12
 8001910:	46c4      	mov	ip, r8
 8001912:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001916:	4644      	mov	r4, r8
 8001918:	0322      	lsls	r2, r4, #12
 800191a:	1884      	adds	r4, r0, r2
 800191c:	633c      	str	r4, [r7, #48]	; 0x30
 800191e:	eb41 0303 	adc.w	r3, r1, r3
 8001922:	637b      	str	r3, [r7, #52]	; 0x34
 8001924:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001928:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 800192c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001930:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001934:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 8001938:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 800193c:	4b1c      	ldr	r3, [pc, #112]	; (80019b0 <BMP280_ReadPressure+0x2e0>)
 800193e:	88db      	ldrh	r3, [r3, #6]
 8001940:	b29b      	uxth	r3, r3
 8001942:	2200      	movs	r2, #0
 8001944:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001948:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800194c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8001950:	4622      	mov	r2, r4
 8001952:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8001956:	4641      	mov	r1, r8
 8001958:	fb01 f202 	mul.w	r2, r1, r2
 800195c:	464d      	mov	r5, r9
 800195e:	4618      	mov	r0, r3
 8001960:	4621      	mov	r1, r4
 8001962:	4603      	mov	r3, r0
 8001964:	fb03 f305 	mul.w	r3, r3, r5
 8001968:	4413      	add	r3, r2
 800196a:	4602      	mov	r2, r0
 800196c:	4641      	mov	r1, r8
 800196e:	fba2 2101 	umull	r2, r1, r2, r1
 8001972:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8001976:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800197a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800197e:	4413      	add	r3, r2
 8001980:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001990:	4629      	mov	r1, r5
 8001992:	104a      	asrs	r2, r1, #1
 8001994:	4629      	mov	r1, r5
 8001996:	17cb      	asrs	r3, r1, #31
 8001998:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (val1 == 0) {
 800199c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80019a0:	4313      	orrs	r3, r2
 80019a2:	d107      	bne.n	80019b4 <BMP280_ReadPressure+0x2e4>
		return 0; // avoid exception caused by division by zero
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	e163      	b.n	8001c72 <BMP280_ReadPressure+0x5a2>
 80019aa:	bf00      	nop
 80019ac:	20000174 	.word	0x20000174
 80019b0:	2000015c 	.word	0x2000015c
	}
	p = 1048576 - press_raw;
 80019b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80019b8:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80019bc:	2200      	movs	r2, #0
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
 80019c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019c2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80019c6:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p << 31) - val2) * 3125) / val1;
 80019ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019ce:	085b      	lsrs	r3, r3, #1
 80019d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80019d4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019d8:	07db      	lsls	r3, r3, #31
 80019da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80019de:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80019e2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80019e6:	4604      	mov	r4, r0
 80019e8:	1aa4      	subs	r4, r4, r2
 80019ea:	f8c7 4080 	str.w	r4, [r7, #128]	; 0x80
 80019ee:	eb61 0303 	sbc.w	r3, r1, r3
 80019f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80019f6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80019fa:	4622      	mov	r2, r4
 80019fc:	462b      	mov	r3, r5
 80019fe:	1891      	adds	r1, r2, r2
 8001a00:	6239      	str	r1, [r7, #32]
 8001a02:	415b      	adcs	r3, r3
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
 8001a06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a0a:	4621      	mov	r1, r4
 8001a0c:	1851      	adds	r1, r2, r1
 8001a0e:	61b9      	str	r1, [r7, #24]
 8001a10:	4629      	mov	r1, r5
 8001a12:	414b      	adcs	r3, r1
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001a22:	4649      	mov	r1, r9
 8001a24:	018b      	lsls	r3, r1, #6
 8001a26:	4641      	mov	r1, r8
 8001a28:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a2c:	4641      	mov	r1, r8
 8001a2e:	018a      	lsls	r2, r1, #6
 8001a30:	4641      	mov	r1, r8
 8001a32:	1889      	adds	r1, r1, r2
 8001a34:	6139      	str	r1, [r7, #16]
 8001a36:	4649      	mov	r1, r9
 8001a38:	eb43 0101 	adc.w	r1, r3, r1
 8001a3c:	6179      	str	r1, [r7, #20]
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001a4a:	4649      	mov	r1, r9
 8001a4c:	008b      	lsls	r3, r1, #2
 8001a4e:	46c4      	mov	ip, r8
 8001a50:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001a54:	4641      	mov	r1, r8
 8001a56:	008a      	lsls	r2, r1, #2
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4622      	mov	r2, r4
 8001a60:	189b      	adds	r3, r3, r2
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	460b      	mov	r3, r1
 8001a66:	462a      	mov	r2, r5
 8001a68:	eb42 0303 	adc.w	r3, r2, r3
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001a7a:	4649      	mov	r1, r9
 8001a7c:	008b      	lsls	r3, r1, #2
 8001a7e:	46c4      	mov	ip, r8
 8001a80:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001a84:	4641      	mov	r1, r8
 8001a86:	008a      	lsls	r2, r1, #2
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	4622      	mov	r2, r4
 8001a90:	189b      	adds	r3, r3, r2
 8001a92:	67bb      	str	r3, [r7, #120]	; 0x78
 8001a94:	462b      	mov	r3, r5
 8001a96:	460a      	mov	r2, r1
 8001a98:	eb42 0303 	adc.w	r3, r2, r3
 8001a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001a9e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001aa2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001aa6:	f7ff fa0d 	bl	8000ec4 <__aeabi_ldivmod>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001ab2:	4b73      	ldr	r3, [pc, #460]	; (8001c80 <BMP280_ReadPressure+0x5b0>)
 8001ab4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	17da      	asrs	r2, r3, #31
 8001abc:	673b      	str	r3, [r7, #112]	; 0x70
 8001abe:	677a      	str	r2, [r7, #116]	; 0x74
 8001ac0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001ac4:	f04f 0000 	mov.w	r0, #0
 8001ac8:	f04f 0100 	mov.w	r1, #0
 8001acc:	0b50      	lsrs	r0, r2, #13
 8001ace:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001ad2:	1359      	asrs	r1, r3, #13
 8001ad4:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8001ad8:	462b      	mov	r3, r5
 8001ada:	fb00 f203 	mul.w	r2, r0, r3
 8001ade:	4623      	mov	r3, r4
 8001ae0:	fb03 f301 	mul.w	r3, r3, r1
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	fba2 2100 	umull	r2, r1, r2, r0
 8001aec:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8001af0:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001af4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001af8:	4413      	add	r3, r2
 8001afa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001afe:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001b02:	f04f 0000 	mov.w	r0, #0
 8001b06:	f04f 0100 	mov.w	r1, #0
 8001b0a:	0b50      	lsrs	r0, r2, #13
 8001b0c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001b10:	1359      	asrs	r1, r3, #13
 8001b12:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001b16:	462b      	mov	r3, r5
 8001b18:	fb00 f203 	mul.w	r2, r0, r3
 8001b1c:	4623      	mov	r3, r4
 8001b1e:	fb03 f301 	mul.w	r3, r3, r1
 8001b22:	4413      	add	r3, r2
 8001b24:	4622      	mov	r2, r4
 8001b26:	fba2 2100 	umull	r2, r1, r2, r0
 8001b2a:	f8c7 10d4 	str.w	r1, [r7, #212]	; 0xd4
 8001b2e:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001b32:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001b36:	4413      	add	r3, r2
 8001b38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001b3c:	f04f 0200 	mov.w	r2, #0
 8001b40:	f04f 0300 	mov.w	r3, #0
 8001b44:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001b48:	4621      	mov	r1, r4
 8001b4a:	0e4a      	lsrs	r2, r1, #25
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	4629      	mov	r1, r5
 8001b50:	460c      	mov	r4, r1
 8001b52:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001b56:	164b      	asrs	r3, r1, #25
 8001b58:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001b5c:	4b48      	ldr	r3, [pc, #288]	; (8001c80 <BMP280_ReadPressure+0x5b0>)
 8001b5e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001b62:	b21b      	sxth	r3, r3
 8001b64:	17da      	asrs	r2, r3, #31
 8001b66:	66bb      	str	r3, [r7, #104]	; 0x68
 8001b68:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001b6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001b6e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001b72:	462a      	mov	r2, r5
 8001b74:	fb02 f203 	mul.w	r2, r2, r3
 8001b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b7c:	4621      	mov	r1, r4
 8001b7e:	fb01 f303 	mul.w	r3, r1, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001b88:	4621      	mov	r1, r4
 8001b8a:	fba2 2101 	umull	r2, r1, r2, r1
 8001b8e:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 8001b92:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001b96:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001b9a:	4413      	add	r3, r2
 8001b9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001bac:	4621      	mov	r1, r4
 8001bae:	0cca      	lsrs	r2, r1, #19
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	4629      	mov	r1, r5
 8001bb4:	460c      	mov	r4, r1
 8001bb6:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001bba:	14cb      	asrs	r3, r1, #19
 8001bbc:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001bc0:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001bc4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bc8:	1884      	adds	r4, r0, r2
 8001bca:	663c      	str	r4, [r7, #96]	; 0x60
 8001bcc:	eb41 0303 	adc.w	r3, r1, r3
 8001bd0:	667b      	str	r3, [r7, #100]	; 0x64
 8001bd2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001bd6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001bda:	4621      	mov	r1, r4
 8001bdc:	1889      	adds	r1, r1, r2
 8001bde:	65b9      	str	r1, [r7, #88]	; 0x58
 8001be0:	4629      	mov	r1, r5
 8001be2:	eb43 0101 	adc.w	r1, r3, r1
 8001be6:	65f9      	str	r1, [r7, #92]	; 0x5c
 8001be8:	f04f 0000 	mov.w	r0, #0
 8001bec:	f04f 0100 	mov.w	r1, #0
 8001bf0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001bf4:	4623      	mov	r3, r4
 8001bf6:	0a18      	lsrs	r0, r3, #8
 8001bf8:	462a      	mov	r2, r5
 8001bfa:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001bfe:	462b      	mov	r3, r5
 8001c00:	1219      	asrs	r1, r3, #8
 8001c02:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <BMP280_ReadPressure+0x5b0>)
 8001c04:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001c08:	b21b      	sxth	r3, r3
 8001c0a:	17da      	asrs	r2, r3, #31
 8001c0c:	653b      	str	r3, [r7, #80]	; 0x50
 8001c0e:	657a      	str	r2, [r7, #84]	; 0x54
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	f04f 0300 	mov.w	r3, #0
 8001c18:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001c1c:	464c      	mov	r4, r9
 8001c1e:	0123      	lsls	r3, r4, #4
 8001c20:	46c4      	mov	ip, r8
 8001c22:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001c26:	4644      	mov	r4, r8
 8001c28:	0122      	lsls	r2, r4, #4
 8001c2a:	1884      	adds	r4, r0, r2
 8001c2c:	603c      	str	r4, [r7, #0]
 8001c2e:	eb41 0303 	adc.w	r3, r1, r3
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001c38:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	pres_int = p >> 8;
 8001c3c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	f04f 0300 	mov.w	r3, #0
 8001c48:	0a02      	lsrs	r2, r0, #8
 8001c4a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001c4e:	120b      	asrs	r3, r1, #8
 8001c50:	4613      	mov	r3, r2
 8001c52:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	press_float = pres_int / 100.0f;
 8001c56:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001c5a:	f7fe ff45 	bl	8000ae8 <__aeabi_ui2f>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	4908      	ldr	r1, [pc, #32]	; (8001c84 <BMP280_ReadPressure+0x5b4>)
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f84c 	bl	8000d00 <__aeabi_fdiv>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return press_float;
 8001c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c7e:	bf00      	nop
 8001c80:	2000015c 	.word	0x2000015c
 8001c84:	42c80000 	.word	0x42c80000

08001c88 <BMP280_Init>:

//------------------------------------------------
void BMP280_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	71fb      	strb	r3, [r7, #7]
	uint16_t value32=0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	80bb      	strh	r3, [r7, #4]
  	value = BMP280_ReadReg(BMP280_REG_ID);
 8001c96:	20d0      	movs	r0, #208	; 0xd0
 8001c98:	f7ff fae2 	bl	8001260 <BMP280_ReadReg>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	71fb      	strb	r3, [r7, #7]
  	sprintf(str1, "\r\n\r\nID_BMP280: 0x%02X\r\n", value);
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4926      	ldr	r1, [pc, #152]	; (8001d40 <BMP280_Init+0xb8>)
 8001ca6:	4827      	ldr	r0, [pc, #156]	; (8001d44 <BMP280_Init+0xbc>)
 8001ca8:	f007 f804 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)str1);
 8001cac:	4825      	ldr	r0, [pc, #148]	; (8001d44 <BMP280_Init+0xbc>)
 8001cae:	f002 f94b 	bl	8003f48 <UART_TX_Str>
	BMP280_WriteReg(BMP280_REG_SOFTRESET,BMP280_SOFTRESET_VALUE);
 8001cb2:	21b6      	movs	r1, #182	; 0xb6
 8001cb4:	20e0      	movs	r0, #224	; 0xe0
 8001cb6:	f7ff fac1 	bl	800123c <BMP280_WriteReg>
	while (BMP280_ReadStatus() & BMP280_STATUS_IM_UPDATE) ;
 8001cba:	bf00      	nop
 8001cbc:	f7ff fb24 	bl	8001308 <BMP280_ReadStatus>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f8      	bne.n	8001cbc <BMP280_Init+0x34>
	BMP280_ReadCoefficients();
 8001cca:	f7ff fb2d 	bl	8001328 <BMP280_ReadCoefficients>
	BMP280_SetStandby(BMP280_STBY_1000);
 8001cce:	20a0      	movs	r0, #160	; 0xa0
 8001cd0:	f7ff fc12 	bl	80014f8 <BMP280_SetStandby>
	BMP280_SetFilter(BMP280_FILTER_4);
 8001cd4:	2008      	movs	r0, #8
 8001cd6:	f7ff fc2e 	bl	8001536 <BMP280_SetFilter>
	BMP280_SetOversamplingTemper(BMP280_OSRS_T_x4);
 8001cda:	2060      	movs	r0, #96	; 0x60
 8001cdc:	f7ff fc4a 	bl	8001574 <BMP280_SetOversamplingTemper>
	BMP280_SetOversamplingPressure(BMP280_OSRS_P_x2);
 8001ce0:	2008      	movs	r0, #8
 8001ce2:	f7ff fc66 	bl	80015b2 <BMP280_SetOversamplingPressure>
	value32 = BMP280_ReadReg(BMP280_REG_CTRL_MEAS);
 8001ce6:	20f4      	movs	r0, #244	; 0xf4
 8001ce8:	f7ff faba 	bl	8001260 <BMP280_ReadReg>
 8001cec:	4603      	mov	r3, r0
 8001cee:	80bb      	strh	r3, [r7, #4]
	sprintf(str1, "Measurements status: %04X\r\n", value32);
 8001cf0:	88bb      	ldrh	r3, [r7, #4]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4914      	ldr	r1, [pc, #80]	; (8001d48 <BMP280_Init+0xc0>)
 8001cf6:	4813      	ldr	r0, [pc, #76]	; (8001d44 <BMP280_Init+0xbc>)
 8001cf8:	f006 ffdc 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)str1);
 8001cfc:	4811      	ldr	r0, [pc, #68]	; (8001d44 <BMP280_Init+0xbc>)
 8001cfe:	f002 f923 	bl	8003f48 <UART_TX_Str>
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r",
	(value32 & BMP280_OSRS_T_MSK) ? "ON" : "OFF",
 8001d02:	88bb      	ldrh	r3, [r7, #4]
 8001d04:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r",
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <BMP280_Init+0x88>
 8001d0c:	4a0f      	ldr	r2, [pc, #60]	; (8001d4c <BMP280_Init+0xc4>)
 8001d0e:	e000      	b.n	8001d12 <BMP280_Init+0x8a>
 8001d10:	4a0f      	ldr	r2, [pc, #60]	; (8001d50 <BMP280_Init+0xc8>)
	(value32 & BMP280_OSRS_P_MSK) ? "ON" : "OFF");
 8001d12:	88bb      	ldrh	r3, [r7, #4]
 8001d14:	f003 031c 	and.w	r3, r3, #28
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r",
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <BMP280_Init+0x98>
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <BMP280_Init+0xc4>)
 8001d1e:	e000      	b.n	8001d22 <BMP280_Init+0x9a>
 8001d20:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <BMP280_Init+0xc8>)
 8001d22:	490c      	ldr	r1, [pc, #48]	; (8001d54 <BMP280_Init+0xcc>)
 8001d24:	4807      	ldr	r0, [pc, #28]	; (8001d44 <BMP280_Init+0xbc>)
 8001d26:	f006 ffc5 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)str1);
 8001d2a:	4806      	ldr	r0, [pc, #24]	; (8001d44 <BMP280_Init+0xbc>)
 8001d2c:	f002 f90c 	bl	8003f48 <UART_TX_Str>
	BMP280_SetMode(BMP280_MODE_NORMAL);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f7ff fc5d 	bl	80015f0 <BMP280_SetMode>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	08009ad8 	.word	0x08009ad8
 8001d44:	200002d0 	.word	0x200002d0
 8001d48:	08009af0 	.word	0x08009af0
 8001d4c:	08009b0c 	.word	0x08009b0c
 8001d50:	08009b10 	.word	0x08009b10
 8001d54:	08009b14 	.word	0x08009b14

08001d58 <ccs811_init>:
uint16_t GetBaseline(void);
void SetBaseline(uint16_t baseline);

// **************************************************
void ccs811_init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
	uint8_t ccs811_Data = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	73fb      	strb	r3, [r7, #15]

//   
	uint8_t seq[] = {0x11, 0xE5, 0x72, 0x8A};
 8001d62:	4b28      	ldr	r3, [pc, #160]	; (8001e04 <ccs811_init+0xac>)
 8001d64:	607b      	str	r3, [r7, #4]
	size_t number_seq = sizeof(seq) / sizeof(seq[0]);
 8001d66:	2304      	movs	r3, #4
 8001d68:	60bb      	str	r3, [r7, #8]
	I2Cx_WriteDataX(CCS811_ADDR, CCS811_SW_RESET, seq, number_seq);
 8001d6a:	23b4      	movs	r3, #180	; 0xb4
 8001d6c:	b298      	uxth	r0, r3
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	1d3a      	adds	r2, r7, #4
 8001d74:	21ff      	movs	r1, #255	; 0xff
 8001d76:	f000 fd6b 	bl	8002850 <I2Cx_WriteDataX>
	LL_mDelay(500);
 8001d7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d7e:	f005 fac7 	bl	8007310 <LL_mDelay>

//  ID 
	ccs811_Data = I2Cx_ReadData(CCS811_ADDR, CCS811_HW_ID);
 8001d82:	23b4      	movs	r3, #180	; 0xb4
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	2120      	movs	r1, #32
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 fdc3 	bl	8002914 <I2Cx_ReadData>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	73fb      	strb	r3, [r7, #15]
	sprintf(msg_ccs811, "\r\nCCS811 init OK\r\nCCS811 ID 0x%x\r\n\r\n", ccs811_Data);
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	461a      	mov	r2, r3
 8001d96:	491c      	ldr	r1, [pc, #112]	; (8001e08 <ccs811_init+0xb0>)
 8001d98:	481c      	ldr	r0, [pc, #112]	; (8001e0c <ccs811_init+0xb4>)
 8001d9a:	f006 ff8b 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg_ccs811);
 8001d9e:	481b      	ldr	r0, [pc, #108]	; (8001e0c <ccs811_init+0xb4>)
 8001da0:	f002 f8d2 	bl	8003f48 <UART_TX_Str>

//  
	I2Cx_WriteReg(CCS811_ADDR, CCS811_BOOTLOADER_APP_START);
 8001da4:	23b4      	movs	r3, #180	; 0xb4
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	21f4      	movs	r1, #244	; 0xf4
 8001daa:	4618      	mov	r0, r3
 8001dac:	f000 fd76 	bl	800289c <I2Cx_WriteReg>
	LL_mDelay(300);
 8001db0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001db4:	f005 faac 	bl	8007310 <LL_mDelay>

//  Meas Mode,     10 
	I2Cx_WriteData(CCS811_ADDR, CCS811_MEAS_MODE, CCS811_DRIVE_MODE_10SEC);
 8001db8:	23b4      	movs	r3, #180	; 0xb4
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 fcfd 	bl	80027c0 <I2Cx_WriteData>
	LL_mDelay(100);
 8001dc6:	2064      	movs	r0, #100	; 0x64
 8001dc8:	f005 faa2 	bl	8007310 <LL_mDelay>

//  ID 
	ccs811_Data = I2Cx_ReadData(CCS811_ADDR, CCS811_MEAS_MODE);
 8001dcc:	23b4      	movs	r3, #180	; 0xb4
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 fd9e 	bl	8002914 <I2Cx_ReadData>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	73fb      	strb	r3, [r7, #15]
	sprintf(msg_ccs811, "\r\nCCS811 Meas_Mode: 0x%x\r\n\r\n", ccs811_Data);
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	461a      	mov	r2, r3
 8001de0:	490b      	ldr	r1, [pc, #44]	; (8001e10 <ccs811_init+0xb8>)
 8001de2:	480a      	ldr	r0, [pc, #40]	; (8001e0c <ccs811_init+0xb4>)
 8001de4:	f006 ff66 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg_ccs811);
 8001de8:	4808      	ldr	r0, [pc, #32]	; (8001e0c <ccs811_init+0xb4>)
 8001dea:	f002 f8ad 	bl	8003f48 <UART_TX_Str>

//  Baseline   (    
	baseline = GetBaseline();
 8001dee:	f000 f86d 	bl	8001ecc <GetBaseline>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <ccs811_init+0xbc>)
 8001df8:	801a      	strh	r2, [r3, #0]
}
 8001dfa:	bf00      	nop
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	8a72e511 	.word	0x8a72e511
 8001e08:	08009b34 	.word	0x08009b34
 8001e0c:	20000178 	.word	0x20000178
 8001e10:	08009b5c 	.word	0x08009b5c
 8001e14:	200001aa 	.word	0x200001aa

08001e18 <ccs811_start_measurement>:

void ccs811_start_measurement(uint16_t* co2, uint16_t* voc, int8_t t_in, uint16_t h_in)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	; 0x28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	4611      	mov	r1, r2
 8001e24:	461a      	mov	r2, r3
 8001e26:	460b      	mov	r3, r1
 8001e28:	71fb      	strb	r3, [r7, #7]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	80bb      	strh	r3, [r7, #4]
//   
	SetBaseline(baseline);
 8001e2e:	4b26      	ldr	r3, [pc, #152]	; (8001ec8 <ccs811_start_measurement+0xb0>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f863 	bl	8001efe <SetBaseline>

//     
	uint16_t hum_conv = h_in * 512;
 8001e38:	88bb      	ldrh	r3, [r7, #4]
 8001e3a:	025b      	lsls	r3, r3, #9
 8001e3c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t temp_conv = (t_in + 25) * 512;
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	3319      	adds	r3, #25
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	025b      	lsls	r3, r3, #9
 8001e48:	84bb      	strh	r3, [r7, #36]	; 0x24

	uint8_t t_h[] = {
			(uint8_t)((hum_conv >> 8) & 0xFF), (uint8_t)(hum_conv & 0xFF),
 8001e4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	b2db      	uxtb	r3, r3
	uint8_t t_h[] = {
 8001e52:	763b      	strb	r3, [r7, #24]
			(uint8_t)((hum_conv >> 8) & 0xFF), (uint8_t)(hum_conv & 0xFF),
 8001e54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e56:	b2db      	uxtb	r3, r3
	uint8_t t_h[] = {
 8001e58:	767b      	strb	r3, [r7, #25]
		    (uint8_t)((temp_conv >> 8) & 0xFF), (uint8_t)(temp_conv & 0xFF)};
 8001e5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e5c:	0a1b      	lsrs	r3, r3, #8
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
	uint8_t t_h[] = {
 8001e62:	76bb      	strb	r3, [r7, #26]
		    (uint8_t)((temp_conv >> 8) & 0xFF), (uint8_t)(temp_conv & 0xFF)};
 8001e64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e66:	b2db      	uxtb	r3, r3
	uint8_t t_h[] = {
 8001e68:	76fb      	strb	r3, [r7, #27]
	size_t number_t_h = sizeof(t_h) / sizeof(t_h[0]);
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	623b      	str	r3, [r7, #32]

	I2Cx_WriteDataX(CCS811_ADDR, CCS811_SW_RESET, t_h, number_t_h);
 8001e6e:	23b4      	movs	r3, #180	; 0xb4
 8001e70:	b298      	uxth	r0, r3
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	f107 0218 	add.w	r2, r7, #24
 8001e7a:	21ff      	movs	r1, #255	; 0xff
 8001e7c:	f000 fce8 	bl	8002850 <I2Cx_WriteDataX>

//     
	uint8_t receive_data[8];	//     
	size_t number = sizeof(receive_data) / sizeof(receive_data[0]);
 8001e80:	2308      	movs	r3, #8
 8001e82:	61fb      	str	r3, [r7, #28]

	I2Cx_ReadDataX(CCS811_ADDR, CCS811_ALG_RESULT_DATA, receive_data, number);
 8001e84:	23b4      	movs	r3, #180	; 0xb4
 8001e86:	b298      	uxth	r0, r3
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	f107 0210 	add.w	r2, r7, #16
 8001e90:	2102      	movs	r1, #2
 8001e92:	f000 fddf 	bl	8002a54 <I2Cx_ReadDataX>

	*co2= ((uint16_t)receive_data[0] << 8) | ((uint16_t)receive_data[1]);
 8001e96:	7c3b      	ldrb	r3, [r7, #16]
 8001e98:	021b      	lsls	r3, r3, #8
 8001e9a:	b21a      	sxth	r2, r3
 8001e9c:	7c7b      	ldrb	r3, [r7, #17]
 8001e9e:	b21b      	sxth	r3, r3
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	801a      	strh	r2, [r3, #0]
	*voc= ((uint16_t)receive_data[2] << 8) | ((uint16_t)receive_data[3]);
 8001eaa:	7cbb      	ldrb	r3, [r7, #18]
 8001eac:	021b      	lsls	r3, r3, #8
 8001eae:	b21a      	sxth	r2, r3
 8001eb0:	7cfb      	ldrb	r3, [r7, #19]
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	801a      	strh	r2, [r3, #0]
}
 8001ebe:	bf00      	nop
 8001ec0:	3728      	adds	r7, #40	; 0x28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200001aa 	.word	0x200001aa

08001ecc <GetBaseline>:

//   baseline
uint16_t GetBaseline(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
	uint8_t buf[2];
	size_t number = sizeof(buf) / sizeof(buf[0]);
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	607b      	str	r3, [r7, #4]

	I2Cx_ReadDataX(CCS811_ADDR, CCS811_BASELINE, buf, number);
 8001ed6:	23b4      	movs	r3, #180	; 0xb4
 8001ed8:	b298      	uxth	r0, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	463a      	mov	r2, r7
 8001ee0:	2111      	movs	r1, #17
 8001ee2:	f000 fdb7 	bl	8002a54 <I2Cx_ReadDataX>
	return ((uint16_t)buf[0] << 8) | ((uint16_t)buf[1]);
 8001ee6:	783b      	ldrb	r3, [r7, #0]
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	b21a      	sxth	r2, r3
 8001eec:	787b      	ldrb	r3, [r7, #1]
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	b29b      	uxth	r3, r3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <SetBaseline>:

//   baseline     
void SetBaseline(uint16_t baseline)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b084      	sub	sp, #16
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	4603      	mov	r3, r0
 8001f06:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[] = {(uint8_t)((baseline >> 8) & 0xFF),
 8001f08:	88fb      	ldrh	r3, [r7, #6]
 8001f0a:	0a1b      	lsrs	r3, r3, #8
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	723b      	strb	r3, [r7, #8]
	                   (uint8_t)(baseline & 0xFF)};
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	b2db      	uxtb	r3, r3
	uint8_t buf[] = {(uint8_t)((baseline >> 8) & 0xFF),
 8001f16:	727b      	strb	r3, [r7, #9]
	size_t number = sizeof(buf) / sizeof(buf[0]);
 8001f18:	2302      	movs	r3, #2
 8001f1a:	60fb      	str	r3, [r7, #12]
	I2Cx_WriteDataX(CCS811_ADDR, CCS811_SW_RESET, buf, number);
 8001f1c:	23b4      	movs	r3, #180	; 0xb4
 8001f1e:	b298      	uxth	r0, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	f107 0208 	add.w	r2, r7, #8
 8001f28:	21ff      	movs	r1, #255	; 0xff
 8001f2a:	f000 fc91 	bl	8002850 <I2Cx_WriteDataX>
}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <findMedianN>:
#include "main.h"


//   3      
uint16_t findMedianN(uint16_t newVal, uint16_t* buffer)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b087      	sub	sp, #28
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	6039      	str	r1, [r7, #0]
 8001f40:	80fb      	strh	r3, [r7, #6]

	for (uint8_t i = NUM_READ_MEDIAN; i >= 1; i--)
 8001f42:	2305      	movs	r3, #5
 8001f44:	75fb      	strb	r3, [r7, #23]
 8001f46:	e00f      	b.n	8001f68 <findMedianN+0x32>
	{
		buffer[i] = buffer[i-1];      //    
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	441a      	add	r2, r3
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	6839      	ldr	r1, [r7, #0]
 8001f5c:	440b      	add	r3, r1
 8001f5e:	8812      	ldrh	r2, [r2, #0]
 8001f60:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = NUM_READ_MEDIAN; i >= 1; i--)
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	75fb      	strb	r3, [r7, #23]
 8001f68:	7dfb      	ldrb	r3, [r7, #23]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1ec      	bne.n	8001f48 <findMedianN+0x12>
	}
	buffer[0] = newVal;          	  //     
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	88fa      	ldrh	r2, [r7, #6]
 8001f72:	801a      	strh	r2, [r3, #0]

	uint16_t median_arr[NUM_READ_MEDIAN]; //    

	//      
	for (uint8_t cnt_arr = 0; cnt_arr <= NUM_READ_MEDIAN; cnt_arr++)
 8001f74:	2300      	movs	r3, #0
 8001f76:	75bb      	strb	r3, [r7, #22]
 8001f78:	e00d      	b.n	8001f96 <findMedianN+0x60>
	{
		median_arr[cnt_arr] = buffer[cnt_arr];
 8001f7a:	7dbb      	ldrb	r3, [r7, #22]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	441a      	add	r2, r3
 8001f82:	7dbb      	ldrb	r3, [r7, #22]
 8001f84:	8812      	ldrh	r2, [r2, #0]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	3318      	adds	r3, #24
 8001f8a:	443b      	add	r3, r7
 8001f8c:	f823 2c10 	strh.w	r2, [r3, #-16]
	for (uint8_t cnt_arr = 0; cnt_arr <= NUM_READ_MEDIAN; cnt_arr++)
 8001f90:	7dbb      	ldrb	r3, [r7, #22]
 8001f92:	3301      	adds	r3, #1
 8001f94:	75bb      	strb	r3, [r7, #22]
 8001f96:	7dbb      	ldrb	r3, [r7, #22]
 8001f98:	2b05      	cmp	r3, #5
 8001f9a:	d9ee      	bls.n	8001f7a <findMedianN+0x44>
	}

	uint8_t i_med, j_med;			  //   
	uint16_t z_med;					  //     
	for (i_med = 0; i_med < NUM_READ_MEDIAN-1; i_med++)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	757b      	strb	r3, [r7, #21]
 8001fa0:	e035      	b.n	800200e <findMedianN+0xd8>
	{
		for (j_med = i_med+1; j_med < NUM_READ_MEDIAN; j_med++)
 8001fa2:	7d7b      	ldrb	r3, [r7, #21]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	753b      	strb	r3, [r7, #20]
 8001fa8:	e02b      	b.n	8002002 <findMedianN+0xcc>
		{
			if (median_arr[i_med] > median_arr[j_med])
 8001faa:	7d7b      	ldrb	r3, [r7, #21]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	3318      	adds	r3, #24
 8001fb0:	443b      	add	r3, r7
 8001fb2:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8001fb6:	7d3b      	ldrb	r3, [r7, #20]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	3318      	adds	r3, #24
 8001fbc:	443b      	add	r3, r7
 8001fbe:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d91a      	bls.n	8001ffc <findMedianN+0xc6>
	        {
				z_med=median_arr[i_med];
 8001fc6:	7d7b      	ldrb	r3, [r7, #21]
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	3318      	adds	r3, #24
 8001fcc:	443b      	add	r3, r7
 8001fce:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001fd2:	827b      	strh	r3, [r7, #18]
				median_arr[i_med]=median_arr[j_med];
 8001fd4:	7d3b      	ldrb	r3, [r7, #20]
 8001fd6:	7d7a      	ldrb	r2, [r7, #21]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	3318      	adds	r3, #24
 8001fdc:	443b      	add	r3, r7
 8001fde:	f833 1c10 	ldrh.w	r1, [r3, #-16]
 8001fe2:	0053      	lsls	r3, r2, #1
 8001fe4:	3318      	adds	r3, #24
 8001fe6:	443b      	add	r3, r7
 8001fe8:	460a      	mov	r2, r1
 8001fea:	f823 2c10 	strh.w	r2, [r3, #-16]
				median_arr[j_med]=z_med;
 8001fee:	7d3b      	ldrb	r3, [r7, #20]
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	3318      	adds	r3, #24
 8001ff4:	443b      	add	r3, r7
 8001ff6:	8a7a      	ldrh	r2, [r7, #18]
 8001ff8:	f823 2c10 	strh.w	r2, [r3, #-16]
		for (j_med = i_med+1; j_med < NUM_READ_MEDIAN; j_med++)
 8001ffc:	7d3b      	ldrb	r3, [r7, #20]
 8001ffe:	3301      	adds	r3, #1
 8002000:	753b      	strb	r3, [r7, #20]
 8002002:	7d3b      	ldrb	r3, [r7, #20]
 8002004:	2b04      	cmp	r3, #4
 8002006:	d9d0      	bls.n	8001faa <findMedianN+0x74>
	for (i_med = 0; i_med < NUM_READ_MEDIAN-1; i_med++)
 8002008:	7d7b      	ldrb	r3, [r7, #21]
 800200a:	3301      	adds	r3, #1
 800200c:	757b      	strb	r3, [r7, #21]
 800200e:	7d7b      	ldrb	r3, [r7, #21]
 8002010:	2b03      	cmp	r3, #3
 8002012:	d9c6      	bls.n	8001fa2 <findMedianN+0x6c>
		}
	}
	if ((NUM_READ_MEDIAN % 2) == 0)
		return (median_arr[NUM_READ_MEDIAN/2]+median_arr[NUM_READ_MEDIAN/2-1])/2;
	 else
		 return median_arr[NUM_READ_MEDIAN/2];
 8002014:	89bb      	ldrh	r3, [r7, #12]
}
 8002016:	4618      	mov	r0, r3
 8002018:	371c      	adds	r7, #28
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <runMiddleArifm>:

//   
uint16_t runMiddleArifm(uint16_t newVal, uint16_t* vals)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	6039      	str	r1, [r7, #0]
 800202a:	80fb      	strh	r3, [r7, #6]
	uint16_t average = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i_av = NUM_READ_AVERAGE; i_av >= 1; i_av--)
 8002030:	2307      	movs	r3, #7
 8002032:	737b      	strb	r3, [r7, #13]
 8002034:	e00f      	b.n	8002056 <runMiddleArifm+0x36>
	{
	    vals[i_av] = vals[i_av-1];      //    
 8002036:	7b7b      	ldrb	r3, [r7, #13]
 8002038:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800203c:	3b01      	subs	r3, #1
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	441a      	add	r2, r3
 8002044:	7b7b      	ldrb	r3, [r7, #13]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	6839      	ldr	r1, [r7, #0]
 800204a:	440b      	add	r3, r1
 800204c:	8812      	ldrh	r2, [r2, #0]
 800204e:	801a      	strh	r2, [r3, #0]
	for (uint8_t i_av = NUM_READ_AVERAGE; i_av >= 1; i_av--)
 8002050:	7b7b      	ldrb	r3, [r7, #13]
 8002052:	3b01      	subs	r3, #1
 8002054:	737b      	strb	r3, [r7, #13]
 8002056:	7b7b      	ldrb	r3, [r7, #13]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1ec      	bne.n	8002036 <runMiddleArifm+0x16>
	}

	vals[0] = newVal;          	  //     
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	88fa      	ldrh	r2, [r7, #6]
 8002060:	801a      	strh	r2, [r3, #0]

	for (uint8_t j_av = 0; j_av < NUM_READ_AVERAGE; j_av++)
 8002062:	2300      	movs	r3, #0
 8002064:	733b      	strb	r3, [r7, #12]
 8002066:	e00a      	b.n	800207e <runMiddleArifm+0x5e>
	{
	    average += vals[j_av];        // 
 8002068:	7b3b      	ldrb	r3, [r7, #12]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	4413      	add	r3, r2
 8002070:	881a      	ldrh	r2, [r3, #0]
 8002072:	89fb      	ldrh	r3, [r7, #14]
 8002074:	4413      	add	r3, r2
 8002076:	81fb      	strh	r3, [r7, #14]
	for (uint8_t j_av = 0; j_av < NUM_READ_AVERAGE; j_av++)
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	3301      	adds	r3, #1
 800207c:	733b      	strb	r3, [r7, #12]
 800207e:	7b3b      	ldrb	r3, [r7, #12]
 8002080:	2b06      	cmp	r3, #6
 8002082:	d9f1      	bls.n	8002068 <runMiddleArifm+0x48>
	}
	return ((uint16_t)average / NUM_READ_AVERAGE);
 8002084:	89fa      	ldrh	r2, [r7, #14]
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <runMiddleArifm+0x80>)
 8002088:	fba3 1302 	umull	r1, r3, r3, r2
 800208c:	1ad2      	subs	r2, r2, r3
 800208e:	0852      	lsrs	r2, r2, #1
 8002090:	4413      	add	r3, r2
 8002092:	089b      	lsrs	r3, r3, #2
 8002094:	b29b      	uxth	r3, r3
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	24924925 	.word	0x24924925

080020a4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020ae:	699a      	ldr	r2, [r3, #24]
 80020b0:	4907      	ldr	r1, [pc, #28]	; (80020d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80020ba:	699a      	ldr	r2, [r3, #24]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4013      	ands	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	bf00      	nop
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40021000 	.word	0x40021000

080020d4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	0a1b      	lsrs	r3, r3, #8
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	615a      	str	r2, [r3, #20]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr
	...

080020f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8002108:	2010      	movs	r0, #16
 800210a:	f7ff ffcb 	bl	80020a4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 800210e:	2020      	movs	r0, #32
 8002110:	f7ff ffc8 	bl	80020a4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002114:	2004      	movs	r0, #4
 8002116:	f7ff ffc5 	bl	80020a4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800211a:	2008      	movs	r0, #8
 800211c:	f7ff ffc2 	bl	80020a4 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
 8002120:	4913      	ldr	r1, [pc, #76]	; (8002170 <MX_GPIO_Init+0x7c>)
 8002122:	4814      	ldr	r0, [pc, #80]	; (8002174 <MX_GPIO_Init+0x80>)
 8002124:	f7ff ffd6 	bl	80020d4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TxRxRs485_GPIO_Port, TxRxRs485_Pin);
 8002128:	f241 0110 	movw	r1, #4112	; 0x1010
 800212c:	4812      	ldr	r0, [pc, #72]	; (8002178 <MX_GPIO_Init+0x84>)
 800212e:	f7ff ffd1 	bl	80020d4 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Led_Pin;
 8002132:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <MX_GPIO_Init+0x7c>)
 8002134:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002136:	2301      	movs	r3, #1
 8002138:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800213a:	2302      	movs	r3, #2
 800213c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	4619      	mov	r1, r3
 8002146:	480b      	ldr	r0, [pc, #44]	; (8002174 <MX_GPIO_Init+0x80>)
 8002148:	f004 fabc 	bl	80066c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TxRxRs485_Pin;
 800214c:	f241 0310 	movw	r3, #4112	; 0x1010
 8002150:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002152:	2301      	movs	r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002156:	2302      	movs	r3, #2
 8002158:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TxRxRs485_GPIO_Port, &GPIO_InitStruct);
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	4619      	mov	r1, r3
 8002162:	4805      	ldr	r0, [pc, #20]	; (8002178 <MX_GPIO_Init+0x84>)
 8002164:	f004 faae 	bl	80066c4 <LL_GPIO_Init>

}
 8002168:	bf00      	nop
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	04200020 	.word	0x04200020
 8002174:	40011000 	.word	0x40011000
 8002178:	40010800 	.word	0x40010800

0800217c <hdc1080_Setup>:



// ***************************************************************************************************
void hdc1080_Setup(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
	hdc1080_init(HDC1080_ADDR, Temperature_Resolution_11_bit, Humidity_Resolution_8_bit);
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	2202      	movs	r2, #2
 8002184:	2101      	movs	r1, #1
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f802 	bl	8002190 <hdc1080_init>
}
 800218c:	bf00      	nop
 800218e:	bd80      	pop	{r7, pc}

08002190 <hdc1080_init>:

void hdc1080_init(uint8_t addr,Temp_Reso Temperature_Resolution_x_bit,Humi_Reso Humidity_Resolution_x_bit)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
 800219a:	460b      	mov	r3, r1
 800219c:	71bb      	strb	r3, [r7, #6]
 800219e:	4613      	mov	r3, r2
 80021a0:	717b      	strb	r3, [r7, #5]
	 * Default:   Temperature resolution = 14 bit,
	 *            Humidity resolution = 14 bit
	 */

	/* Set the acquisition mode to measure both temperature and humidity by setting Bit[12] to 1 */
	uint16_t config_reg_value=0x1000;
 80021a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a6:	81fb      	strh	r3, [r7, #14]
	uint8_t data_send[2];

	if(Temperature_Resolution_x_bit == Temperature_Resolution_11_bit)
 80021a8:	79bb      	ldrb	r3, [r7, #6]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d103      	bne.n	80021b6 <hdc1080_init+0x26>
	{
		config_reg_value |= (1<<10); //11 bit
 80021ae:	89fb      	ldrh	r3, [r7, #14]
 80021b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b4:	81fb      	strh	r3, [r7, #14]
	}

	switch(Humidity_Resolution_x_bit)
 80021b6:	797b      	ldrb	r3, [r7, #5]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d002      	beq.n	80021c2 <hdc1080_init+0x32>
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d005      	beq.n	80021cc <hdc1080_init+0x3c>
 80021c0:	e009      	b.n	80021d6 <hdc1080_init+0x46>
	{
	case Humidity_Resolution_11_bit:
		config_reg_value|= (1<<8);
 80021c2:	89fb      	ldrh	r3, [r7, #14]
 80021c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c8:	81fb      	strh	r3, [r7, #14]
		break;
 80021ca:	e004      	b.n	80021d6 <hdc1080_init+0x46>
	case Humidity_Resolution_8_bit:
		config_reg_value|= (1<<9);
 80021cc:	89fb      	ldrh	r3, [r7, #14]
 80021ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d2:	81fb      	strh	r3, [r7, #14]
		break;
 80021d4:	bf00      	nop
	}

	data_send[0]= (config_reg_value>>8);
 80021d6:	89fb      	ldrh	r3, [r7, #14]
 80021d8:	0a1b      	lsrs	r3, r3, #8
 80021da:	b29b      	uxth	r3, r3
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	733b      	strb	r3, [r7, #12]
	data_send[1]= (config_reg_value&0x00ff);
 80021e0:	89fb      	ldrh	r3, [r7, #14]
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	737b      	strb	r3, [r7, #13]

	I2Cx_WriteData16(HDC1080_ADDR, config_reg_value, data_send);
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	89fa      	ldrh	r2, [r7, #14]
 80021ec:	b2d1      	uxtb	r1, r2
 80021ee:	f107 020c 	add.w	r2, r7, #12
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 fb0a 	bl	800280c <I2Cx_WriteData16>
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <hdc1080_start_measurement>:


void hdc1080_start_measurement(int8_t* temperature, uint8_t* humidity)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
	uint8_t receive_data[4];
	uint16_t temp_x,humi_x;
	uint8_t send_data = Temperature_register_add;
 800220a:	2300      	movs	r3, #0
 800220c:	75fb      	strb	r3, [r7, #23]

	I2Cx_WriteRegHdc(HDC1080_ADDR, send_data);
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	b29b      	uxth	r3, r3
 8002212:	7dfa      	ldrb	r2, [r7, #23]
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f000 fb60 	bl	80028dc <I2Cx_WriteRegHdc>

	/* Delay here 15ms for conversion compelete.
	 * Note: datasheet say maximum is 7ms, but when delay=7ms, the read value is not correct
	 */
	LL_mDelay(15);
 800221c:	200f      	movs	r0, #15
 800221e:	f005 f877 	bl	8007310 <LL_mDelay>

	/* Read temperature and humidity */
	I2Cx_ReadData32Hdc(HDC1080_ADDR, send_data, receive_data);
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	b29b      	uxth	r3, r3
 8002226:	f107 020c 	add.w	r2, r7, #12
 800222a:	7df9      	ldrb	r1, [r7, #23]
 800222c:	4618      	mov	r0, r3
 800222e:	f000 fbf5 	bl	8002a1c <I2Cx_ReadData32Hdc>

	temp_x =((receive_data[0]<<8)|receive_data[1]);
 8002232:	7b3b      	ldrb	r3, [r7, #12]
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	b21a      	sxth	r2, r3
 8002238:	7b7b      	ldrb	r3, [r7, #13]
 800223a:	b21b      	sxth	r3, r3
 800223c:	4313      	orrs	r3, r2
 800223e:	b21b      	sxth	r3, r3
 8002240:	82bb      	strh	r3, [r7, #20]
	humi_x =((receive_data[2]<<8)|receive_data[3]);
 8002242:	7bbb      	ldrb	r3, [r7, #14]
 8002244:	021b      	lsls	r3, r3, #8
 8002246:	b21a      	sxth	r2, r3
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	b21b      	sxth	r3, r3
 800224c:	4313      	orrs	r3, r2
 800224e:	b21b      	sxth	r3, r3
 8002250:	827b      	strh	r3, [r7, #18]

	*temperature=((temp_x/65536.0)*165.0)-40.0;
 8002252:	8abb      	ldrh	r3, [r7, #20]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f8cd 	bl	80003f4 <__aeabi_i2d>
 800225a:	f04f 0200 	mov.w	r2, #0
 800225e:	4b22      	ldr	r3, [pc, #136]	; (80022e8 <hdc1080_start_measurement+0xe8>)
 8002260:	f7fe fa5c 	bl	800071c <__aeabi_ddiv>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	a31c      	add	r3, pc, #112	; (adr r3, 80022e0 <hdc1080_start_measurement+0xe0>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	f7fe f929 	bl	80004c8 <__aeabi_dmul>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	4b1a      	ldr	r3, [pc, #104]	; (80022ec <hdc1080_start_measurement+0xec>)
 8002284:	f7fd ff68 	bl	8000158 <__aeabi_dsub>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4619      	mov	r1, r3
 8002290:	f7fe fb2c 	bl	80008ec <__aeabi_d2iz>
 8002294:	4603      	mov	r3, r0
 8002296:	b25a      	sxtb	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	701a      	strb	r2, [r3, #0]
	*humidity=(uint8_t)((humi_x/65536.0)*100.0);
 800229c:	8a7b      	ldrh	r3, [r7, #18]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f8a8 	bl	80003f4 <__aeabi_i2d>
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <hdc1080_start_measurement+0xe8>)
 80022aa:	f7fe fa37 	bl	800071c <__aeabi_ddiv>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <hdc1080_start_measurement+0xf0>)
 80022bc:	f7fe f904 	bl	80004c8 <__aeabi_dmul>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4610      	mov	r0, r2
 80022c6:	4619      	mov	r1, r3
 80022c8:	f7fe fb38 	bl	800093c <__aeabi_d2uiz>
 80022cc:	4603      	mov	r3, r0
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	701a      	strb	r2, [r3, #0]

//	return 0;

}
 80022d4:	bf00      	nop
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	f3af 8000 	nop.w
 80022e0:	00000000 	.word	0x00000000
 80022e4:	4064a000 	.word	0x4064a000
 80022e8:	40f00000 	.word	0x40f00000
 80022ec:	40440000 	.word	0x40440000
 80022f0:	40590000 	.word	0x40590000

080022f4 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	601a      	str	r2, [r3, #0]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr

08002312 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	601a      	str	r2, [r3, #0]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	431a      	orrs	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	60da      	str	r2, [r3, #12]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	f023 0201 	bic.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	60da      	str	r2, [r3, #12]
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr
	...

08002374 <LL_APB1_GRP1_EnableClock>:
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800237c:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800237e:	69da      	ldr	r2, [r3, #28]
 8002380:	4907      	ldr	r1, [pc, #28]	; (80023a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4313      	orrs	r3, r2
 8002386:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002388:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800238a:	69da      	ldr	r2, [r3, #28]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4013      	ands	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002392:	68fb      	ldr	r3, [r7, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000

080023a4 <LL_APB2_GRP1_EnableClock>:
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80023ac:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023ae:	699a      	ldr	r2, [r3, #24]
 80023b0:	4907      	ldr	r1, [pc, #28]	; (80023d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023ba:	699a      	ldr	r2, [r3, #24]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4013      	ands	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023c2:	68fb      	ldr	r3, [r7, #12]
}
 80023c4:	bf00      	nop
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40021000 	.word	0x40021000

080023d4 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08c      	sub	sp, #48	; 0x30
 80023d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80023da:	f107 0318 	add.w	r3, r7, #24
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]
 80023e4:	609a      	str	r2, [r3, #8]
 80023e6:	60da      	str	r2, [r3, #12]
 80023e8:	611a      	str	r2, [r3, #16]
 80023ea:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
 80023f8:	611a      	str	r2, [r3, #16]

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80023fa:	2008      	movs	r0, #8
 80023fc:	f7ff ffd2 	bl	80023a4 <LL_APB2_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002400:	f24c 03c0 	movw	r3, #49344	; 0xc0c0
 8002404:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002406:	2309      	movs	r3, #9
 8002408:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800240a:	2303      	movs	r3, #3
 800240c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800240e:	2304      	movs	r3, #4
 8002410:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	4619      	mov	r1, r3
 8002416:	4816      	ldr	r0, [pc, #88]	; (8002470 <MX_I2C1_Init+0x9c>)
 8002418:	f004 f954 	bl	80066c4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 800241c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002420:	f7ff ffa8 	bl	8002374 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8002424:	4813      	ldr	r0, [pc, #76]	; (8002474 <MX_I2C1_Init+0xa0>)
 8002426:	f7ff ff95 	bl	8002354 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 800242a:	4812      	ldr	r0, [pc, #72]	; (8002474 <MX_I2C1_Init+0xa0>)
 800242c:	f7ff ff71 	bl	8002312 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8002430:	4810      	ldr	r0, [pc, #64]	; (8002474 <MX_I2C1_Init+0xa0>)
 8002432:	f7ff ff5f 	bl	80022f4 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 800243a:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <MX_I2C1_Init+0xa4>)
 800243c:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 800243e:	2300      	movs	r3, #0
 8002440:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8002446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 800244c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002450:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8002452:	f107 0318 	add.w	r3, r7, #24
 8002456:	4619      	mov	r1, r3
 8002458:	4806      	ldr	r0, [pc, #24]	; (8002474 <MX_I2C1_Init+0xa0>)
 800245a:	f004 fa89 	bl	8006970 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 800245e:	2100      	movs	r1, #0
 8002460:	4804      	ldr	r0, [pc, #16]	; (8002474 <MX_I2C1_Init+0xa0>)
 8002462:	f7ff ff65 	bl	8002330 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002466:	bf00      	nop
 8002468:	3730      	adds	r7, #48	; 0x30
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40010c00 	.word	0x40010c00
 8002474:	40005400 	.word	0x40005400
 8002478:	000186a0 	.word	0x000186a0

0800247c <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248c:	2b80      	cmp	r3, #128	; 0x80
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024b0:	2b40      	cmp	r3, #64	; 0x40
 80024b2:	bf0c      	ite	eq
 80024b4:	2301      	moveq	r3, #1
 80024b6:	2300      	movne	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <LL_I2C_IsActiveFlag_SB>:
  * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <LL_I2C_IsActiveFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <LL_I2C_ClearFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	695b      	ldr	r3, [r3, #20]
 8002518:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800251a:	68fb      	ldr	r3, [r7, #12]
  tmpreg = I2Cx->SR2;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002522:	68fb      	ldr	r3, [r7, #12]
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr

0800252e <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
 8002536:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	601a      	str	r2, [r3, #0]
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr

08002552 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_START);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	601a      	str	r2, [r3, #0]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	601a      	str	r2, [r3, #0]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <LL_I2C_DisableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	601a      	str	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <LL_I2C_ReceiveData8>:
  * @rmtoll DR           DR            LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	b2db      	uxtb	r3, r3
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
  MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	611a      	str	r2, [r3, #16]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
	...

080025ec <I2C_SendStart>:
#define I2C_REQUEST_WRITE                       0x00
#define I2C_REQUEST_READ                        0x01

//------------------------------------------------
void I2C_SendStart(I2C_TypeDef * i2c)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  //Disable Pos
  LL_I2C_DisableBitPOS(I2C1);							//  ACK  ACK (NACK)  ,    .
 80025f4:	480b      	ldr	r0, [pc, #44]	; (8002624 <I2C_SendStart+0x38>)
 80025f6:	f7ff ffca 	bl	800258e <LL_I2C_DisableBitPOS>
  LL_I2C_AcknowledgeNextData(i2c, LL_I2C_ACK);			//     ACK   
 80025fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff ff95 	bl	800252e <LL_I2C_AcknowledgeNextData>
  LL_I2C_GenerateStartCondition(i2c);					//   START
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ffa4 	bl	8002552 <LL_I2C_GenerateStartCondition>
  while(!LL_I2C_IsActiveFlag_SB(i2c)){};				//    SB   SR1
 800260a:	bf00      	nop
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff ff59 	bl	80024c4 <LL_I2C_IsActiveFlag_SB>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f9      	beq.n	800260c <I2C_SendStart+0x20>
  (void) i2c->SR1;										//   SR1
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40005400 	.word	0x40005400

08002628 <I2C_SendAdrWr>:
//-------------------------------------------------

void I2C_SendAdrWr(I2C_TypeDef * i2c, uint8_t addr)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	70fb      	strb	r3, [r7, #3]
  LL_I2C_TransmitData8(i2c, addr | I2C_REQUEST_WRITE);	//     
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	4619      	mov	r1, r3
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff ffc3 	bl	80025c4 <LL_I2C_TransmitData8>
  while(!LL_I2C_IsActiveFlag_ADDR(i2c)){};				//    ADDR   SR1,    SLAVE  
 800263e:	bf00      	nop
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff51 	bl	80024e8 <LL_I2C_IsActiveFlag_ADDR>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f9      	beq.n	8002640 <I2C_SendAdrWr+0x18>
  LL_I2C_ClearFlag_ADDR(i2c);							//   ADDR
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f7ff ff5d 	bl	800250c <LL_I2C_ClearFlag_ADDR>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <I2C_SendByte>:
//------------------------------------------------

void I2C_SendByte(I2C_TypeDef * i2c, uint8_t c)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b082      	sub	sp, #8
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
 8002662:	460b      	mov	r3, r1
 8002664:	70fb      	strb	r3, [r7, #3]
  LL_I2C_TransmitData8(i2c, c);							//    
 8002666:	78fb      	ldrb	r3, [r7, #3]
 8002668:	4619      	mov	r1, r3
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff ffaa 	bl	80025c4 <LL_I2C_TransmitData8>
  while(!LL_I2C_IsActiveFlag_TXE(i2c)){};				//    TXE,   DR
 8002670:	bf00      	nop
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ff02 	bl	800247c <LL_I2C_IsActiveFlag_TXE>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d0f9      	beq.n	8002672 <I2C_SendByte+0x18>
}
 800267e:	bf00      	nop
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <I2C_SendByteX>:
//------------------------------------------------

void I2C_SendByteX(I2C_TypeDef * i2c, uint8_t *buf, uint16_t bytes_count)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	4613      	mov	r3, r2
 8002694:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<bytes_count;i++)
 8002696:	2300      	movs	r3, #0
 8002698:	82fb      	strh	r3, [r7, #22]
 800269a:	e01a      	b.n	80026d2 <I2C_SendByteX+0x4a>
	{
	  if(i<(bytes_count-1))
 800269c:	8afa      	ldrh	r2, [r7, #22]
 800269e:	88fb      	ldrh	r3, [r7, #6]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	429a      	cmp	r2, r3
 80026a4:	da0f      	bge.n	80026c6 <I2C_SendByteX+0x3e>
	  {
		while(!LL_I2C_IsActiveFlag_TXE(i2c)){};				//    TXE,   DR
 80026a6:	bf00      	nop
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f7ff fee7 	bl	800247c <LL_I2C_IsActiveFlag_TXE>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f9      	beq.n	80026a8 <I2C_SendByteX+0x20>
	    LL_I2C_TransmitData8(i2c, buf[i]);					//   i
 80026b4:	8afb      	ldrh	r3, [r7, #22]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	4413      	add	r3, r2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4619      	mov	r1, r3
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f7ff ff80 	bl	80025c4 <LL_I2C_TransmitData8>
 80026c4:	e002      	b.n	80026cc <I2C_SendByteX+0x44>
	  }
	  else
	  {
	    LL_I2C_GenerateStopCondition(I2C1);				//   STOP
 80026c6:	4807      	ldr	r0, [pc, #28]	; (80026e4 <I2C_SendByteX+0x5c>)
 80026c8:	f7ff ff52 	bl	8002570 <LL_I2C_GenerateStopCondition>
	for(i=0;i<bytes_count;i++)
 80026cc:	8afb      	ldrh	r3, [r7, #22]
 80026ce:	3301      	adds	r3, #1
 80026d0:	82fb      	strh	r3, [r7, #22]
 80026d2:	8afa      	ldrh	r2, [r7, #22]
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d3e0      	bcc.n	800269c <I2C_SendByteX+0x14>
	  }
	}
}
 80026da:	bf00      	nop
 80026dc:	bf00      	nop
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40005400 	.word	0x40005400

080026e8 <I2C_SendStop>:

//************************************************
void I2C_SendStop(I2C_TypeDef * i2c)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  LL_I2C_GenerateStopCondition(i2c);					//   STOP
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ff3d 	bl	8002570 <LL_I2C_GenerateStopCondition>
}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <I2C_SendAdrRd>:
//------------------------------------------------

void I2C_SendAdrRd(I2C_TypeDef * i2c, uint8_t addr)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	460b      	mov	r3, r1
 8002708:	70fb      	strb	r3, [r7, #3]
  LL_I2C_TransmitData8(i2c, addr | I2C_REQUEST_READ);	//     
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	b2db      	uxtb	r3, r3
 8002712:	4619      	mov	r1, r3
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff ff55 	bl	80025c4 <LL_I2C_TransmitData8>
  while(!LL_I2C_IsActiveFlag_ADDR(i2c)){};				//    ADDR   SR1,    SLAVE  
 800271a:	bf00      	nop
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7ff fee3 	bl	80024e8 <LL_I2C_IsActiveFlag_ADDR>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f9      	beq.n	800271c <I2C_SendAdrRd+0x1e>
  LL_I2C_ClearFlag_ADDR(i2c);							//   ADDR
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff feef 	bl	800250c <LL_I2C_ClearFlag_ADDR>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <I2C_ReadByte>:
//------------------------------------------------

void I2C_ReadByte(I2C_TypeDef * i2c, uint8_t *buf, uint16_t bytes_count)	//   ,  , -  
{
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<bytes_count;i++)
 8002746:	2300      	movs	r3, #0
 8002748:	82fb      	strh	r3, [r7, #22]
 800274a:	e02d      	b.n	80027a8 <I2C_ReadByte+0x70>
	  {
	    if(i<(bytes_count-1))
 800274c:	8afa      	ldrh	r2, [r7, #22]
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	3b01      	subs	r3, #1
 8002752:	429a      	cmp	r2, r3
 8002754:	da0f      	bge.n	8002776 <I2C_ReadByte+0x3e>
	    {
	      while(!LL_I2C_IsActiveFlag_RXNE(I2C1)){};			//        
 8002756:	bf00      	nop
 8002758:	4818      	ldr	r0, [pc, #96]	; (80027bc <I2C_ReadByte+0x84>)
 800275a:	f7ff fea1 	bl	80024a0 <LL_I2C_IsActiveFlag_RXNE>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0f9      	beq.n	8002758 <I2C_ReadByte+0x20>
	      buf[i] = LL_I2C_ReceiveData8(I2C1);				//   
 8002764:	8afb      	ldrh	r3, [r7, #22]
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	18d4      	adds	r4, r2, r3
 800276a:	4814      	ldr	r0, [pc, #80]	; (80027bc <I2C_ReadByte+0x84>)
 800276c:	f7ff ff1e 	bl	80025ac <LL_I2C_ReceiveData8>
 8002770:	4603      	mov	r3, r0
 8002772:	7023      	strb	r3, [r4, #0]
 8002774:	e015      	b.n	80027a2 <I2C_ReadByte+0x6a>
	    }
	    else
	    {
	      LL_I2C_AcknowledgeNextData(I2C1, LL_I2C_NACK);	//   NASK
 8002776:	2100      	movs	r1, #0
 8002778:	4810      	ldr	r0, [pc, #64]	; (80027bc <I2C_ReadByte+0x84>)
 800277a:	f7ff fed8 	bl	800252e <LL_I2C_AcknowledgeNextData>
	      LL_I2C_GenerateStopCondition(I2C1);				//   STOP
 800277e:	480f      	ldr	r0, [pc, #60]	; (80027bc <I2C_ReadByte+0x84>)
 8002780:	f7ff fef6 	bl	8002570 <LL_I2C_GenerateStopCondition>
	      while(!LL_I2C_IsActiveFlag_RXNE(I2C1)){};			//        
 8002784:	bf00      	nop
 8002786:	480d      	ldr	r0, [pc, #52]	; (80027bc <I2C_ReadByte+0x84>)
 8002788:	f7ff fe8a 	bl	80024a0 <LL_I2C_IsActiveFlag_RXNE>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f9      	beq.n	8002786 <I2C_ReadByte+0x4e>
	      buf[i] = LL_I2C_ReceiveData8(I2C1);				//    
 8002792:	8afb      	ldrh	r3, [r7, #22]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	18d4      	adds	r4, r2, r3
 8002798:	4808      	ldr	r0, [pc, #32]	; (80027bc <I2C_ReadByte+0x84>)
 800279a:	f7ff ff07 	bl	80025ac <LL_I2C_ReceiveData8>
 800279e:	4603      	mov	r3, r0
 80027a0:	7023      	strb	r3, [r4, #0]
	for(i=0;i<bytes_count;i++)
 80027a2:	8afb      	ldrh	r3, [r7, #22]
 80027a4:	3301      	adds	r3, #1
 80027a6:	82fb      	strh	r3, [r7, #22]
 80027a8:	8afa      	ldrh	r2, [r7, #22]
 80027aa:	88fb      	ldrh	r3, [r7, #6]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d3cd      	bcc.n	800274c <I2C_ReadByte+0x14>
	    }
	  }
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd90      	pop	{r4, r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40005400 	.word	0x40005400

080027c0 <I2Cx_WriteData>:

//------------------------------------------------
//  1    
void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	80fb      	strh	r3, [r7, #6]
 80027ca:	460b      	mov	r3, r1
 80027cc:	717b      	strb	r3, [r7, #5]
 80027ce:	4613      	mov	r3, r2
 80027d0:	713b      	strb	r3, [r7, #4]
	I2C_SendStart(I2C1);
 80027d2:	480d      	ldr	r0, [pc, #52]	; (8002808 <I2Cx_WriteData+0x48>)
 80027d4:	f7ff ff0a 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	4619      	mov	r1, r3
 80027de:	480a      	ldr	r0, [pc, #40]	; (8002808 <I2Cx_WriteData+0x48>)
 80027e0:	f7ff ff22 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 80027e4:	797b      	ldrb	r3, [r7, #5]
 80027e6:	4619      	mov	r1, r3
 80027e8:	4807      	ldr	r0, [pc, #28]	; (8002808 <I2Cx_WriteData+0x48>)
 80027ea:	f7ff ff36 	bl	800265a <I2C_SendByte>
	I2C_SendByte(I2C1, Value);
 80027ee:	793b      	ldrb	r3, [r7, #4]
 80027f0:	4619      	mov	r1, r3
 80027f2:	4805      	ldr	r0, [pc, #20]	; (8002808 <I2Cx_WriteData+0x48>)
 80027f4:	f7ff ff31 	bl	800265a <I2C_SendByte>
	I2C_SendStop(I2C1);
 80027f8:	4803      	ldr	r0, [pc, #12]	; (8002808 <I2Cx_WriteData+0x48>)
 80027fa:	f7ff ff75 	bl	80026e8 <I2C_SendStop>
}
 80027fe:	bf00      	nop
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40005400 	.word	0x40005400

0800280c <I2Cx_WriteData16>:

//------------------------------------------------
//  2-    
void I2Cx_WriteData16(uint16_t Addr, uint8_t Reg, uint8_t *Value)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	603a      	str	r2, [r7, #0]
 8002816:	80fb      	strh	r3, [r7, #6]
 8002818:	460b      	mov	r3, r1
 800281a:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 800281c:	480b      	ldr	r0, [pc, #44]	; (800284c <I2Cx_WriteData16+0x40>)
 800281e:	f7ff fee5 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 8002822:	88fb      	ldrh	r3, [r7, #6]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	4619      	mov	r1, r3
 8002828:	4808      	ldr	r0, [pc, #32]	; (800284c <I2Cx_WriteData16+0x40>)
 800282a:	f7ff fefd 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 800282e:	797b      	ldrb	r3, [r7, #5]
 8002830:	4619      	mov	r1, r3
 8002832:	4806      	ldr	r0, [pc, #24]	; (800284c <I2Cx_WriteData16+0x40>)
 8002834:	f7ff ff11 	bl	800265a <I2C_SendByte>
	I2C_SendByteX(I2C1, (uint8_t *)Value, 2);
 8002838:	2202      	movs	r2, #2
 800283a:	6839      	ldr	r1, [r7, #0]
 800283c:	4803      	ldr	r0, [pc, #12]	; (800284c <I2Cx_WriteData16+0x40>)
 800283e:	f7ff ff23 	bl	8002688 <I2C_SendByteX>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40005400 	.word	0x40005400

08002850 <I2Cx_WriteDataX>:

//------------------------------------------------
//  2-    
void I2Cx_WriteDataX(uint16_t Addr, uint8_t Reg, uint8_t *Value, uint8_t num_byte)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	603a      	str	r2, [r7, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	4603      	mov	r3, r0
 800285c:	80fb      	strh	r3, [r7, #6]
 800285e:	460b      	mov	r3, r1
 8002860:	717b      	strb	r3, [r7, #5]
 8002862:	4613      	mov	r3, r2
 8002864:	713b      	strb	r3, [r7, #4]
	I2C_SendStart(I2C1);
 8002866:	480c      	ldr	r0, [pc, #48]	; (8002898 <I2Cx_WriteDataX+0x48>)
 8002868:	f7ff fec0 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	b2db      	uxtb	r3, r3
 8002870:	4619      	mov	r1, r3
 8002872:	4809      	ldr	r0, [pc, #36]	; (8002898 <I2Cx_WriteDataX+0x48>)
 8002874:	f7ff fed8 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 8002878:	797b      	ldrb	r3, [r7, #5]
 800287a:	4619      	mov	r1, r3
 800287c:	4806      	ldr	r0, [pc, #24]	; (8002898 <I2Cx_WriteDataX+0x48>)
 800287e:	f7ff feec 	bl	800265a <I2C_SendByte>
	I2C_SendByteX(I2C1, (uint8_t *)Value, num_byte);
 8002882:	793b      	ldrb	r3, [r7, #4]
 8002884:	b29b      	uxth	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	6839      	ldr	r1, [r7, #0]
 800288a:	4803      	ldr	r0, [pc, #12]	; (8002898 <I2Cx_WriteDataX+0x48>)
 800288c:	f7ff fefc 	bl	8002688 <I2C_SendByteX>
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40005400 	.word	0x40005400

0800289c <I2Cx_WriteReg>:

//------------------------------------------------
//     
void I2Cx_WriteReg(uint16_t Addr, uint8_t Reg)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	460a      	mov	r2, r1
 80028a6:	80fb      	strh	r3, [r7, #6]
 80028a8:	4613      	mov	r3, r2
 80028aa:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 80028ac:	480a      	ldr	r0, [pc, #40]	; (80028d8 <I2Cx_WriteReg+0x3c>)
 80028ae:	f7ff fe9d 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 80028b2:	88fb      	ldrh	r3, [r7, #6]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	4807      	ldr	r0, [pc, #28]	; (80028d8 <I2Cx_WriteReg+0x3c>)
 80028ba:	f7ff feb5 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 80028be:	797b      	ldrb	r3, [r7, #5]
 80028c0:	4619      	mov	r1, r3
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <I2Cx_WriteReg+0x3c>)
 80028c4:	f7ff fec9 	bl	800265a <I2C_SendByte>
	I2C_SendStop(I2C1);
 80028c8:	4803      	ldr	r0, [pc, #12]	; (80028d8 <I2Cx_WriteReg+0x3c>)
 80028ca:	f7ff ff0d 	bl	80026e8 <I2C_SendStop>
}
 80028ce:	bf00      	nop
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40005400 	.word	0x40005400

080028dc <I2Cx_WriteRegHdc>:

//------------------------------------------------
//         hdc
void I2Cx_WriteRegHdc(uint16_t Addr, uint8_t Reg)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	460a      	mov	r2, r1
 80028e6:	80fb      	strh	r3, [r7, #6]
 80028e8:	4613      	mov	r3, r2
 80028ea:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 80028ec:	4808      	ldr	r0, [pc, #32]	; (8002910 <I2Cx_WriteRegHdc+0x34>)
 80028ee:	f7ff fe7d 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 80028f2:	88fb      	ldrh	r3, [r7, #6]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	4619      	mov	r1, r3
 80028f8:	4805      	ldr	r0, [pc, #20]	; (8002910 <I2Cx_WriteRegHdc+0x34>)
 80028fa:	f7ff fe95 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 80028fe:	797b      	ldrb	r3, [r7, #5]
 8002900:	4619      	mov	r1, r3
 8002902:	4803      	ldr	r0, [pc, #12]	; (8002910 <I2Cx_WriteRegHdc+0x34>)
 8002904:	f7ff fea9 	bl	800265a <I2C_SendByte>
//	I2C_SendStop(I2C1);
}
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40005400 	.word	0x40005400

08002914 <I2Cx_ReadData>:

//------------------------------------------------
//        
uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	460a      	mov	r2, r1
 800291e:	80fb      	strh	r3, [r7, #6]
 8002920:	4613      	mov	r3, r2
 8002922:	717b      	strb	r3, [r7, #5]
	uint8_t value = 0;
 8002924:	2300      	movs	r3, #0
 8002926:	73fb      	strb	r3, [r7, #15]
	I2C_SendStart(I2C1);
 8002928:	4811      	ldr	r0, [pc, #68]	; (8002970 <I2Cx_ReadData+0x5c>)
 800292a:	f7ff fe5f 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	4619      	mov	r1, r3
 8002934:	480e      	ldr	r0, [pc, #56]	; (8002970 <I2Cx_ReadData+0x5c>)
 8002936:	f7ff fe77 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 800293a:	797b      	ldrb	r3, [r7, #5]
 800293c:	4619      	mov	r1, r3
 800293e:	480c      	ldr	r0, [pc, #48]	; (8002970 <I2Cx_ReadData+0x5c>)
 8002940:	f7ff fe8b 	bl	800265a <I2C_SendByte>
	I2C_SendStart(I2C1);
 8002944:	480a      	ldr	r0, [pc, #40]	; (8002970 <I2Cx_ReadData+0x5c>)
 8002946:	f7ff fe51 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrRd(I2C1, Addr);
 800294a:	88fb      	ldrh	r3, [r7, #6]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	4619      	mov	r1, r3
 8002950:	4807      	ldr	r0, [pc, #28]	; (8002970 <I2Cx_ReadData+0x5c>)
 8002952:	f7ff fed4 	bl	80026fe <I2C_SendAdrRd>
	I2C_ReadByte(I2C1, &value, 1);
 8002956:	f107 030f 	add.w	r3, r7, #15
 800295a:	2201      	movs	r2, #1
 800295c:	4619      	mov	r1, r3
 800295e:	4804      	ldr	r0, [pc, #16]	; (8002970 <I2Cx_ReadData+0x5c>)
 8002960:	f7ff feea 	bl	8002738 <I2C_ReadByte>
	return value;
 8002964:	7bfb      	ldrb	r3, [r7, #15]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40005400 	.word	0x40005400

08002974 <I2Cx_ReadData16>:

//------------------------------------------------
//        
void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	603a      	str	r2, [r7, #0]
 800297e:	80fb      	strh	r3, [r7, #6]
 8002980:	460b      	mov	r3, r1
 8002982:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 8002984:	480f      	ldr	r0, [pc, #60]	; (80029c4 <I2Cx_ReadData16+0x50>)
 8002986:	f7ff fe31 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	4619      	mov	r1, r3
 8002990:	480c      	ldr	r0, [pc, #48]	; (80029c4 <I2Cx_ReadData16+0x50>)
 8002992:	f7ff fe49 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 8002996:	797b      	ldrb	r3, [r7, #5]
 8002998:	4619      	mov	r1, r3
 800299a:	480a      	ldr	r0, [pc, #40]	; (80029c4 <I2Cx_ReadData16+0x50>)
 800299c:	f7ff fe5d 	bl	800265a <I2C_SendByte>
	I2C_SendStart(I2C1);
 80029a0:	4808      	ldr	r0, [pc, #32]	; (80029c4 <I2Cx_ReadData16+0x50>)
 80029a2:	f7ff fe23 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrRd(I2C1, Addr);
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	4619      	mov	r1, r3
 80029ac:	4805      	ldr	r0, [pc, #20]	; (80029c4 <I2Cx_ReadData16+0x50>)
 80029ae:	f7ff fea6 	bl	80026fe <I2C_SendAdrRd>
	I2C_ReadByte(I2C1, (uint8_t *)Value, 2);
 80029b2:	2202      	movs	r2, #2
 80029b4:	6839      	ldr	r1, [r7, #0]
 80029b6:	4803      	ldr	r0, [pc, #12]	; (80029c4 <I2Cx_ReadData16+0x50>)
 80029b8:	f7ff febe 	bl	8002738 <I2C_ReadByte>
}
 80029bc:	bf00      	nop
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40005400 	.word	0x40005400

080029c8 <I2Cx_ReadData24>:
//------------------------------------------------
//        
void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	603a      	str	r2, [r7, #0]
 80029d2:	80fb      	strh	r3, [r7, #6]
 80029d4:	460b      	mov	r3, r1
 80029d6:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 80029d8:	480f      	ldr	r0, [pc, #60]	; (8002a18 <I2Cx_ReadData24+0x50>)
 80029da:	f7ff fe07 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	4619      	mov	r1, r3
 80029e4:	480c      	ldr	r0, [pc, #48]	; (8002a18 <I2Cx_ReadData24+0x50>)
 80029e6:	f7ff fe1f 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 80029ea:	797b      	ldrb	r3, [r7, #5]
 80029ec:	4619      	mov	r1, r3
 80029ee:	480a      	ldr	r0, [pc, #40]	; (8002a18 <I2Cx_ReadData24+0x50>)
 80029f0:	f7ff fe33 	bl	800265a <I2C_SendByte>
	I2C_SendStart(I2C1);
 80029f4:	4808      	ldr	r0, [pc, #32]	; (8002a18 <I2Cx_ReadData24+0x50>)
 80029f6:	f7ff fdf9 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrRd(I2C1, Addr);
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	4619      	mov	r1, r3
 8002a00:	4805      	ldr	r0, [pc, #20]	; (8002a18 <I2Cx_ReadData24+0x50>)
 8002a02:	f7ff fe7c 	bl	80026fe <I2C_SendAdrRd>
	I2C_ReadByte(I2C1, (uint8_t *)Value, 3);
 8002a06:	2203      	movs	r2, #3
 8002a08:	6839      	ldr	r1, [r7, #0]
 8002a0a:	4803      	ldr	r0, [pc, #12]	; (8002a18 <I2Cx_ReadData24+0x50>)
 8002a0c:	f7ff fe94 	bl	8002738 <I2C_ReadByte>
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40005400 	.word	0x40005400

08002a1c <I2Cx_ReadData32Hdc>:
	I2C_SendAdrRd(I2C1, Addr);
	I2C_ReadByte(I2C1, (uint8_t *)Value, 4);
}

void I2Cx_ReadData32Hdc(uint16_t Addr, uint8_t Reg, uint8_t *Value)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	603a      	str	r2, [r7, #0]
 8002a26:	80fb      	strh	r3, [r7, #6]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	717b      	strb	r3, [r7, #5]
	I2C_SendStart(I2C1);
 8002a2c:	4808      	ldr	r0, [pc, #32]	; (8002a50 <I2Cx_ReadData32Hdc+0x34>)
 8002a2e:	f7ff fddd 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrRd(I2C1, Addr);
 8002a32:	88fb      	ldrh	r3, [r7, #6]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	4619      	mov	r1, r3
 8002a38:	4805      	ldr	r0, [pc, #20]	; (8002a50 <I2Cx_ReadData32Hdc+0x34>)
 8002a3a:	f7ff fe60 	bl	80026fe <I2C_SendAdrRd>
	I2C_ReadByte(I2C1, (uint8_t *)Value, 4);
 8002a3e:	2204      	movs	r2, #4
 8002a40:	6839      	ldr	r1, [r7, #0]
 8002a42:	4803      	ldr	r0, [pc, #12]	; (8002a50 <I2Cx_ReadData32Hdc+0x34>)
 8002a44:	f7ff fe78 	bl	8002738 <I2C_ReadByte>
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40005400 	.word	0x40005400

08002a54 <I2Cx_ReadDataX>:

void I2Cx_ReadDataX(uint16_t Addr, uint8_t Reg, uint8_t *Value, uint8_t num_byte)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	603a      	str	r2, [r7, #0]
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
 8002a62:	460b      	mov	r3, r1
 8002a64:	717b      	strb	r3, [r7, #5]
 8002a66:	4613      	mov	r3, r2
 8002a68:	713b      	strb	r3, [r7, #4]
	I2C_SendStart(I2C1);
 8002a6a:	4811      	ldr	r0, [pc, #68]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002a6c:	f7ff fdbe 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, Addr);
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	480e      	ldr	r0, [pc, #56]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002a78:	f7ff fdd6 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, Reg);
 8002a7c:	797b      	ldrb	r3, [r7, #5]
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480b      	ldr	r0, [pc, #44]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002a82:	f7ff fdea 	bl	800265a <I2C_SendByte>
	I2C_SendStart(I2C1);
 8002a86:	480a      	ldr	r0, [pc, #40]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002a88:	f7ff fdb0 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrRd(I2C1, Addr);
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	4619      	mov	r1, r3
 8002a92:	4807      	ldr	r0, [pc, #28]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002a94:	f7ff fe33 	bl	80026fe <I2C_SendAdrRd>
	I2C_ReadByte(I2C1, (uint8_t *)Value, num_byte);
 8002a98:	793b      	ldrb	r3, [r7, #4]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	6839      	ldr	r1, [r7, #0]
 8002aa0:	4803      	ldr	r0, [pc, #12]	; (8002ab0 <I2Cx_ReadDataX+0x5c>)
 8002aa2:	f7ff fe49 	bl	8002738 <I2C_ReadByte>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40005400 	.word	0x40005400

08002ab4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002ab8:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <MX_IWDG_Init+0x2c>)
 8002aba:	4a0a      	ldr	r2, [pc, #40]	; (8002ae4 <MX_IWDG_Init+0x30>)
 8002abc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8002abe:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <MX_IWDG_Init+0x2c>)
 8002ac0:	2205      	movs	r2, #5
 8002ac2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8002ac4:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <MX_IWDG_Init+0x2c>)
 8002ac6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002aca:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002acc:	4804      	ldr	r0, [pc, #16]	; (8002ae0 <MX_IWDG_Init+0x2c>)
 8002ace:	f001 ff3d 	bl	800494c <HAL_IWDG_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002ad8:	f000 fdb6 	bl	8003648 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002adc:	bf00      	nop
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	200001ac 	.word	0x200001ac
 8002ae4:	40003000 	.word	0x40003000

08002ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	db0b      	blt.n	8002b12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002afa:	79fb      	ldrb	r3, [r7, #7]
 8002afc:	f003 021f 	and.w	r2, r3, #31
 8002b00:	4906      	ldr	r1, [pc, #24]	; (8002b1c <__NVIC_EnableIRQ+0x34>)
 8002b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b06:	095b      	lsrs	r3, r3, #5
 8002b08:	2001      	movs	r0, #1
 8002b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	db12      	blt.n	8002b58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	f003 021f 	and.w	r2, r3, #31
 8002b38:	490a      	ldr	r1, [pc, #40]	; (8002b64 <__NVIC_DisableIRQ+0x44>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2001      	movs	r0, #1
 8002b42:	fa00 f202 	lsl.w	r2, r0, r2
 8002b46:	3320      	adds	r3, #32
 8002b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002b4c:	f3bf 8f4f 	dsb	sy
}
 8002b50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b52:	f3bf 8f6f 	isb	sy
}
 8002b56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000e100 	.word	0xe000e100

08002b68 <Loop>:

/*********************************************
 *        
*********************************************/
void Loop(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
	while(1)
	{
		Rs485Data();
 8002b6c:	f000 f9ce 	bl	8002f0c <Rs485Data>

		if(flag_Tim4 == 1)
 8002b70:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <Loop+0x34>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d1f8      	bne.n	8002b6c <Loop+0x4>
		{
			HAL_IWDG_Refresh(&hiwdg);		//  IWDG
 8002b7a:	4809      	ldr	r0, [pc, #36]	; (8002ba0 <Loop+0x38>)
 8002b7c:	f001 ff28 	bl	80049d0 <HAL_IWDG_Refresh>
			ledTog();
 8002b80:	f000 fe36 	bl	80037f0 <ledTog>
			flag_Tim4 = 0;
 8002b84:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <Loop+0x34>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]

			ReciveData();
 8002b8a:	f000 f8ef 	bl	8002d6c <ReciveData>
			FilterData();
 8002b8e:	f000 f929 	bl	8002de4 <FilterData>
			SendData();
 8002b92:	f000 f813 	bl	8002bbc <SendData>
			ledTog();
 8002b96:	f000 fe2b 	bl	80037f0 <ledTog>
		Rs485Data();
 8002b9a:	e7e7      	b.n	8002b6c <Loop+0x4>
 8002b9c:	200001d6 	.word	0x200001d6
 8002ba0:	200001ac 	.word	0x200001ac

08002ba4 <Callback_Tim4>:
	}
}

//     4  (   )
void Callback_Tim4(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
	flag_Tim4 = 1;
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <Callback_Tim4+0x14>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
}
 8002bae:	bf00      	nop
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bc80      	pop	{r7}
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	200001d6 	.word	0x200001d6

08002bbc <SendData>:

//   uart1->usb
void SendData(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af02      	add	r7, sp, #8
	//    
	sprintf(tx_str_t, "\r\n%s%-2i%s\r\n", dsg_str_t, t_hdc, dim_str_t);
 8002bc2:	4b4d      	ldr	r3, [pc, #308]	; (8002cf8 <SendData+0x13c>)
 8002bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b4c      	ldr	r3, [pc, #304]	; (8002cfc <SendData+0x140>)
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	4a4b      	ldr	r2, [pc, #300]	; (8002d00 <SendData+0x144>)
 8002bd2:	494c      	ldr	r1, [pc, #304]	; (8002d04 <SendData+0x148>)
 8002bd4:	484c      	ldr	r0, [pc, #304]	; (8002d08 <SendData+0x14c>)
 8002bd6:	f006 f86d 	bl	8008cb4 <siprintf>
	sprintf(tx_str_p, "%s%-4u%s\r\n", dsg_str_p, p_atm, dim_str_p);
 8002bda:	4b4c      	ldr	r3, [pc, #304]	; (8002d0c <SendData+0x150>)
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	461a      	mov	r2, r3
 8002be0:	4b4b      	ldr	r3, [pc, #300]	; (8002d10 <SendData+0x154>)
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	4a4b      	ldr	r2, [pc, #300]	; (8002d14 <SendData+0x158>)
 8002be8:	494b      	ldr	r1, [pc, #300]	; (8002d18 <SendData+0x15c>)
 8002bea:	484c      	ldr	r0, [pc, #304]	; (8002d1c <SendData+0x160>)
 8002bec:	f006 f862 	bl	8008cb4 <siprintf>
	sprintf(tx_str_voc, "%s%-4u%s\r\n", dsg_str_voc, voc, dim_str_voc);
 8002bf0:	4b4b      	ldr	r3, [pc, #300]	; (8002d20 <SendData+0x164>)
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b4b      	ldr	r3, [pc, #300]	; (8002d24 <SendData+0x168>)
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	4a4a      	ldr	r2, [pc, #296]	; (8002d28 <SendData+0x16c>)
 8002bfe:	4946      	ldr	r1, [pc, #280]	; (8002d18 <SendData+0x15c>)
 8002c00:	484a      	ldr	r0, [pc, #296]	; (8002d2c <SendData+0x170>)
 8002c02:	f006 f857 	bl	8008cb4 <siprintf>
	sprintf(tx_str_co2, "%s%-4u%s\r\n\n", dsg_str_co2, co2, dim_str_co2);
 8002c06:	4b4a      	ldr	r3, [pc, #296]	; (8002d30 <SendData+0x174>)
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	4b49      	ldr	r3, [pc, #292]	; (8002d34 <SendData+0x178>)
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	4613      	mov	r3, r2
 8002c12:	4a49      	ldr	r2, [pc, #292]	; (8002d38 <SendData+0x17c>)
 8002c14:	4949      	ldr	r1, [pc, #292]	; (8002d3c <SendData+0x180>)
 8002c16:	484a      	ldr	r0, [pc, #296]	; (8002d40 <SendData+0x184>)
 8002c18:	f006 f84c 	bl	8008cb4 <siprintf>
	sprintf(tx_str_h, "%s%-2u%s\r\n", dsg_str_h, h_hdc, dim_str_h);
 8002c1c:	4b49      	ldr	r3, [pc, #292]	; (8002d44 <SendData+0x188>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b49      	ldr	r3, [pc, #292]	; (8002d48 <SendData+0x18c>)
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	4613      	mov	r3, r2
 8002c28:	4a48      	ldr	r2, [pc, #288]	; (8002d4c <SendData+0x190>)
 8002c2a:	4949      	ldr	r1, [pc, #292]	; (8002d50 <SendData+0x194>)
 8002c2c:	4849      	ldr	r0, [pc, #292]	; (8002d54 <SendData+0x198>)
 8002c2e:	f006 f841 	bl	8008cb4 <siprintf>

	//  UART2 (RS485/ModBus)      I2C  UART1
	NVIC_DisableIRQ(USART2_IRQn);
 8002c32:	2026      	movs	r0, #38	; 0x26
 8002c34:	f7ff ff74 	bl	8002b20 <__NVIC_DisableIRQ>

	//    UART1
	UART_TX_Str((uint8_t*)tx_str_t);
 8002c38:	4833      	ldr	r0, [pc, #204]	; (8002d08 <SendData+0x14c>)
 8002c3a:	f001 f985 	bl	8003f48 <UART_TX_Str>
	UART_TX_Str((uint8_t*)tx_str_p);
 8002c3e:	4837      	ldr	r0, [pc, #220]	; (8002d1c <SendData+0x160>)
 8002c40:	f001 f982 	bl	8003f48 <UART_TX_Str>
	UART_TX_Str((uint8_t*)tx_str_voc);
 8002c44:	4839      	ldr	r0, [pc, #228]	; (8002d2c <SendData+0x170>)
 8002c46:	f001 f97f 	bl	8003f48 <UART_TX_Str>
	UART_TX_Str((uint8_t*)tx_str_co2);
 8002c4a:	483d      	ldr	r0, [pc, #244]	; (8002d40 <SendData+0x184>)
 8002c4c:	f001 f97c 	bl	8003f48 <UART_TX_Str>
	UART_TX_Str((uint8_t*)tx_str_h);
 8002c50:	4840      	ldr	r0, [pc, #256]	; (8002d54 <SendData+0x198>)
 8002c52:	f001 f979 	bl	8003f48 <UART_TX_Str>

	LCD_SetPos(0, 0);
 8002c56:	2100      	movs	r1, #0
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f000 faf5 	bl	8003248 <LCD_SetPos>
	sprintf(tx_str_t, "%2i%s\r\n", t_hdc, dim_str_t);
 8002c5e:	4b26      	ldr	r3, [pc, #152]	; (8002cf8 <SendData+0x13c>)
 8002c60:	f993 3000 	ldrsb.w	r3, [r3]
 8002c64:	461a      	mov	r2, r3
 8002c66:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <SendData+0x140>)
 8002c68:	493b      	ldr	r1, [pc, #236]	; (8002d58 <SendData+0x19c>)
 8002c6a:	4827      	ldr	r0, [pc, #156]	; (8002d08 <SendData+0x14c>)
 8002c6c:	f006 f822 	bl	8008cb4 <siprintf>
	LCD_String(tx_str_t);
 8002c70:	4825      	ldr	r0, [pc, #148]	; (8002d08 <SendData+0x14c>)
 8002c72:	f000 facb 	bl	800320c <LCD_String>

	LCD_SetPos(5, 0);
 8002c76:	2100      	movs	r1, #0
 8002c78:	2005      	movs	r0, #5
 8002c7a:	f000 fae5 	bl	8003248 <LCD_SetPos>
	sprintf(tx_str_h, "%2u%s\r\n", h_hdc, dim_str_h);
 8002c7e:	4b31      	ldr	r3, [pc, #196]	; (8002d44 <SendData+0x188>)
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	461a      	mov	r2, r3
 8002c84:	4b30      	ldr	r3, [pc, #192]	; (8002d48 <SendData+0x18c>)
 8002c86:	4935      	ldr	r1, [pc, #212]	; (8002d5c <SendData+0x1a0>)
 8002c88:	4832      	ldr	r0, [pc, #200]	; (8002d54 <SendData+0x198>)
 8002c8a:	f006 f813 	bl	8008cb4 <siprintf>
	LCD_String(tx_str_h);
 8002c8e:	4831      	ldr	r0, [pc, #196]	; (8002d54 <SendData+0x198>)
 8002c90:	f000 fabc 	bl	800320c <LCD_String>

	LCD_SetPos(9, 0);
 8002c94:	2100      	movs	r1, #0
 8002c96:	2009      	movs	r0, #9
 8002c98:	f000 fad6 	bl	8003248 <LCD_SetPos>
	sprintf(tx_str_p, "%4u%s\r\n", p_atm, dim_str_p);
 8002c9c:	4b1b      	ldr	r3, [pc, #108]	; (8002d0c <SendData+0x150>)
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4b1b      	ldr	r3, [pc, #108]	; (8002d10 <SendData+0x154>)
 8002ca4:	492e      	ldr	r1, [pc, #184]	; (8002d60 <SendData+0x1a4>)
 8002ca6:	481d      	ldr	r0, [pc, #116]	; (8002d1c <SendData+0x160>)
 8002ca8:	f006 f804 	bl	8008cb4 <siprintf>
	LCD_String(tx_str_p);
 8002cac:	481b      	ldr	r0, [pc, #108]	; (8002d1c <SendData+0x160>)
 8002cae:	f000 faad 	bl	800320c <LCD_String>

	LCD_SetPos(0, 1);
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	f000 fac7 	bl	8003248 <LCD_SetPos>
	sprintf(tx_str_voc, "%s%-4u\r\n", dsg_str_voc, voc);
 8002cba:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <SendData+0x164>)
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	4a1a      	ldr	r2, [pc, #104]	; (8002d28 <SendData+0x16c>)
 8002cc0:	4928      	ldr	r1, [pc, #160]	; (8002d64 <SendData+0x1a8>)
 8002cc2:	481a      	ldr	r0, [pc, #104]	; (8002d2c <SendData+0x170>)
 8002cc4:	f005 fff6 	bl	8008cb4 <siprintf>
	LCD_String(tx_str_voc);
 8002cc8:	4818      	ldr	r0, [pc, #96]	; (8002d2c <SendData+0x170>)
 8002cca:	f000 fa9f 	bl	800320c <LCD_String>

	LCD_SetPos(8, 1);
 8002cce:	2101      	movs	r1, #1
 8002cd0:	2008      	movs	r0, #8
 8002cd2:	f000 fab9 	bl	8003248 <LCD_SetPos>
	sprintf(tx_str_co2, "%s%-4u\r\n\n", dsg_str_co2, co2);
 8002cd6:	4b16      	ldr	r3, [pc, #88]	; (8002d30 <SendData+0x174>)
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	4a17      	ldr	r2, [pc, #92]	; (8002d38 <SendData+0x17c>)
 8002cdc:	4922      	ldr	r1, [pc, #136]	; (8002d68 <SendData+0x1ac>)
 8002cde:	4818      	ldr	r0, [pc, #96]	; (8002d40 <SendData+0x184>)
 8002ce0:	f005 ffe8 	bl	8008cb4 <siprintf>
	LCD_String(tx_str_co2);
 8002ce4:	4816      	ldr	r0, [pc, #88]	; (8002d40 <SendData+0x184>)
 8002ce6:	f000 fa91 	bl	800320c <LCD_String>

//  UART2 (RS485/ModBus)
	NVIC_EnableIRQ(USART2_IRQn);
 8002cea:	2026      	movs	r0, #38	; 0x26
 8002cec:	f7ff fefc 	bl	8002ae8 <__NVIC_EnableIRQ>
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000035 	.word	0x20000035
 8002cfc:	20000004 	.word	0x20000004
 8002d00:	20000000 	.word	0x20000000
 8002d04:	08009b7c 	.word	0x08009b7c
 8002d08:	200001d8 	.word	0x200001d8
 8002d0c:	20000036 	.word	0x20000036
 8002d10:	2000000c 	.word	0x2000000c
 8002d14:	20000008 	.word	0x20000008
 8002d18:	08009b8c 	.word	0x08009b8c
 8002d1c:	200001e8 	.word	0x200001e8
 8002d20:	2000003a 	.word	0x2000003a
 8002d24:	20000014 	.word	0x20000014
 8002d28:	20000010 	.word	0x20000010
 8002d2c:	200001f8 	.word	0x200001f8
 8002d30:	2000003c 	.word	0x2000003c
 8002d34:	20000020 	.word	0x20000020
 8002d38:	20000018 	.word	0x20000018
 8002d3c:	08009b98 	.word	0x08009b98
 8002d40:	20000208 	.word	0x20000208
 8002d44:	20000038 	.word	0x20000038
 8002d48:	20000028 	.word	0x20000028
 8002d4c:	20000024 	.word	0x20000024
 8002d50:	08009ba4 	.word	0x08009ba4
 8002d54:	20000218 	.word	0x20000218
 8002d58:	08009bb0 	.word	0x08009bb0
 8002d5c:	08009bb8 	.word	0x08009bb8
 8002d60:	08009bc0 	.word	0x08009bc0
 8002d64:	08009bc8 	.word	0x08009bc8
 8002d68:	08009bd4 	.word	0x08009bd4

08002d6c <ReciveData>:

//    
void ReciveData(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
//  UART2 (RS485/ModBus)      I2C
	NVIC_DisableIRQ(USART2_IRQn);
 8002d70:	2026      	movs	r0, #38	; 0x26
 8002d72:	f7ff fed5 	bl	8002b20 <__NVIC_DisableIRQ>
	raw_val_t_bmp280 = BMP280_ReadTemperature();
 8002d76:	f7fe fc5b 	bl	8001630 <BMP280_ReadTemperature>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fe f85b 	bl	8000e38 <__aeabi_f2iz>
 8002d82:	4603      	mov	r3, r0
 8002d84:	b25a      	sxtb	r2, r3
 8002d86:	4b0f      	ldr	r3, [pc, #60]	; (8002dc4 <ReciveData+0x58>)
 8002d88:	701a      	strb	r2, [r3, #0]
	raw_val_p_atm = BMP280_ReadPressure();
 8002d8a:	f7fe fca1 	bl	80016d0 <BMP280_ReadPressure>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fe f877 	bl	8000e84 <__aeabi_f2uiz>
 8002d96:	4603      	mov	r3, r0
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <ReciveData+0x5c>)
 8002d9c:	801a      	strh	r2, [r3, #0]
	hdc1080_start_measurement(&raw_val_t_hdc, &raw_val_h_hdc);
 8002d9e:	490b      	ldr	r1, [pc, #44]	; (8002dcc <ReciveData+0x60>)
 8002da0:	480b      	ldr	r0, [pc, #44]	; (8002dd0 <ReciveData+0x64>)
 8002da2:	f7ff fa2d 	bl	8002200 <hdc1080_start_measurement>
	ccs811_start_measurement(&raw_val_co2, &raw_val_voc, t_bmp280, h_hdc);
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <ReciveData+0x68>)
 8002da8:	f993 2000 	ldrsb.w	r2, [r3]
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <ReciveData+0x6c>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	490a      	ldr	r1, [pc, #40]	; (8002ddc <ReciveData+0x70>)
 8002db4:	480a      	ldr	r0, [pc, #40]	; (8002de0 <ReciveData+0x74>)
 8002db6:	f7ff f82f 	bl	8001e18 <ccs811_start_measurement>
//  UART2 (RS485/ModBus)
	NVIC_EnableIRQ(USART2_IRQn);
 8002dba:	2026      	movs	r0, #38	; 0x26
 8002dbc:	f7ff fe94 	bl	8002ae8 <__NVIC_EnableIRQ>
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	2000002a 	.word	0x2000002a
 8002dc8:	2000002c 	.word	0x2000002c
 8002dcc:	2000002e 	.word	0x2000002e
 8002dd0:	2000002b 	.word	0x2000002b
 8002dd4:	20000034 	.word	0x20000034
 8002dd8:	20000038 	.word	0x20000038
 8002ddc:	20000030 	.word	0x20000030
 8002de0:	20000032 	.word	0x20000032

08002de4 <FilterData>:

//   
void FilterData(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
//         CO2  TVOC
//   CO2  TVOC    ,  
	t_bmp280 = findMedianN(runMiddleArifm(raw_val_t_bmp280, vals_t_bmp280), buffer_t_bmp280);
 8002de8:	4b30      	ldr	r3, [pc, #192]	; (8002eac <FilterData+0xc8>)
 8002dea:	f993 3000 	ldrsb.w	r3, [r3]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	492f      	ldr	r1, [pc, #188]	; (8002eb0 <FilterData+0xcc>)
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f914 	bl	8002020 <runMiddleArifm>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	492e      	ldr	r1, [pc, #184]	; (8002eb4 <FilterData+0xd0>)
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff f89a 	bl	8001f36 <findMedianN>
 8002e02:	4603      	mov	r3, r0
 8002e04:	b25a      	sxtb	r2, r3
 8002e06:	4b2c      	ldr	r3, [pc, #176]	; (8002eb8 <FilterData+0xd4>)
 8002e08:	701a      	strb	r2, [r3, #0]
	p_atm = findMedianN(runMiddleArifm(raw_val_p_atm, vals_p_atm), buffer_p_atm);
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	; (8002ebc <FilterData+0xd8>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	492c      	ldr	r1, [pc, #176]	; (8002ec0 <FilterData+0xdc>)
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff f905 	bl	8002020 <runMiddleArifm>
 8002e16:	4603      	mov	r3, r0
 8002e18:	492a      	ldr	r1, [pc, #168]	; (8002ec4 <FilterData+0xe0>)
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff f88b 	bl	8001f36 <findMedianN>
 8002e20:	4603      	mov	r3, r0
 8002e22:	461a      	mov	r2, r3
 8002e24:	4b28      	ldr	r3, [pc, #160]	; (8002ec8 <FilterData+0xe4>)
 8002e26:	801a      	strh	r2, [r3, #0]
	t_hdc = findMedianN(runMiddleArifm(raw_val_t_hdc, vals_t_hdc), buffer_t_hdc);
 8002e28:	4b28      	ldr	r3, [pc, #160]	; (8002ecc <FilterData+0xe8>)
 8002e2a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	4927      	ldr	r1, [pc, #156]	; (8002ed0 <FilterData+0xec>)
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff f8f4 	bl	8002020 <runMiddleArifm>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4926      	ldr	r1, [pc, #152]	; (8002ed4 <FilterData+0xf0>)
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff f87a 	bl	8001f36 <findMedianN>
 8002e42:	4603      	mov	r3, r0
 8002e44:	b25a      	sxtb	r2, r3
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <FilterData+0xf4>)
 8002e48:	701a      	strb	r2, [r3, #0]
	h_hdc = findMedianN(runMiddleArifm(raw_val_h_hdc, vals_h_hdc), buffer_h_hdc);
 8002e4a:	4b24      	ldr	r3, [pc, #144]	; (8002edc <FilterData+0xf8>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	4923      	ldr	r1, [pc, #140]	; (8002ee0 <FilterData+0xfc>)
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff f8e4 	bl	8002020 <runMiddleArifm>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	4922      	ldr	r1, [pc, #136]	; (8002ee4 <FilterData+0x100>)
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff f86a 	bl	8001f36 <findMedianN>
 8002e62:	4603      	mov	r3, r0
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <FilterData+0x104>)
 8002e68:	701a      	strb	r2, [r3, #0]
	co2 = findMedianN(runMiddleArifm(raw_val_co2, vals_co2), buffer_co2);
 8002e6a:	4b20      	ldr	r3, [pc, #128]	; (8002eec <FilterData+0x108>)
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	4920      	ldr	r1, [pc, #128]	; (8002ef0 <FilterData+0x10c>)
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff f8d5 	bl	8002020 <runMiddleArifm>
 8002e76:	4603      	mov	r3, r0
 8002e78:	491e      	ldr	r1, [pc, #120]	; (8002ef4 <FilterData+0x110>)
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff f85b 	bl	8001f36 <findMedianN>
 8002e80:	4603      	mov	r3, r0
 8002e82:	461a      	mov	r2, r3
 8002e84:	4b1c      	ldr	r3, [pc, #112]	; (8002ef8 <FilterData+0x114>)
 8002e86:	801a      	strh	r2, [r3, #0]
	voc = findMedianN(runMiddleArifm(raw_val_voc, vals_voc), buffer_voc);
 8002e88:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <FilterData+0x118>)
 8002e8a:	881b      	ldrh	r3, [r3, #0]
 8002e8c:	491c      	ldr	r1, [pc, #112]	; (8002f00 <FilterData+0x11c>)
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f8c6 	bl	8002020 <runMiddleArifm>
 8002e94:	4603      	mov	r3, r0
 8002e96:	491b      	ldr	r1, [pc, #108]	; (8002f04 <FilterData+0x120>)
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff f84c 	bl	8001f36 <findMedianN>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <FilterData+0x124>)
 8002ea4:	801a      	strh	r2, [r3, #0]
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	2000002a 	.word	0x2000002a
 8002eb0:	20000270 	.word	0x20000270
 8002eb4:	20000228 	.word	0x20000228
 8002eb8:	20000034 	.word	0x20000034
 8002ebc:	2000002c 	.word	0x2000002c
 8002ec0:	20000290 	.word	0x20000290
 8002ec4:	20000240 	.word	0x20000240
 8002ec8:	20000036 	.word	0x20000036
 8002ecc:	2000002b 	.word	0x2000002b
 8002ed0:	20000280 	.word	0x20000280
 8002ed4:	20000234 	.word	0x20000234
 8002ed8:	20000035 	.word	0x20000035
 8002edc:	2000002e 	.word	0x2000002e
 8002ee0:	200002a0 	.word	0x200002a0
 8002ee4:	2000024c 	.word	0x2000024c
 8002ee8:	20000038 	.word	0x20000038
 8002eec:	20000032 	.word	0x20000032
 8002ef0:	200002c0 	.word	0x200002c0
 8002ef4:	20000264 	.word	0x20000264
 8002ef8:	2000003c 	.word	0x2000003c
 8002efc:	20000030 	.word	0x20000030
 8002f00:	200002b0 	.word	0x200002b0
 8002f04:	20000258 	.word	0x20000258
 8002f08:	2000003a 	.word	0x2000003a

08002f0c <Rs485Data>:

//     ModBus
//      ,      -    
void Rs485Data(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
	 eMBPoll();
 8002f10:	f004 fed8 	bl	8007cc4 <eMBPoll>
	 time_rs485 = HAL_GetTick() / 60000 ;
 8002f14:	f001 f9cc 	bl	80042b0 <HAL_GetTick>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	4a16      	ldr	r2, [pc, #88]	; (8002f74 <Rs485Data+0x68>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	0b9b      	lsrs	r3, r3, #14
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	4b14      	ldr	r3, [pc, #80]	; (8002f78 <Rs485Data+0x6c>)
 8002f26:	801a      	strh	r2, [r3, #0]
	 usRegInputBuf[REG_INPUT_NREGS - 7] =  time_rs485;
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <Rs485Data+0x6c>)
 8002f2a:	881a      	ldrh	r2, [r3, #0]
 8002f2c:	4b13      	ldr	r3, [pc, #76]	; (8002f7c <Rs485Data+0x70>)
 8002f2e:	805a      	strh	r2, [r3, #2]
	 usRegInputBuf[REG_INPUT_NREGS - 6] =  time_rs485/60;
 8002f30:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <Rs485Data+0x6c>)
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <Rs485Data+0x74>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	095b      	lsrs	r3, r3, #5
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	4b0f      	ldr	r3, [pc, #60]	; (8002f7c <Rs485Data+0x70>)
 8002f40:	809a      	strh	r2, [r3, #4]
	 usRegInputBuf[REG_INPUT_NREGS - 5] =  t_hdc;
 8002f42:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <Rs485Data+0x78>)
 8002f44:	f993 3000 	ldrsb.w	r3, [r3]
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <Rs485Data+0x70>)
 8002f4c:	80da      	strh	r2, [r3, #6]
	 usRegInputBuf[REG_INPUT_NREGS - 4] =  h_hdc;
 8002f4e:	4b0e      	ldr	r3, [pc, #56]	; (8002f88 <Rs485Data+0x7c>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <Rs485Data+0x70>)
 8002f56:	811a      	strh	r2, [r3, #8]
	 usRegInputBuf[REG_INPUT_NREGS - 3] =  voc;
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <Rs485Data+0x80>)
 8002f5a:	881a      	ldrh	r2, [r3, #0]
 8002f5c:	4b07      	ldr	r3, [pc, #28]	; (8002f7c <Rs485Data+0x70>)
 8002f5e:	815a      	strh	r2, [r3, #10]
	 usRegInputBuf[REG_INPUT_NREGS - 2] =  co2;
 8002f60:	4b0b      	ldr	r3, [pc, #44]	; (8002f90 <Rs485Data+0x84>)
 8002f62:	881a      	ldrh	r2, [r3, #0]
 8002f64:	4b05      	ldr	r3, [pc, #20]	; (8002f7c <Rs485Data+0x70>)
 8002f66:	819a      	strh	r2, [r3, #12]
	 usRegInputBuf[REG_INPUT_NREGS - 1] =  p_atm;
 8002f68:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <Rs485Data+0x88>)
 8002f6a:	881a      	ldrh	r2, [r3, #0]
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <Rs485Data+0x70>)
 8002f6e:	81da      	strh	r2, [r3, #14]
}
 8002f70:	bf00      	nop
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	45e7b273 	.word	0x45e7b273
 8002f78:	200002ce 	.word	0x200002ce
 8002f7c:	20000040 	.word	0x20000040
 8002f80:	88888889 	.word	0x88888889
 8002f84:	20000035 	.word	0x20000035
 8002f88:	20000038 	.word	0x20000038
 8002f8c:	2000003a 	.word	0x2000003a
 8002f90:	2000003c 	.word	0x2000003c
 8002f94:	20000036 	.word	0x20000036

08002f98 <eMBRegInputCB>:

// Callback'      
eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	807b      	strh	r3, [r7, #2]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	803b      	strh	r3, [r7, #0]
	eMBErrorCode eStatus = MB_ENOERR;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]
	int iRegIndex;

	if ((usAddress >= REG_INPUT_START) &&
 8002fac:	887b      	ldrh	r3, [r7, #2]
 8002fae:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d92a      	bls.n	800300c <eMBRegInputCB+0x74>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8002fb6:	887a      	ldrh	r2, [r7, #2]
 8002fb8:	883b      	ldrh	r3, [r7, #0]
 8002fba:	4413      	add	r3, r2
	if ((usAddress >= REG_INPUT_START) &&
 8002fbc:	f640 32c1 	movw	r2, #3009	; 0xbc1
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	dc23      	bgt.n	800300c <eMBRegInputCB+0x74>
	{
	  iRegIndex = (int)(usAddress - usRegInputStart);
 8002fc4:	887b      	ldrh	r3, [r7, #2]
 8002fc6:	4a15      	ldr	r2, [pc, #84]	; (800301c <eMBRegInputCB+0x84>)
 8002fc8:	8812      	ldrh	r2, [r2, #0]
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	60bb      	str	r3, [r7, #8]

	  while(usNRegs > 0)
 8002fce:	e019      	b.n	8003004 <eMBRegInputCB+0x6c>
	  {
		  *pucRegBuffer++ = (unsigned char)(usRegInputBuf[iRegIndex] >> 8);
 8002fd0:	4a13      	ldr	r2, [pc, #76]	; (8003020 <eMBRegInputCB+0x88>)
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	b299      	uxth	r1, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	b2ca      	uxtb	r2, r1
 8002fe4:	701a      	strb	r2, [r3, #0]
		  *pucRegBuffer++ = (unsigned char)(usRegInputBuf[iRegIndex] & 0xFF);
 8002fe6:	4a0e      	ldr	r2, [pc, #56]	; (8003020 <eMBRegInputCB+0x88>)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	b2ca      	uxtb	r2, r1
 8002ff6:	701a      	strb	r2, [r3, #0]

		  iRegIndex++;
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	60bb      	str	r3, [r7, #8]
		  usNRegs--;
 8002ffe:	883b      	ldrh	r3, [r7, #0]
 8003000:	3b01      	subs	r3, #1
 8003002:	803b      	strh	r3, [r7, #0]
	  while(usNRegs > 0)
 8003004:	883b      	ldrh	r3, [r7, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1e2      	bne.n	8002fd0 <eMBRegInputCB+0x38>
	if ((usAddress >= REG_INPUT_START) &&
 800300a:	e001      	b.n	8003010 <eMBRegInputCB+0x78>
	  }
	}
	else
	{
	  eStatus = MB_ENOREG;
 800300c:	2301      	movs	r3, #1
 800300e:	73fb      	strb	r3, [r7, #15]
	}
return eStatus;
 8003010:	7bfb      	ldrb	r3, [r7, #15]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	2000003e 	.word	0x2000003e
 8003020:	20000040 	.word	0x20000040

08003024 <eMBRegHoldingCB>:

/*   */
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
                             eMBRegisterMode eMode)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	4608      	mov	r0, r1
 800302e:	4611      	mov	r1, r2
 8003030:	461a      	mov	r2, r3
 8003032:	4603      	mov	r3, r0
 8003034:	817b      	strh	r3, [r7, #10]
 8003036:	460b      	mov	r3, r1
 8003038:	813b      	strh	r3, [r7, #8]
 800303a:	4613      	mov	r3, r2
 800303c:	71fb      	strb	r3, [r7, #7]
//       ,     *pucRegBuffer
  return MB_ENOREG;
 800303e:	2301      	movs	r3, #1
}
 8003040:	4618      	mov	r0, r3
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	bc80      	pop	{r7}
 8003048:	4770      	bx	lr

0800304a <eMBRegCoilsCB>:

/*    */
eMBErrorCode eMBRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils,
                           eMBRegisterMode eMode)
{
 800304a:	b480      	push	{r7}
 800304c:	b085      	sub	sp, #20
 800304e:	af00      	add	r7, sp, #0
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	4608      	mov	r0, r1
 8003054:	4611      	mov	r1, r2
 8003056:	461a      	mov	r2, r3
 8003058:	4603      	mov	r3, r0
 800305a:	817b      	strh	r3, [r7, #10]
 800305c:	460b      	mov	r3, r1
 800305e:	813b      	strh	r3, [r7, #8]
 8003060:	4613      	mov	r3, r2
 8003062:	71fb      	strb	r3, [r7, #7]
  return MB_ENOREG;
 8003064:	2301      	movs	r3, #1
}
 8003066:	4618      	mov	r0, r3
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <eMBRegDiscreteCB>:

/*  */
eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	807b      	strh	r3, [r7, #2]
 800307c:	4613      	mov	r3, r2
 800307e:	803b      	strh	r3, [r7, #0]
  return MB_ENOREG;
 8003080:	2301      	movs	r3, #1
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <I2C_SendByteByADDR>:

#include "lcd1602.h"
#include "i2c_user.h"

void I2C_SendByteByADDR(I2C_TypeDef * i2c, uint8_t c,uint8_t addr)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	70fb      	strb	r3, [r7, #3]
 8003098:	4613      	mov	r3, r2
 800309a:	70bb      	strb	r3, [r7, #2]
	I2C_SendStart(I2C1);
 800309c:	4809      	ldr	r0, [pc, #36]	; (80030c4 <I2C_SendByteByADDR+0x38>)
 800309e:	f7ff faa5 	bl	80025ec <I2C_SendStart>
	I2C_SendAdrWr(I2C1, addr);
 80030a2:	78bb      	ldrb	r3, [r7, #2]
 80030a4:	4619      	mov	r1, r3
 80030a6:	4807      	ldr	r0, [pc, #28]	; (80030c4 <I2C_SendByteByADDR+0x38>)
 80030a8:	f7ff fabe 	bl	8002628 <I2C_SendAdrWr>
	I2C_SendByte(I2C1, c);
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	4619      	mov	r1, r3
 80030b0:	4804      	ldr	r0, [pc, #16]	; (80030c4 <I2C_SendByteByADDR+0x38>)
 80030b2:	f7ff fad2 	bl	800265a <I2C_SendByte>
	I2C_SendStop(I2C1);
 80030b6:	4803      	ldr	r0, [pc, #12]	; (80030c4 <I2C_SendByteByADDR+0x38>)
 80030b8:	f7ff fb16 	bl	80026e8 <I2C_SendStop>
}
 80030bc:	bf00      	nop
 80030be:	3708      	adds	r7, #8
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40005400 	.word	0x40005400

080030c8 <DelayMicro>:
//------------------------------------------------
char str1[100];
uint8_t portlcd;
//------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
	micros *=(SystemCoreClock / 1000000) / 9;
 80030d0:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <DelayMicro+0x34>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0a      	ldr	r2, [pc, #40]	; (8003100 <DelayMicro+0x38>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	0ddb      	lsrs	r3, r3, #23
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	fb02 f303 	mul.w	r3, r2, r3
 80030e2:	607b      	str	r3, [r7, #4]
	while (micros--);
 80030e4:	bf00      	nop
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	1e5a      	subs	r2, r3, #1
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1fa      	bne.n	80030e6 <DelayMicro+0x1e>
}
 80030f0:	bf00      	nop
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr
 80030fc:	20000050 	.word	0x20000050
 8003100:	ee9bfab5 	.word	0xee9bfab5

08003104 <LCD_WriteByteI2CLCD>:
//------------------------------------------------
void LCD_WriteByteI2CLCD(uint8_t bt)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
  I2C_SendByteByADDR(I2C1, bt,0x4E);
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	224e      	movs	r2, #78	; 0x4e
 8003112:	4619      	mov	r1, r3
 8003114:	4803      	ldr	r0, [pc, #12]	; (8003124 <LCD_WriteByteI2CLCD+0x20>)
 8003116:	f7ff ffb9 	bl	800308c <I2C_SendByteByADDR>
}
 800311a:	bf00      	nop
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40005400 	.word	0x40005400

08003128 <sendhalfbyte>:
//------------------------------------------------
void sendhalfbyte(uint8_t c)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
  c<<=4;
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	011b      	lsls	r3, r3, #4
 8003136:	71fb      	strb	r3, [r7, #7]
  LCD_WriteByteI2CLCD(portlcd|c);
 8003138:	4b17      	ldr	r3, [pc, #92]	; (8003198 <sendhalfbyte+0x70>)
 800313a:	781a      	ldrb	r2, [r3, #0]
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	4313      	orrs	r3, r2
 8003140:	b2db      	uxtb	r3, r3
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff ffde 	bl	8003104 <LCD_WriteByteI2CLCD>
  LCD_WriteByteI2CLCD((portlcd|=0x04)|c);
 8003148:	4b13      	ldr	r3, [pc, #76]	; (8003198 <sendhalfbyte+0x70>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	f043 0304 	orr.w	r3, r3, #4
 8003150:	b2da      	uxtb	r2, r3
 8003152:	4b11      	ldr	r3, [pc, #68]	; (8003198 <sendhalfbyte+0x70>)
 8003154:	701a      	strb	r2, [r3, #0]
 8003156:	4b10      	ldr	r3, [pc, #64]	; (8003198 <sendhalfbyte+0x70>)
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	4313      	orrs	r3, r2
 800315e:	b2db      	uxtb	r3, r3
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ffcf 	bl	8003104 <LCD_WriteByteI2CLCD>
  DelayMicro(1);
 8003166:	2001      	movs	r0, #1
 8003168:	f7ff ffae 	bl	80030c8 <DelayMicro>
  LCD_WriteByteI2CLCD((portlcd&=~0x04)|c);
 800316c:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <sendhalfbyte+0x70>)
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	f023 0304 	bic.w	r3, r3, #4
 8003174:	b2da      	uxtb	r2, r3
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <sendhalfbyte+0x70>)
 8003178:	701a      	strb	r2, [r3, #0]
 800317a:	4b07      	ldr	r3, [pc, #28]	; (8003198 <sendhalfbyte+0x70>)
 800317c:	781a      	ldrb	r2, [r3, #0]
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	4313      	orrs	r3, r2
 8003182:	b2db      	uxtb	r3, r3
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ffbd 	bl	8003104 <LCD_WriteByteI2CLCD>
  DelayMicro(50);
 800318a:	2032      	movs	r0, #50	; 0x32
 800318c:	f7ff ff9c 	bl	80030c8 <DelayMicro>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000334 	.word	0x20000334

0800319c <sendbyte>:
//------------------------------------------------
void sendbyte(uint8_t c, uint8_t mode)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	460a      	mov	r2, r1
 80031a6:	71fb      	strb	r3, [r7, #7]
 80031a8:	4613      	mov	r3, r2
 80031aa:	71bb      	strb	r3, [r7, #6]
	if(mode==0) rs_reset();
 80031ac:	79bb      	ldrb	r3, [r7, #6]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10c      	bne.n	80031cc <sendbyte+0x30>
 80031b2:	4b15      	ldr	r3, [pc, #84]	; (8003208 <sendbyte+0x6c>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	f023 0301 	bic.w	r3, r3, #1
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	4b12      	ldr	r3, [pc, #72]	; (8003208 <sendbyte+0x6c>)
 80031be:	701a      	strb	r2, [r3, #0]
 80031c0:	4b11      	ldr	r3, [pc, #68]	; (8003208 <sendbyte+0x6c>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff9d 	bl	8003104 <LCD_WriteByteI2CLCD>
 80031ca:	e00b      	b.n	80031e4 <sendbyte+0x48>
	else rs_set();
 80031cc:	4b0e      	ldr	r3, [pc, #56]	; (8003208 <sendbyte+0x6c>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b0c      	ldr	r3, [pc, #48]	; (8003208 <sendbyte+0x6c>)
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <sendbyte+0x6c>)
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff ff90 	bl	8003104 <LCD_WriteByteI2CLCD>
	uint8_t hc=0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	73fb      	strb	r3, [r7, #15]
	hc=c>>4;
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	73fb      	strb	r3, [r7, #15]
	sendhalfbyte(hc);
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff ff99 	bl	8003128 <sendhalfbyte>
	sendhalfbyte(c);
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff ff95 	bl	8003128 <sendhalfbyte>
}
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000334 	.word	0x20000334

0800320c <LCD_String>:
{
	sendbyte(ch,1);
}
//------------------------------------------------
void LCD_String(char* st)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	73fb      	strb	r3, [r7, #15]

	while ((*(uint8_t*) (st+i) != '\r'))
 8003218:	e00a      	b.n	8003230 <LCD_String+0x24>
	{
		sendbyte(st[i],1);
 800321a:	7bfb      	ldrb	r3, [r7, #15]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	4413      	add	r3, r2
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2101      	movs	r1, #1
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff ffb9 	bl	800319c <sendbyte>
		i++;
 800322a:	7bfb      	ldrb	r3, [r7, #15]
 800322c:	3301      	adds	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
	while ((*(uint8_t*) (st+i) != '\r'))
 8003230:	7bfb      	ldrb	r3, [r7, #15]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	2b0d      	cmp	r3, #13
 800323a:	d1ee      	bne.n	800321a <LCD_String+0xe>
	}
}
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <LCD_SetPos>:

//------------------------------------------------
void LCD_SetPos(uint8_t x, uint8_t y)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	460a      	mov	r2, r1
 8003252:	71fb      	strb	r3, [r7, #7]
 8003254:	4613      	mov	r3, r2
 8003256:	71bb      	strb	r3, [r7, #6]
	switch(y)
 8003258:	79bb      	ldrb	r3, [r7, #6]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d83a      	bhi.n	80032d4 <LCD_SetPos+0x8c>
 800325e:	a201      	add	r2, pc, #4	; (adr r2, 8003264 <LCD_SetPos+0x1c>)
 8003260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003264:	08003275 	.word	0x08003275
 8003268:	08003287 	.word	0x08003287
 800326c:	080032a1 	.word	0x080032a1
 8003270:	080032bb 	.word	0x080032bb
	{
		case 0:
			sendbyte(x|0x80,0);
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2100      	movs	r1, #0
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff ff8c 	bl	800319c <sendbyte>
			break;
 8003284:	e026      	b.n	80032d4 <LCD_SetPos+0x8c>
		case 1:
			sendbyte((0x40+x)|0x80,0);
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	3340      	adds	r3, #64	; 0x40
 800328a:	b2db      	uxtb	r3, r3
 800328c:	b25b      	sxtb	r3, r3
 800328e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003292:	b25b      	sxtb	r3, r3
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff7f 	bl	800319c <sendbyte>
			break;
 800329e:	e019      	b.n	80032d4 <LCD_SetPos+0x8c>
		case 2:
			sendbyte((0x14+x)|0x80,0);
 80032a0:	79fb      	ldrb	r3, [r7, #7]
 80032a2:	3314      	adds	r3, #20
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	b25b      	sxtb	r3, r3
 80032a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032ac:	b25b      	sxtb	r3, r3
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2100      	movs	r1, #0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff ff72 	bl	800319c <sendbyte>
			break;
 80032b8:	e00c      	b.n	80032d4 <LCD_SetPos+0x8c>
		case 3:
			sendbyte((0x54+x)|0x80,0);
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	3354      	adds	r3, #84	; 0x54
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	b25b      	sxtb	r3, r3
 80032c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032c6:	b25b      	sxtb	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff ff65 	bl	800319c <sendbyte>
			break;
 80032d2:	bf00      	nop
	}
}
 80032d4:	bf00      	nop
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <LCD_ini>:
//------------------------------------------------
void LCD_ini(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  LL_mDelay(50);
 80032e0:	2032      	movs	r0, #50	; 0x32
 80032e2:	f004 f815 	bl	8007310 <LL_mDelay>
  LCD_WriteByteI2CLCD(0);
 80032e6:	2000      	movs	r0, #0
 80032e8:	f7ff ff0c 	bl	8003104 <LCD_WriteByteI2CLCD>
  LL_mDelay(100);
 80032ec:	2064      	movs	r0, #100	; 0x64
 80032ee:	f004 f80f 	bl	8007310 <LL_mDelay>
  sendhalfbyte(0x03);
 80032f2:	2003      	movs	r0, #3
 80032f4:	f7ff ff18 	bl	8003128 <sendhalfbyte>
  DelayMicro(4500);
 80032f8:	f241 1094 	movw	r0, #4500	; 0x1194
 80032fc:	f7ff fee4 	bl	80030c8 <DelayMicro>
  sendhalfbyte(0x03);
 8003300:	2003      	movs	r0, #3
 8003302:	f7ff ff11 	bl	8003128 <sendhalfbyte>
  DelayMicro(4500);
 8003306:	f241 1094 	movw	r0, #4500	; 0x1194
 800330a:	f7ff fedd 	bl	80030c8 <DelayMicro>
  sendhalfbyte(0x03);
 800330e:	2003      	movs	r0, #3
 8003310:	f7ff ff0a 	bl	8003128 <sendhalfbyte>
  DelayMicro(200);
 8003314:	20c8      	movs	r0, #200	; 0xc8
 8003316:	f7ff fed7 	bl	80030c8 <DelayMicro>
  sendhalfbyte(0x02);
 800331a:	2002      	movs	r0, #2
 800331c:	f7ff ff04 	bl	8003128 <sendhalfbyte>
  sendbyte(0x28,0);		// 4 , 2  (     4 ,  58
 8003320:	2100      	movs	r1, #0
 8003322:	2028      	movs	r0, #40	; 0x28
 8003324:	f7ff ff3a 	bl	800319c <sendbyte>
  sendbyte(0x0C,0);		//  (D=1),    
 8003328:	2100      	movs	r1, #0
 800332a:	200c      	movs	r0, #12
 800332c:	f7ff ff36 	bl	800319c <sendbyte>
  LL_mDelay(1);
 8003330:	2001      	movs	r0, #1
 8003332:	f003 ffed 	bl	8007310 <LL_mDelay>
  sendbyte(0x01,0);		//  
 8003336:	2100      	movs	r1, #0
 8003338:	2001      	movs	r0, #1
 800333a:	f7ff ff2f 	bl	800319c <sendbyte>
  LL_mDelay(2);
 800333e:	2002      	movs	r0, #2
 8003340:	f003 ffe6 	bl	8007310 <LL_mDelay>
  sendbyte(0x06,0);		//  
 8003344:	2100      	movs	r1, #0
 8003346:	2006      	movs	r0, #6
 8003348:	f7ff ff28 	bl	800319c <sendbyte>
  LL_mDelay(1);
 800334c:	2001      	movs	r0, #1
 800334e:	f003 ffdf 	bl	8007310 <LL_mDelay>
  sendbyte(0x02,0);		//  
 8003352:	2100      	movs	r1, #0
 8003354:	2002      	movs	r0, #2
 8003356:	f7ff ff21 	bl	800319c <sendbyte>
  LL_mDelay(2);
 800335a:	2002      	movs	r0, #2
 800335c:	f003 ffd8 	bl	8007310 <LL_mDelay>
  setled();//
 8003360:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <LCD_ini+0xb8>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	f043 0308 	orr.w	r3, r3, #8
 8003368:	b2da      	uxtb	r2, r3
 800336a:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <LCD_ini+0xb8>)
 800336c:	701a      	strb	r2, [r3, #0]
 800336e:	4b09      	ldr	r3, [pc, #36]	; (8003394 <LCD_ini+0xb8>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff fec6 	bl	8003104 <LCD_WriteByteI2CLCD>
  setwrite();//
 8003378:	4b06      	ldr	r3, [pc, #24]	; (8003394 <LCD_ini+0xb8>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	f023 0302 	bic.w	r3, r3, #2
 8003380:	b2da      	uxtb	r2, r3
 8003382:	4b04      	ldr	r3, [pc, #16]	; (8003394 <LCD_ini+0xb8>)
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	4b03      	ldr	r3, [pc, #12]	; (8003394 <LCD_ini+0xb8>)
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff feba 	bl	8003104 <LCD_WriteByteI2CLCD>
}
 8003390:	bf00      	nop
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20000334 	.word	0x20000334

08003398 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800339c:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <LL_RCC_HSE_Enable+0x18>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a03      	ldr	r2, [pc, #12]	; (80033b0 <LL_RCC_HSE_Enable+0x18>)
 80033a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033a6:	6013      	str	r3, [r2, #0]
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bc80      	pop	{r7}
 80033ae:	4770      	bx	lr
 80033b0:	40021000 	.word	0x40021000

080033b4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80033b8:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <LL_RCC_HSE_IsReady+0x20>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033c4:	bf0c      	ite	eq
 80033c6:	2301      	moveq	r3, #1
 80033c8:	2300      	movne	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	40021000 	.word	0x40021000

080033d8 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <LL_RCC_LSI_Enable+0x18>)
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	4a03      	ldr	r2, [pc, #12]	; (80033f0 <LL_RCC_LSI_Enable+0x18>)
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	6253      	str	r3, [r2, #36]	; 0x24
}
 80033e8:	bf00      	nop
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr
 80033f0:	40021000 	.word	0x40021000

080033f4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <LL_RCC_LSI_IsReady+0x20>)
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b02      	cmp	r3, #2
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
}
 800340a:	4618      	mov	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	40021000 	.word	0x40021000

08003418 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003420:	4b06      	ldr	r3, [pc, #24]	; (800343c <LL_RCC_SetSysClkSource+0x24>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f023 0203 	bic.w	r2, r3, #3
 8003428:	4904      	ldr	r1, [pc, #16]	; (800343c <LL_RCC_SetSysClkSource+0x24>)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4313      	orrs	r3, r2
 800342e:	604b      	str	r3, [r1, #4]
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	bc80      	pop	{r7}
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000

08003440 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003444:	4b03      	ldr	r3, [pc, #12]	; (8003454 <LL_RCC_GetSysClkSource+0x14>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 030c 	and.w	r3, r3, #12
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr
 8003454:	40021000 	.word	0x40021000

08003458 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003460:	4b06      	ldr	r3, [pc, #24]	; (800347c <LL_RCC_SetAHBPrescaler+0x24>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003468:	4904      	ldr	r1, [pc, #16]	; (800347c <LL_RCC_SetAHBPrescaler+0x24>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4313      	orrs	r3, r2
 800346e:	604b      	str	r3, [r1, #4]
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40021000 	.word	0x40021000

08003480 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003490:	4904      	ldr	r1, [pc, #16]	; (80034a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	bc80      	pop	{r7}
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000

080034a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80034b0:	4b06      	ldr	r3, [pc, #24]	; (80034cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034b8:	4904      	ldr	r1, [pc, #16]	; (80034cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40021000 	.word	0x40021000

080034d0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80034d4:	4b04      	ldr	r3, [pc, #16]	; (80034e8 <LL_RCC_PLL_Enable+0x18>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a03      	ldr	r2, [pc, #12]	; (80034e8 <LL_RCC_PLL_Enable+0x18>)
 80034da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034de:	6013      	str	r3, [r2, #0]
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr
 80034e8:	40021000 	.word	0x40021000

080034ec <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80034f0:	4b06      	ldr	r3, [pc, #24]	; (800350c <LL_RCC_PLL_IsReady+0x20>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034fc:	bf0c      	ite	eq
 80034fe:	2301      	moveq	r3, #1
 8003500:	2300      	movne	r3, #0
 8003502:	b2db      	uxtb	r3, r3
}
 8003504:	4618      	mov	r0, r3
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40021000 	.word	0x40021000

08003510 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800351a:	4b08      	ldr	r3, [pc, #32]	; (800353c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	430b      	orrs	r3, r1
 800352c:	4903      	ldr	r1, [pc, #12]	; (800353c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	40021000 	.word	0x40021000

08003540 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8003548:	4b06      	ldr	r3, [pc, #24]	; (8003564 <LL_FLASH_SetLatency+0x24>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 0207 	bic.w	r2, r3, #7
 8003550:	4904      	ldr	r1, [pc, #16]	; (8003564 <LL_FLASH_SetLatency+0x24>)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4313      	orrs	r3, r2
 8003556:	600b      	str	r3, [r1, #0]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40022000 	.word	0x40022000

08003568 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800356c:	4b03      	ldr	r3, [pc, #12]	; (800357c <LL_FLASH_GetLatency+0x14>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0307 	and.w	r3, r3, #7
}
 8003574:	4618      	mov	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	40022000 	.word	0x40022000

08003580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003584:	f000 fe3c 	bl	8004200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003588:	f000 f814 	bl	80035b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800358c:	f7fe fdb2 	bl	80020f4 <MX_GPIO_Init>
  MX_TIM4_Init();
 8003590:	f000 fc38 	bl	8003e04 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8003594:	f000 fd3a 	bl	800400c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003598:	f000 fd90 	bl	80040bc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800359c:	f000 fbc0 	bl	8003d20 <MX_TIM3_Init>
  MX_I2C1_Init();
 80035a0:	f7fe ff18 	bl	80023d4 <MX_I2C1_Init>
  MX_IWDG_Init();
 80035a4:	f7ff fa86 	bl	8002ab4 <MX_IWDG_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  Init();
 80035a8:	f000 f8bc 	bl	8003724 <Init>
  Loop();
 80035ac:	f7ff fadc 	bl	8002b68 <Loop>

  while (1)
 80035b0:	e7fe      	b.n	80035b0 <main+0x30>
	...

080035b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f7ff ffc1 	bl	8003540 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80035be:	bf00      	nop
 80035c0:	f7ff ffd2 	bl	8003568 <LL_FLASH_GetLatency>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1fa      	bne.n	80035c0 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 80035ca:	f7ff fee5 	bl	8003398 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80035ce:	bf00      	nop
 80035d0:	f7ff fef0 	bl	80033b4 <LL_RCC_HSE_IsReady>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d1fa      	bne.n	80035d0 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_LSI_Enable();
 80035da:	f7ff fefd 	bl	80033d8 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 80035de:	bf00      	nop
 80035e0:	f7ff ff08 	bl	80033f4 <LL_RCC_LSI_IsReady>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d1fa      	bne.n	80035e0 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_2);
 80035ea:	2100      	movs	r1, #0
 80035ec:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80035f0:	f7ff ff8e 	bl	8003510 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80035f4:	f7ff ff6c 	bl	80034d0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80035f8:	bf00      	nop
 80035fa:	f7ff ff77 	bl	80034ec <LL_RCC_PLL_IsReady>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b01      	cmp	r3, #1
 8003602:	d1fa      	bne.n	80035fa <SystemClock_Config+0x46>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8003604:	2080      	movs	r0, #128	; 0x80
 8003606:	f7ff ff27 	bl	8003458 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800360a:	2000      	movs	r0, #0
 800360c:	f7ff ff38 	bl	8003480 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8003610:	2000      	movs	r0, #0
 8003612:	f7ff ff49 	bl	80034a8 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8003616:	2002      	movs	r0, #2
 8003618:	f7ff fefe 	bl	8003418 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800361c:	bf00      	nop
 800361e:	f7ff ff0f 	bl	8003440 <LL_RCC_GetSysClkSource>
 8003622:	4603      	mov	r3, r0
 8003624:	2b08      	cmp	r3, #8
 8003626:	d1fa      	bne.n	800361e <SystemClock_Config+0x6a>
  {

  }
  LL_SetSystemCoreClock(8000000);
 8003628:	4806      	ldr	r0, [pc, #24]	; (8003644 <SystemClock_Config+0x90>)
 800362a:	f003 fe95 	bl	8007358 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800362e:	200f      	movs	r0, #15
 8003630:	f000 fdfc 	bl	800422c <HAL_InitTick>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800363a:	f000 f805 	bl	8003648 <Error_Handler>
  }
}
 800363e:	bf00      	nop
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	007a1200 	.word	0x007a1200

08003648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800364c:	b672      	cpsid	i
}
 800364e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();


  while (1)
 8003650:	e7fe      	b.n	8003650 <Error_Handler+0x8>

08003652 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f043 0201 	orr.w	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1a      	ldr	r2, [r3, #32]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	621a      	str	r2, [r3, #32]
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	60da      	str	r2, [r3, #12]
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <LL_GPIO_SetOutputPin>:
{
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
 80036b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	0a1b      	lsrs	r3, r3, #8
 80036bc:	b29a      	uxth	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	611a      	str	r2, [r3, #16]
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <LL_GPIO_ResetOutputPin>:
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	b29a      	uxth	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	615a      	str	r2, [r3, #20]
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b085      	sub	sp, #20
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	60fb      	str	r3, [r7, #12]
  uint32_t pinmask = ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	0a1b      	lsrs	r3, r3, #8
 80036fe:	b29b      	uxth	r3, r3
 8003700:	60bb      	str	r3, [r7, #8]
  WRITE_REG(GPIOx->BSRR, ((odr & pinmask) << 16u) | (~odr & pinmask));
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4013      	ands	r3, r2
 8003708:	041a      	lsls	r2, r3, #16
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	43d9      	mvns	r1, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	400b      	ands	r3, r1
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	611a      	str	r2, [r3, #16]
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr
	...

08003724 <Init>:

extern TIM_HandleTypeDef htim3;
extern UART_HandleTypeDef huart2;
//  
void Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af02      	add	r7, sp, #8
	sprintf(msg, "\r\nStart init OK\r\n");
 800372a:	4928      	ldr	r1, [pc, #160]	; (80037cc <Init+0xa8>)
 800372c:	4828      	ldr	r0, [pc, #160]	; (80037d0 <Init+0xac>)
 800372e:	f005 fac1 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg);
 8003732:	4827      	ldr	r0, [pc, #156]	; (80037d0 <Init+0xac>)
 8003734:	f000 fc08 	bl	8003f48 <UART_TX_Str>
//   4       
	LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH1);
 8003738:	2101      	movs	r1, #1
 800373a:	4826      	ldr	r0, [pc, #152]	; (80037d4 <Init+0xb0>)
 800373c:	f7ff ff98 	bl	8003670 <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableCounter(TIM4);
 8003740:	4824      	ldr	r0, [pc, #144]	; (80037d4 <Init+0xb0>)
 8003742:	f7ff ff86 	bl	8003652 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM4);  				//  
 8003746:	4823      	ldr	r0, [pc, #140]	; (80037d4 <Init+0xb0>)
 8003748:	f7ff ffa2 	bl	8003690 <LL_TIM_EnableIT_UPDATE>

	LCD_ini();
 800374c:	f7ff fdc6 	bl	80032dc <LCD_ini>
	sprintf(msg, "LCD init OK\r\n");
 8003750:	4921      	ldr	r1, [pc, #132]	; (80037d8 <Init+0xb4>)
 8003752:	481f      	ldr	r0, [pc, #124]	; (80037d0 <Init+0xac>)
 8003754:	f005 faae 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg);
 8003758:	481d      	ldr	r0, [pc, #116]	; (80037d0 <Init+0xac>)
 800375a:	f000 fbf5 	bl	8003f48 <UART_TX_Str>

	BMP280_Init();
 800375e:	f7fe fa93 	bl	8001c88 <BMP280_Init>
	sprintf(msg, "\r\nBMP280 init OK\r\n");
 8003762:	491e      	ldr	r1, [pc, #120]	; (80037dc <Init+0xb8>)
 8003764:	481a      	ldr	r0, [pc, #104]	; (80037d0 <Init+0xac>)
 8003766:	f005 faa5 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg);
 800376a:	4819      	ldr	r0, [pc, #100]	; (80037d0 <Init+0xac>)
 800376c:	f000 fbec 	bl	8003f48 <UART_TX_Str>

	ccs811_init();
 8003770:	f7fe faf2 	bl	8001d58 <ccs811_init>

//	LL_mDelay(2000);
	hdc1080_Setup();
 8003774:	f7fe fd02 	bl	800217c <hdc1080_Setup>
	sprintf(msg, "\r\nHDC1080 init OK\r\n");
 8003778:	4919      	ldr	r1, [pc, #100]	; (80037e0 <Init+0xbc>)
 800377a:	4815      	ldr	r0, [pc, #84]	; (80037d0 <Init+0xac>)
 800377c:	f005 fa9a 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg);
 8003780:	4813      	ldr	r0, [pc, #76]	; (80037d0 <Init+0xac>)
 8003782:	f000 fbe1 	bl	8003f48 <UART_TX_Str>

//  UART2  TIM3   ModBus RTU
	MT_PORT_SetTimerModule(&htim3);
 8003786:	4817      	ldr	r0, [pc, #92]	; (80037e4 <Init+0xc0>)
 8003788:	f004 fb7c 	bl	8007e84 <MT_PORT_SetTimerModule>
	MT_PORT_SetUartModule(&huart2);
 800378c:	4816      	ldr	r0, [pc, #88]	; (80037e8 <Init+0xc4>)
 800378e:	f004 fb87 	bl	8007ea0 <MT_PORT_SetUartModule>

	eMBErrorCode eStatus;
	eStatus = eMBInit(MB_RTU, 0x01, 0, 9600, MB_PAR_NONE);	// 0x0A  Slave 
 8003792:	2300      	movs	r3, #0
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800379a:	2200      	movs	r2, #0
 800379c:	2101      	movs	r1, #1
 800379e:	2000      	movs	r0, #0
 80037a0:	f004 f9f8 	bl	8007b94 <eMBInit>
 80037a4:	4603      	mov	r3, r0
 80037a6:	71fb      	strb	r3, [r7, #7]
	eStatus = eMBEnable();
 80037a8:	f004 fa70 	bl	8007c8c <eMBEnable>
 80037ac:	4603      	mov	r3, r0
 80037ae:	71fb      	strb	r3, [r7, #7]
	{
	    // Error handling
	}

	//  RS-485
	rs485Off();
 80037b0:	f000 f836 	bl	8003820 <rs485Off>

	sprintf(msg, "\r\n\r\nInit OK\r\n");
 80037b4:	490d      	ldr	r1, [pc, #52]	; (80037ec <Init+0xc8>)
 80037b6:	4806      	ldr	r0, [pc, #24]	; (80037d0 <Init+0xac>)
 80037b8:	f005 fa7c 	bl	8008cb4 <siprintf>
	UART_TX_Str((uint8_t*)msg);
 80037bc:	4804      	ldr	r0, [pc, #16]	; (80037d0 <Init+0xac>)
 80037be:	f000 fbc3 	bl	8003f48 <UART_TX_Str>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	08009be0 	.word	0x08009be0
 80037d0:	200001b8 	.word	0x200001b8
 80037d4:	40000800 	.word	0x40000800
 80037d8:	08009bf4 	.word	0x08009bf4
 80037dc:	08009c04 	.word	0x08009c04
 80037e0:	08009c18 	.word	0x08009c18
 80037e4:	2000033c 	.word	0x2000033c
 80037e8:	20000384 	.word	0x20000384
 80037ec:	08009c2c 	.word	0x08009c2c

080037f0 <ledTog>:
{
	LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
}

void ledTog(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
	LL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 80037f4:	4902      	ldr	r1, [pc, #8]	; (8003800 <ledTog+0x10>)
 80037f6:	4803      	ldr	r0, [pc, #12]	; (8003804 <ledTog+0x14>)
 80037f8:	f7ff ff77 	bl	80036ea <LL_GPIO_TogglePin>
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	04200020 	.word	0x04200020
 8003804:	40011000 	.word	0x40011000

08003808 <rs485On>:

//   / RS485
void rs485On(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(TxRxRs485_GPIO_Port, TxRxRs485_Pin);
 800380c:	f241 0110 	movw	r1, #4112	; 0x1010
 8003810:	4802      	ldr	r0, [pc, #8]	; (800381c <rs485On+0x14>)
 8003812:	f7ff ff4c 	bl	80036ae <LL_GPIO_SetOutputPin>
}
 8003816:	bf00      	nop
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40010800 	.word	0x40010800

08003820 <rs485Off>:

void rs485Off(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(TxRxRs485_GPIO_Port, TxRxRs485_Pin);
 8003824:	f241 0110 	movw	r1, #4112	; 0x1010
 8003828:	4802      	ldr	r0, [pc, #8]	; (8003834 <rs485Off+0x14>)
 800382a:	f7ff ff4f 	bl	80036cc <LL_GPIO_ResetOutputPin>
}
 800382e:	bf00      	nop
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40010800 	.word	0x40010800

08003838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800383e:	4b15      	ldr	r3, [pc, #84]	; (8003894 <HAL_MspInit+0x5c>)
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	4a14      	ldr	r2, [pc, #80]	; (8003894 <HAL_MspInit+0x5c>)
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	6193      	str	r3, [r2, #24]
 800384a:	4b12      	ldr	r3, [pc, #72]	; (8003894 <HAL_MspInit+0x5c>)
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003856:	4b0f      	ldr	r3, [pc, #60]	; (8003894 <HAL_MspInit+0x5c>)
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	4a0e      	ldr	r2, [pc, #56]	; (8003894 <HAL_MspInit+0x5c>)
 800385c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003860:	61d3      	str	r3, [r2, #28]
 8003862:	4b0c      	ldr	r3, [pc, #48]	; (8003894 <HAL_MspInit+0x5c>)
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800386e:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <HAL_MspInit+0x60>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	4a04      	ldr	r2, [pc, #16]	; (8003898 <HAL_MspInit+0x60>)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr
 8003894:	40021000 	.word	0x40021000
 8003898:	40010000 	.word	0x40010000

0800389c <LL_TIM_ClearFlag_UPDATE>:
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f06f 0201 	mvn.w	r2, #1
 80038aa:	611a      	str	r2, [r3, #16]
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr

080038b6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038b6:	b480      	push	{r7}
 80038b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038ba:	e7fe      	b.n	80038ba <NMI_Handler+0x4>

080038bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c0:	e7fe      	b.n	80038c0 <HardFault_Handler+0x4>

080038c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038c2:	b480      	push	{r7}
 80038c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038c6:	e7fe      	b.n	80038c6 <MemManage_Handler+0x4>

080038c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038cc:	e7fe      	b.n	80038cc <BusFault_Handler+0x4>

080038ce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038ce:	b480      	push	{r7}
 80038d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038d2:	e7fe      	b.n	80038d2 <UsageFault_Handler+0x4>

080038d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr

080038e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038f0:	bf00      	nop
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038fc:	f000 fcc6 	bl	800428c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003900:	bf00      	nop
 8003902:	bd80      	pop	{r7, pc}

08003904 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003908:	4802      	ldr	r0, [pc, #8]	; (8003914 <TIM3_IRQHandler+0x10>)
 800390a:	f001 f9cb 	bl	8004ca4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	2000033c 	.word	0x2000033c

08003918 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM4);
 800391c:	4803      	ldr	r0, [pc, #12]	; (800392c <TIM4_IRQHandler+0x14>)
 800391e:	f7ff ffbd 	bl	800389c <LL_TIM_ClearFlag_UPDATE>
	Callback_Tim4();
 8003922:	f7ff f93f 	bl	8002ba4 <Callback_Tim4>
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40000800 	.word	0x40000800

08003930 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003934:	4802      	ldr	r0, [pc, #8]	; (8003940 <USART2_IRQHandler+0x10>)
 8003936:	f002 f8c5 	bl	8005ac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000384 	.word	0x20000384

08003944 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return 1;
 8003948:	2301      	movs	r3, #1
}
 800394a:	4618      	mov	r0, r3
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <_kill>:

int _kill(int pid, int sig)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800395c:	f004 fe6a 	bl	8008634 <__errno>
 8003960:	4603      	mov	r3, r0
 8003962:	2216      	movs	r2, #22
 8003964:	601a      	str	r2, [r3, #0]
  return -1;
 8003966:	f04f 33ff 	mov.w	r3, #4294967295
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <_exit>:

void _exit (int status)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800397a:	f04f 31ff 	mov.w	r1, #4294967295
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff ffe7 	bl	8003952 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003984:	e7fe      	b.n	8003984 <_exit+0x12>

08003986 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b086      	sub	sp, #24
 800398a:	af00      	add	r7, sp, #0
 800398c:	60f8      	str	r0, [r7, #12]
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
 8003996:	e00a      	b.n	80039ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003998:	f3af 8000 	nop.w
 800399c:	4601      	mov	r1, r0
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	60ba      	str	r2, [r7, #8]
 80039a4:	b2ca      	uxtb	r2, r1
 80039a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	3301      	adds	r3, #1
 80039ac:	617b      	str	r3, [r7, #20]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	dbf0      	blt.n	8003998 <_read+0x12>
  }

  return len;
 80039b6:	687b      	ldr	r3, [r7, #4]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	e009      	b.n	80039e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	60ba      	str	r2, [r7, #8]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	4618      	mov	r0, r3
 80039dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3301      	adds	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	dbf1      	blt.n	80039d2 <_write+0x12>
  }
  return len;
 80039ee:	687b      	ldr	r3, [r7, #4]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <_close>:

int _close(int file)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bc80      	pop	{r7}
 8003a0c:	4770      	bx	lr

08003a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
 8003a16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a1e:	605a      	str	r2, [r3, #4]
  return 0;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr

08003a2c <_isatty>:

int _isatty(int file)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a34:	2301      	movs	r3, #1
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr

08003a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr

08003a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <_sbrk+0x5c>)
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <_sbrk+0x60>)
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a6c:	4b13      	ldr	r3, [pc, #76]	; (8003abc <_sbrk+0x64>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d102      	bne.n	8003a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a74:	4b11      	ldr	r3, [pc, #68]	; (8003abc <_sbrk+0x64>)
 8003a76:	4a12      	ldr	r2, [pc, #72]	; (8003ac0 <_sbrk+0x68>)
 8003a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a7a:	4b10      	ldr	r3, [pc, #64]	; (8003abc <_sbrk+0x64>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4413      	add	r3, r2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d207      	bcs.n	8003a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a88:	f004 fdd4 	bl	8008634 <__errno>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	220c      	movs	r2, #12
 8003a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a92:	f04f 33ff 	mov.w	r3, #4294967295
 8003a96:	e009      	b.n	8003aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a98:	4b08      	ldr	r3, [pc, #32]	; (8003abc <_sbrk+0x64>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a9e:	4b07      	ldr	r3, [pc, #28]	; (8003abc <_sbrk+0x64>)
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	4a05      	ldr	r2, [pc, #20]	; (8003abc <_sbrk+0x64>)
 8003aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	20005000 	.word	0x20005000
 8003ab8:	00000400 	.word	0x00000400
 8003abc:	20000338 	.word	0x20000338
 8003ac0:	20000550 	.word	0x20000550

08003ac4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ac8:	bf00      	nop
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <__NVIC_GetPriorityGrouping>:
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ad4:	4b04      	ldr	r3, [pc, #16]	; (8003ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	0a1b      	lsrs	r3, r3, #8
 8003ada:	f003 0307 	and.w	r3, r3, #7
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <__NVIC_EnableIRQ>:
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	4603      	mov	r3, r0
 8003af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	db0b      	blt.n	8003b16 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	f003 021f 	and.w	r2, r3, #31
 8003b04:	4906      	ldr	r1, [pc, #24]	; (8003b20 <__NVIC_EnableIRQ+0x34>)
 8003b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0a:	095b      	lsrs	r3, r3, #5
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b16:	bf00      	nop
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc80      	pop	{r7}
 8003b1e:	4770      	bx	lr
 8003b20:	e000e100 	.word	0xe000e100

08003b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	6039      	str	r1, [r7, #0]
 8003b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0a      	blt.n	8003b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	490c      	ldr	r1, [pc, #48]	; (8003b70 <__NVIC_SetPriority+0x4c>)
 8003b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b42:	0112      	lsls	r2, r2, #4
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	440b      	add	r3, r1
 8003b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b4c:	e00a      	b.n	8003b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	4908      	ldr	r1, [pc, #32]	; (8003b74 <__NVIC_SetPriority+0x50>)
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	3b04      	subs	r3, #4
 8003b5c:	0112      	lsls	r2, r2, #4
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	440b      	add	r3, r1
 8003b62:	761a      	strb	r2, [r3, #24]
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bc80      	pop	{r7}
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	e000e100 	.word	0xe000e100
 8003b74:	e000ed00 	.word	0xe000ed00

08003b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b089      	sub	sp, #36	; 0x24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	f1c3 0307 	rsb	r3, r3, #7
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	bf28      	it	cs
 8003b96:	2304      	movcs	r3, #4
 8003b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	2b06      	cmp	r3, #6
 8003ba0:	d902      	bls.n	8003ba8 <NVIC_EncodePriority+0x30>
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	3b03      	subs	r3, #3
 8003ba6:	e000      	b.n	8003baa <NVIC_EncodePriority+0x32>
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bac:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	401a      	ands	r2, r3
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bca:	43d9      	mvns	r1, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd0:	4313      	orrs	r3, r2
         );
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3724      	adds	r7, #36	; 0x24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr

08003bdc <LL_APB1_GRP1_EnableClock>:
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003be4:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003be6:	69da      	ldr	r2, [r3, #28]
 8003be8:	4907      	ldr	r1, [pc, #28]	; (8003c08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003bf0:	4b05      	ldr	r3, [pc, #20]	; (8003c08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003bf2:	69da      	ldr	r2, [r3, #28]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
}
 8003bfc:	bf00      	nop
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40021000 	.word	0x40021000

08003c0c <LL_TIM_DisableARRPreload>:
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	601a      	str	r2, [r3, #0]
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr
	...

08003c2c <LL_TIM_OC_DisableFast>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d01c      	beq.n	8003c76 <LL_TIM_OC_DisableFast+0x4a>
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d017      	beq.n	8003c72 <LL_TIM_OC_DisableFast+0x46>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b10      	cmp	r3, #16
 8003c46:	d012      	beq.n	8003c6e <LL_TIM_OC_DisableFast+0x42>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	2b40      	cmp	r3, #64	; 0x40
 8003c4c:	d00d      	beq.n	8003c6a <LL_TIM_OC_DisableFast+0x3e>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c54:	d007      	beq.n	8003c66 <LL_TIM_OC_DisableFast+0x3a>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5c:	d101      	bne.n	8003c62 <LL_TIM_OC_DisableFast+0x36>
 8003c5e:	2305      	movs	r3, #5
 8003c60:	e00a      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c62:	2306      	movs	r3, #6
 8003c64:	e008      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c66:	2304      	movs	r3, #4
 8003c68:	e006      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e004      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e002      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c72:	2301      	movs	r3, #1
 8003c74:	e000      	b.n	8003c78 <LL_TIM_OC_DisableFast+0x4c>
 8003c76:	2300      	movs	r3, #0
 8003c78:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3318      	adds	r3, #24
 8003c7e:	4619      	mov	r1, r3
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <LL_TIM_OC_DisableFast+0x80>)
 8003c84:	5cd3      	ldrb	r3, [r2, r3]
 8003c86:	440b      	add	r3, r1
 8003c88:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	4907      	ldr	r1, [pc, #28]	; (8003cb0 <LL_TIM_OC_DisableFast+0x84>)
 8003c92:	5ccb      	ldrb	r3, [r1, r3]
 8003c94:	4619      	mov	r1, r3
 8003c96:	2304      	movs	r3, #4
 8003c98:	408b      	lsls	r3, r1
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	401a      	ands	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	601a      	str	r2, [r3, #0]
}
 8003ca2:	bf00      	nop
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr
 8003cac:	08009d38 	.word	0x08009d38
 8003cb0:	08009d40 	.word	0x08009d40

08003cb4 <LL_TIM_SetClockSource>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cc6:	f023 0307 	bic.w	r3, r3, #7
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	609a      	str	r2, [r3, #8]
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr

08003cdc <LL_TIM_SetTriggerOutput>:
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	605a      	str	r2, [r3, #4]
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr

08003d00 <LL_TIM_DisableMasterSlaveMode>:
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	609a      	str	r2, [r3, #8]
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bc80      	pop	{r7}
 8003d1c:	4770      	bx	lr
	...

08003d20 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08e      	sub	sp, #56	; 0x38
 8003d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	605a      	str	r2, [r3, #4]
 8003d30:	609a      	str	r2, [r3, #8]
 8003d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d34:	f107 0320 	add.w	r3, r7, #32
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d3e:	1d3b      	adds	r3, r7, #4
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	605a      	str	r2, [r3, #4]
 8003d46:	609a      	str	r2, [r3, #8]
 8003d48:	60da      	str	r2, [r3, #12]
 8003d4a:	611a      	str	r2, [r3, #16]
 8003d4c:	615a      	str	r2, [r3, #20]
 8003d4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d50:	4b2a      	ldr	r3, [pc, #168]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d52:	4a2b      	ldr	r2, [pc, #172]	; (8003e00 <MX_TIM3_Init+0xe0>)
 8003d54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8003d56:	4b29      	ldr	r3, [pc, #164]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d58:	224f      	movs	r2, #79	; 0x4f
 8003d5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d5c:	4b27      	ldr	r3, [pc, #156]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5;
 8003d62:	4b26      	ldr	r3, [pc, #152]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d64:	2205      	movs	r2, #5
 8003d66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d68:	4b24      	ldr	r3, [pc, #144]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d6e:	4b23      	ldr	r3, [pc, #140]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003d74:	4821      	ldr	r0, [pc, #132]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d76:	f000 fe6d 	bl	8004a54 <HAL_TIM_Base_Init>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8003d80:	f7ff fc62 	bl	8003648 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d88:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d8e:	4619      	mov	r1, r3
 8003d90:	481a      	ldr	r0, [pc, #104]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003d92:	f001 f8eb 	bl	8004f6c <HAL_TIM_ConfigClockSource>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8003d9c:	f7ff fc54 	bl	8003648 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8003da0:	4816      	ldr	r0, [pc, #88]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003da2:	f000 ff27 	bl	8004bf4 <HAL_TIM_OC_Init>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8003dac:	f7ff fc4c 	bl	8003648 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003db0:	2300      	movs	r3, #0
 8003db2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003db4:	2300      	movs	r3, #0
 8003db6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003db8:	f107 0320 	add.w	r3, r7, #32
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	480f      	ldr	r0, [pc, #60]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003dc0:	f001 fc40 	bl	8005644 <HAL_TIMEx_MasterConfigSynchronization>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8003dca:	f7ff fc3d 	bl	8003648 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003dde:	1d3b      	adds	r3, r7, #4
 8003de0:	2200      	movs	r2, #0
 8003de2:	4619      	mov	r1, r3
 8003de4:	4805      	ldr	r0, [pc, #20]	; (8003dfc <MX_TIM3_Init+0xdc>)
 8003de6:	f001 f865 	bl	8004eb4 <HAL_TIM_OC_ConfigChannel>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8003df0:	f7ff fc2a 	bl	8003648 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003df4:	bf00      	nop
 8003df6:	3738      	adds	r7, #56	; 0x38
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	2000033c 	.word	0x2000033c
 8003e00:	40000400 	.word	0x40000400

08003e04 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08e      	sub	sp, #56	; 0x38
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	605a      	str	r2, [r3, #4]
 8003e14:	609a      	str	r2, [r3, #8]
 8003e16:	60da      	str	r2, [r3, #12]
 8003e18:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003e1a:	1d3b      	adds	r3, r7, #4
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	2100      	movs	r1, #0
 8003e20:	4618      	mov	r0, r3
 8003e22:	f004 fc51 	bl	80086c8 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8003e26:	2004      	movs	r0, #4
 8003e28:	f7ff fed8 	bl	8003bdc <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003e2c:	f7ff fe50 	bl	8003ad0 <__NVIC_GetPriorityGrouping>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2200      	movs	r2, #0
 8003e34:	2100      	movs	r1, #0
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7ff fe9e 	bl	8003b78 <NVIC_EncodePriority>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	4619      	mov	r1, r3
 8003e40:	201e      	movs	r0, #30
 8003e42:	f7ff fe6f 	bl	8003b24 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8003e46:	201e      	movs	r0, #30
 8003e48:	f7ff fe50 	bl	8003aec <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 6999;
 8003e4c:	f641 3357 	movw	r3, #6999	; 0x1b57
 8003e50:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003e52:	2300      	movs	r3, #0
 8003e54:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 6999;
 8003e56:	f641 3357 	movw	r3, #6999	; 0x1b57
 8003e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e64:	4619      	mov	r1, r3
 8003e66:	4814      	ldr	r0, [pc, #80]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003e68:	f002 ff30 	bl	8006ccc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8003e6c:	4812      	ldr	r0, [pc, #72]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003e6e:	f7ff fecd 	bl	8003c0c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003e72:	2100      	movs	r1, #0
 8003e74:	4810      	ldr	r0, [pc, #64]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003e76:	f7ff ff1d 	bl	8003cb4 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003e8e:	1d3b      	adds	r3, r7, #4
 8003e90:	461a      	mov	r2, r3
 8003e92:	2101      	movs	r1, #1
 8003e94:	4808      	ldr	r0, [pc, #32]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003e96:	f002 ff77 	bl	8006d88 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	4806      	ldr	r0, [pc, #24]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003e9e:	f7ff fec5 	bl	8003c2c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4804      	ldr	r0, [pc, #16]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003ea6:	f7ff ff19 	bl	8003cdc <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8003eaa:	4803      	ldr	r0, [pc, #12]	; (8003eb8 <MX_TIM4_Init+0xb4>)
 8003eac:	f7ff ff28 	bl	8003d00 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003eb0:	bf00      	nop
 8003eb2:	3738      	adds	r7, #56	; 0x38
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40000800 	.word	0x40000800

08003ebc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	; (8003f00 <HAL_TIM_Base_MspInit+0x44>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d113      	bne.n	8003ef6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ece:	4b0d      	ldr	r3, [pc, #52]	; (8003f04 <HAL_TIM_Base_MspInit+0x48>)
 8003ed0:	69db      	ldr	r3, [r3, #28]
 8003ed2:	4a0c      	ldr	r2, [pc, #48]	; (8003f04 <HAL_TIM_Base_MspInit+0x48>)
 8003ed4:	f043 0302 	orr.w	r3, r3, #2
 8003ed8:	61d3      	str	r3, [r2, #28]
 8003eda:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <HAL_TIM_Base_MspInit+0x48>)
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2100      	movs	r1, #0
 8003eea:	201d      	movs	r0, #29
 8003eec:	f000 fac1 	bl	8004472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ef0:	201d      	movs	r0, #29
 8003ef2:	f000 fada 	bl	80044aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003ef6:	bf00      	nop
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	40000400 	.word	0x40000400
 8003f04:	40021000 	.word	0x40021000

08003f08 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f18:	2b80      	cmp	r3, #128	; 0x80
 8003f1a:	bf0c      	ite	eq
 8003f1c:	2301      	moveq	r3, #1
 8003f1e:	2300      	movne	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bc80      	pop	{r7}
 8003f2a:	4770      	bx	lr

08003f2c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003f38:	78fa      	ldrb	r2, [r7, #3]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	605a      	str	r2, [r3, #4]
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr

08003f48 <UART_TX_Str>:
 */

#include "uart_usb.h"

void UART_TX_Str(uint8_t* dt)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
	uint8_t ind = 0;
 8003f50:	2300      	movs	r3, #0
 8003f52:	73fb      	strb	r3, [r7, #15]

	while ((*(uint8_t*) (dt+ind) != '\0'))
 8003f54:	e011      	b.n	8003f7a <UART_TX_Str+0x32>
	{
		while (!LL_USART_IsActiveFlag_TXE(USART1)) {}
 8003f56:	bf00      	nop
 8003f58:	480d      	ldr	r0, [pc, #52]	; (8003f90 <UART_TX_Str+0x48>)
 8003f5a:	f7ff ffd5 	bl	8003f08 <LL_USART_IsActiveFlag_TXE>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0f9      	beq.n	8003f58 <UART_TX_Str+0x10>
		LL_USART_TransmitData8(USART1,*(uint8_t*) (dt+ind));
 8003f64:	7bfb      	ldrb	r3, [r7, #15]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	4413      	add	r3, r2
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4808      	ldr	r0, [pc, #32]	; (8003f90 <UART_TX_Str+0x48>)
 8003f70:	f7ff ffdc 	bl	8003f2c <LL_USART_TransmitData8>

		ind++;
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
 8003f76:	3301      	adds	r3, #1
 8003f78:	73fb      	strb	r3, [r7, #15]
	while ((*(uint8_t*) (dt+ind) != '\0'))
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	4413      	add	r3, r2
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1e7      	bne.n	8003f56 <UART_TX_Str+0xe>
	}
	return;
 8003f86:	bf00      	nop
}
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40013800 	.word	0x40013800

08003f94 <LL_APB2_GRP1_EnableClock>:
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003f9c:	4b08      	ldr	r3, [pc, #32]	; (8003fc0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003f9e:	699a      	ldr	r2, [r3, #24]
 8003fa0:	4907      	ldr	r1, [pc, #28]	; (8003fc0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003fa8:	4b05      	ldr	r3, [pc, #20]	; (8003fc0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003faa:	699a      	ldr	r2, [r3, #24]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000

08003fc4 <LL_USART_Enable>:
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	60da      	str	r2, [r3, #12]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr

08003fe2 <LL_USART_ConfigAsyncMode>:
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	615a      	str	r2, [r3, #20]
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	bc80      	pop	{r7}
 800400a:	4770      	bx	lr

0800400c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b08c      	sub	sp, #48	; 0x30
 8004010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004012:	f107 0314 	add.w	r3, r7, #20
 8004016:	2200      	movs	r2, #0
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	605a      	str	r2, [r3, #4]
 800401c:	609a      	str	r2, [r3, #8]
 800401e:	60da      	str	r2, [r3, #12]
 8004020:	611a      	str	r2, [r3, #16]
 8004022:	615a      	str	r2, [r3, #20]
 8004024:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004026:	463b      	mov	r3, r7
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	605a      	str	r2, [r3, #4]
 800402e:	609a      	str	r2, [r3, #8]
 8004030:	60da      	str	r2, [r3, #12]
 8004032:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8004034:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004038:	f7ff ffac 	bl	8003f94 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800403c:	2004      	movs	r0, #4
 800403e:	f7ff ffa9 	bl	8003f94 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004042:	4b1a      	ldr	r3, [pc, #104]	; (80040ac <MX_USART1_UART_Init+0xa0>)
 8004044:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004046:	2309      	movs	r3, #9
 8004048:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800404a:	2303      	movs	r3, #3
 800404c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004052:	463b      	mov	r3, r7
 8004054:	4619      	mov	r1, r3
 8004056:	4816      	ldr	r0, [pc, #88]	; (80040b0 <MX_USART1_UART_Init+0xa4>)
 8004058:	f002 fb34 	bl	80066c4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800405c:	4b15      	ldr	r3, [pc, #84]	; (80040b4 <MX_USART1_UART_Init+0xa8>)
 800405e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8004060:	2304      	movs	r3, #4
 8004062:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004064:	463b      	mov	r3, r7
 8004066:	4619      	mov	r1, r3
 8004068:	4811      	ldr	r0, [pc, #68]	; (80040b0 <MX_USART1_UART_Init+0xa4>)
 800406a:	f002 fb2b 	bl	80066c4 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 800406e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8004072:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004074:	2300      	movs	r3, #0
 8004076:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004078:	2300      	movs	r3, #0
 800407a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800407c:	2300      	movs	r3, #0
 800407e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004080:	230c      	movs	r3, #12
 8004082:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004084:	2300      	movs	r3, #0
 8004086:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004088:	2300      	movs	r3, #0
 800408a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 800408c:	f107 0314 	add.w	r3, r7, #20
 8004090:	4619      	mov	r1, r3
 8004092:	4809      	ldr	r0, [pc, #36]	; (80040b8 <MX_USART1_UART_Init+0xac>)
 8004094:	f003 f8dc 	bl	8007250 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8004098:	4807      	ldr	r0, [pc, #28]	; (80040b8 <MX_USART1_UART_Init+0xac>)
 800409a:	f7ff ffa2 	bl	8003fe2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 800409e:	4806      	ldr	r0, [pc, #24]	; (80040b8 <MX_USART1_UART_Init+0xac>)
 80040a0:	f7ff ff90 	bl	8003fc4 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80040a4:	bf00      	nop
 80040a6:	3730      	adds	r7, #48	; 0x30
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	04020002 	.word	0x04020002
 80040b0:	40010800 	.word	0x40010800
 80040b4:	04040004 	.word	0x04040004
 80040b8:	40013800 	.word	0x40013800

080040bc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80040c0:	4b11      	ldr	r3, [pc, #68]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040c2:	4a12      	ldr	r2, [pc, #72]	; (800410c <MX_USART2_UART_Init+0x50>)
 80040c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80040c6:	4b10      	ldr	r3, [pc, #64]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040c8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80040cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80040ce:	4b0e      	ldr	r3, [pc, #56]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80040d4:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80040da:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040dc:	2200      	movs	r2, #0
 80040de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80040e0:	4b09      	ldr	r3, [pc, #36]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040e2:	220c      	movs	r2, #12
 80040e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80040ec:	4b06      	ldr	r3, [pc, #24]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040f2:	4805      	ldr	r0, [pc, #20]	; (8004108 <MX_USART2_UART_Init+0x4c>)
 80040f4:	f001 fb16 	bl	8005724 <HAL_UART_Init>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80040fe:	f7ff faa3 	bl	8003648 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004102:	bf00      	nop
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000384 	.word	0x20000384
 800410c:	40004400 	.word	0x40004400

08004110 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004118:	f107 0310 	add.w	r3, r7, #16
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	605a      	str	r2, [r3, #4]
 8004122:	609a      	str	r2, [r3, #8]
 8004124:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a1f      	ldr	r2, [pc, #124]	; (80041a8 <HAL_UART_MspInit+0x98>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d137      	bne.n	80041a0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004130:	4b1e      	ldr	r3, [pc, #120]	; (80041ac <HAL_UART_MspInit+0x9c>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	4a1d      	ldr	r2, [pc, #116]	; (80041ac <HAL_UART_MspInit+0x9c>)
 8004136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800413a:	61d3      	str	r3, [r2, #28]
 800413c:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_UART_MspInit+0x9c>)
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004148:	4b18      	ldr	r3, [pc, #96]	; (80041ac <HAL_UART_MspInit+0x9c>)
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	4a17      	ldr	r2, [pc, #92]	; (80041ac <HAL_UART_MspInit+0x9c>)
 800414e:	f043 0304 	orr.w	r3, r3, #4
 8004152:	6193      	str	r3, [r2, #24]
 8004154:	4b15      	ldr	r3, [pc, #84]	; (80041ac <HAL_UART_MspInit+0x9c>)
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	f003 0304 	and.w	r3, r3, #4
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004160:	2304      	movs	r3, #4
 8004162:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004164:	2302      	movs	r3, #2
 8004166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004168:	2303      	movs	r3, #3
 800416a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800416c:	f107 0310 	add.w	r3, r7, #16
 8004170:	4619      	mov	r1, r3
 8004172:	480f      	ldr	r0, [pc, #60]	; (80041b0 <HAL_UART_MspInit+0xa0>)
 8004174:	f000 fa66 	bl	8004644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004178:	2308      	movs	r3, #8
 800417a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800417c:	2300      	movs	r3, #0
 800417e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	2300      	movs	r3, #0
 8004182:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004184:	f107 0310 	add.w	r3, r7, #16
 8004188:	4619      	mov	r1, r3
 800418a:	4809      	ldr	r0, [pc, #36]	; (80041b0 <HAL_UART_MspInit+0xa0>)
 800418c:	f000 fa5a 	bl	8004644 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004190:	2200      	movs	r2, #0
 8004192:	2100      	movs	r1, #0
 8004194:	2026      	movs	r0, #38	; 0x26
 8004196:	f000 f96c 	bl	8004472 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800419a:	2026      	movs	r0, #38	; 0x26
 800419c:	f000 f985 	bl	80044aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80041a0:	bf00      	nop
 80041a2:	3720      	adds	r7, #32
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40004400 	.word	0x40004400
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40010800 	.word	0x40010800

080041b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80041b4:	f7ff fc86 	bl	8003ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041b8:	480b      	ldr	r0, [pc, #44]	; (80041e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80041ba:	490c      	ldr	r1, [pc, #48]	; (80041ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80041bc:	4a0c      	ldr	r2, [pc, #48]	; (80041f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80041be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041c0:	e002      	b.n	80041c8 <LoopCopyDataInit>

080041c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041c6:	3304      	adds	r3, #4

080041c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041cc:	d3f9      	bcc.n	80041c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041ce:	4a09      	ldr	r2, [pc, #36]	; (80041f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80041d0:	4c09      	ldr	r4, [pc, #36]	; (80041f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80041d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041d4:	e001      	b.n	80041da <LoopFillZerobss>

080041d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041d8:	3204      	adds	r2, #4

080041da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041dc:	d3fb      	bcc.n	80041d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80041de:	f004 fa41 	bl	8008664 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80041e2:	f7ff f9cd 	bl	8003580 <main>
  bx lr
 80041e6:	4770      	bx	lr
  ldr r0, =_sdata
 80041e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041ec:	20000140 	.word	0x20000140
  ldr r2, =_sidata
 80041f0:	0800a07c 	.word	0x0800a07c
  ldr r2, =_sbss
 80041f4:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 80041f8:	20000550 	.word	0x20000550

080041fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80041fc:	e7fe      	b.n	80041fc <ADC1_2_IRQHandler>
	...

08004200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_Init+0x28>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a07      	ldr	r2, [pc, #28]	; (8004228 <HAL_Init+0x28>)
 800420a:	f043 0310 	orr.w	r3, r3, #16
 800420e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004210:	2003      	movs	r0, #3
 8004212:	f000 f923 	bl	800445c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004216:	200f      	movs	r0, #15
 8004218:	f000 f808 	bl	800422c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800421c:	f7ff fb0c 	bl	8003838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40022000 	.word	0x40022000

0800422c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004234:	4b12      	ldr	r3, [pc, #72]	; (8004280 <HAL_InitTick+0x54>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b12      	ldr	r3, [pc, #72]	; (8004284 <HAL_InitTick+0x58>)
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	4619      	mov	r1, r3
 800423e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004242:	fbb3 f3f1 	udiv	r3, r3, r1
 8004246:	fbb2 f3f3 	udiv	r3, r2, r3
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f93b 	bl	80044c6 <HAL_SYSTICK_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e00e      	b.n	8004278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b0f      	cmp	r3, #15
 800425e:	d80a      	bhi.n	8004276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004260:	2200      	movs	r2, #0
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	f04f 30ff 	mov.w	r0, #4294967295
 8004268:	f000 f903 	bl	8004472 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800426c:	4a06      	ldr	r2, [pc, #24]	; (8004288 <HAL_InitTick+0x5c>)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	e000      	b.n	8004278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
}
 8004278:	4618      	mov	r0, r3
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	20000050 	.word	0x20000050
 8004284:	20000058 	.word	0x20000058
 8004288:	20000054 	.word	0x20000054

0800428c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004290:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <HAL_IncTick+0x1c>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	4b05      	ldr	r3, [pc, #20]	; (80042ac <HAL_IncTick+0x20>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4413      	add	r3, r2
 800429c:	4a03      	ldr	r2, [pc, #12]	; (80042ac <HAL_IncTick+0x20>)
 800429e:	6013      	str	r3, [r2, #0]
}
 80042a0:	bf00      	nop
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr
 80042a8:	20000058 	.word	0x20000058
 80042ac:	200003cc 	.word	0x200003cc

080042b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  return uwTick;
 80042b4:	4b02      	ldr	r3, [pc, #8]	; (80042c0 <HAL_GetTick+0x10>)
 80042b6:	681b      	ldr	r3, [r3, #0]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr
 80042c0:	200003cc 	.word	0x200003cc

080042c4 <__NVIC_SetPriorityGrouping>:
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042d4:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <__NVIC_SetPriorityGrouping+0x44>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042e0:	4013      	ands	r3, r2
 80042e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042f6:	4a04      	ldr	r2, [pc, #16]	; (8004308 <__NVIC_SetPriorityGrouping+0x44>)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	60d3      	str	r3, [r2, #12]
}
 80042fc:	bf00      	nop
 80042fe:	3714      	adds	r7, #20
 8004300:	46bd      	mov	sp, r7
 8004302:	bc80      	pop	{r7}
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	e000ed00 	.word	0xe000ed00

0800430c <__NVIC_GetPriorityGrouping>:
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004310:	4b04      	ldr	r3, [pc, #16]	; (8004324 <__NVIC_GetPriorityGrouping+0x18>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	0a1b      	lsrs	r3, r3, #8
 8004316:	f003 0307 	and.w	r3, r3, #7
}
 800431a:	4618      	mov	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	bc80      	pop	{r7}
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	e000ed00 	.word	0xe000ed00

08004328 <__NVIC_EnableIRQ>:
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004336:	2b00      	cmp	r3, #0
 8004338:	db0b      	blt.n	8004352 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	f003 021f 	and.w	r2, r3, #31
 8004340:	4906      	ldr	r1, [pc, #24]	; (800435c <__NVIC_EnableIRQ+0x34>)
 8004342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004346:	095b      	lsrs	r3, r3, #5
 8004348:	2001      	movs	r0, #1
 800434a:	fa00 f202 	lsl.w	r2, r0, r2
 800434e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	bc80      	pop	{r7}
 800435a:	4770      	bx	lr
 800435c:	e000e100 	.word	0xe000e100

08004360 <__NVIC_SetPriority>:
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	6039      	str	r1, [r7, #0]
 800436a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800436c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004370:	2b00      	cmp	r3, #0
 8004372:	db0a      	blt.n	800438a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	b2da      	uxtb	r2, r3
 8004378:	490c      	ldr	r1, [pc, #48]	; (80043ac <__NVIC_SetPriority+0x4c>)
 800437a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437e:	0112      	lsls	r2, r2, #4
 8004380:	b2d2      	uxtb	r2, r2
 8004382:	440b      	add	r3, r1
 8004384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004388:	e00a      	b.n	80043a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	b2da      	uxtb	r2, r3
 800438e:	4908      	ldr	r1, [pc, #32]	; (80043b0 <__NVIC_SetPriority+0x50>)
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	f003 030f 	and.w	r3, r3, #15
 8004396:	3b04      	subs	r3, #4
 8004398:	0112      	lsls	r2, r2, #4
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	440b      	add	r3, r1
 800439e:	761a      	strb	r2, [r3, #24]
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	e000e100 	.word	0xe000e100
 80043b0:	e000ed00 	.word	0xe000ed00

080043b4 <NVIC_EncodePriority>:
{
 80043b4:	b480      	push	{r7}
 80043b6:	b089      	sub	sp, #36	; 0x24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	f1c3 0307 	rsb	r3, r3, #7
 80043ce:	2b04      	cmp	r3, #4
 80043d0:	bf28      	it	cs
 80043d2:	2304      	movcs	r3, #4
 80043d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	3304      	adds	r3, #4
 80043da:	2b06      	cmp	r3, #6
 80043dc:	d902      	bls.n	80043e4 <NVIC_EncodePriority+0x30>
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	3b03      	subs	r3, #3
 80043e2:	e000      	b.n	80043e6 <NVIC_EncodePriority+0x32>
 80043e4:	2300      	movs	r3, #0
 80043e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043e8:	f04f 32ff 	mov.w	r2, #4294967295
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	fa02 f303 	lsl.w	r3, r2, r3
 80043f2:	43da      	mvns	r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	401a      	ands	r2, r3
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	fa01 f303 	lsl.w	r3, r1, r3
 8004406:	43d9      	mvns	r1, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800440c:	4313      	orrs	r3, r2
}
 800440e:	4618      	mov	r0, r3
 8004410:	3724      	adds	r7, #36	; 0x24
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr

08004418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3b01      	subs	r3, #1
 8004424:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004428:	d301      	bcc.n	800442e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800442a:	2301      	movs	r3, #1
 800442c:	e00f      	b.n	800444e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800442e:	4a0a      	ldr	r2, [pc, #40]	; (8004458 <SysTick_Config+0x40>)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3b01      	subs	r3, #1
 8004434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004436:	210f      	movs	r1, #15
 8004438:	f04f 30ff 	mov.w	r0, #4294967295
 800443c:	f7ff ff90 	bl	8004360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004440:	4b05      	ldr	r3, [pc, #20]	; (8004458 <SysTick_Config+0x40>)
 8004442:	2200      	movs	r2, #0
 8004444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004446:	4b04      	ldr	r3, [pc, #16]	; (8004458 <SysTick_Config+0x40>)
 8004448:	2207      	movs	r2, #7
 800444a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	e000e010 	.word	0xe000e010

0800445c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f7ff ff2d 	bl	80042c4 <__NVIC_SetPriorityGrouping>
}
 800446a:	bf00      	nop
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004472:	b580      	push	{r7, lr}
 8004474:	b086      	sub	sp, #24
 8004476:	af00      	add	r7, sp, #0
 8004478:	4603      	mov	r3, r0
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	607a      	str	r2, [r7, #4]
 800447e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004484:	f7ff ff42 	bl	800430c <__NVIC_GetPriorityGrouping>
 8004488:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	68b9      	ldr	r1, [r7, #8]
 800448e:	6978      	ldr	r0, [r7, #20]
 8004490:	f7ff ff90 	bl	80043b4 <NVIC_EncodePriority>
 8004494:	4602      	mov	r2, r0
 8004496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800449a:	4611      	mov	r1, r2
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff ff5f 	bl	8004360 <__NVIC_SetPriority>
}
 80044a2:	bf00      	nop
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	4603      	mov	r3, r0
 80044b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff ff35 	bl	8004328 <__NVIC_EnableIRQ>
}
 80044be:	bf00      	nop
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b082      	sub	sp, #8
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff ffa2 	bl	8004418 <SysTick_Config>
 80044d4:	4603      	mov	r3, r0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044e6:	2300      	movs	r3, #0
 80044e8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d008      	beq.n	8004508 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2204      	movs	r2, #4
 80044fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e020      	b.n	800454a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 020e 	bic.w	r2, r2, #14
 8004516:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0201 	bic.w	r2, r2, #1
 8004526:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004530:	2101      	movs	r1, #1
 8004532:	fa01 f202 	lsl.w	r2, r1, r2
 8004536:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004548:	7bfb      	ldrb	r3, [r7, #15]
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr

08004554 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800455c:	2300      	movs	r3, #0
 800455e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d005      	beq.n	8004578 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2204      	movs	r2, #4
 8004570:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	73fb      	strb	r3, [r7, #15]
 8004576:	e051      	b.n	800461c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 020e 	bic.w	r2, r2, #14
 8004586:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f022 0201 	bic.w	r2, r2, #1
 8004596:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a22      	ldr	r2, [pc, #136]	; (8004628 <HAL_DMA_Abort_IT+0xd4>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d029      	beq.n	80045f6 <HAL_DMA_Abort_IT+0xa2>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a21      	ldr	r2, [pc, #132]	; (800462c <HAL_DMA_Abort_IT+0xd8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d022      	beq.n	80045f2 <HAL_DMA_Abort_IT+0x9e>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <HAL_DMA_Abort_IT+0xdc>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01a      	beq.n	80045ec <HAL_DMA_Abort_IT+0x98>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a1e      	ldr	r2, [pc, #120]	; (8004634 <HAL_DMA_Abort_IT+0xe0>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d012      	beq.n	80045e6 <HAL_DMA_Abort_IT+0x92>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a1c      	ldr	r2, [pc, #112]	; (8004638 <HAL_DMA_Abort_IT+0xe4>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d00a      	beq.n	80045e0 <HAL_DMA_Abort_IT+0x8c>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1b      	ldr	r2, [pc, #108]	; (800463c <HAL_DMA_Abort_IT+0xe8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d102      	bne.n	80045da <HAL_DMA_Abort_IT+0x86>
 80045d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80045d8:	e00e      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045de:	e00b      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045e4:	e008      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045ea:	e005      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045f0:	e002      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045f2:	2310      	movs	r3, #16
 80045f4:	e000      	b.n	80045f8 <HAL_DMA_Abort_IT+0xa4>
 80045f6:	2301      	movs	r3, #1
 80045f8:	4a11      	ldr	r2, [pc, #68]	; (8004640 <HAL_DMA_Abort_IT+0xec>)
 80045fa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	4798      	blx	r3
    } 
  }
  return status;
 800461c:	7bfb      	ldrb	r3, [r7, #15]
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40020008 	.word	0x40020008
 800462c:	4002001c 	.word	0x4002001c
 8004630:	40020030 	.word	0x40020030
 8004634:	40020044 	.word	0x40020044
 8004638:	40020058 	.word	0x40020058
 800463c:	4002006c 	.word	0x4002006c
 8004640:	40020000 	.word	0x40020000

08004644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004644:	b480      	push	{r7}
 8004646:	b08b      	sub	sp, #44	; 0x2c
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800464e:	2300      	movs	r3, #0
 8004650:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004652:	2300      	movs	r3, #0
 8004654:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004656:	e169      	b.n	800492c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004658:	2201      	movs	r2, #1
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69fa      	ldr	r2, [r7, #28]
 8004668:	4013      	ands	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	429a      	cmp	r2, r3
 8004672:	f040 8158 	bne.w	8004926 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	4a9a      	ldr	r2, [pc, #616]	; (80048e4 <HAL_GPIO_Init+0x2a0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d05e      	beq.n	800473e <HAL_GPIO_Init+0xfa>
 8004680:	4a98      	ldr	r2, [pc, #608]	; (80048e4 <HAL_GPIO_Init+0x2a0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d875      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 8004686:	4a98      	ldr	r2, [pc, #608]	; (80048e8 <HAL_GPIO_Init+0x2a4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d058      	beq.n	800473e <HAL_GPIO_Init+0xfa>
 800468c:	4a96      	ldr	r2, [pc, #600]	; (80048e8 <HAL_GPIO_Init+0x2a4>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d86f      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 8004692:	4a96      	ldr	r2, [pc, #600]	; (80048ec <HAL_GPIO_Init+0x2a8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d052      	beq.n	800473e <HAL_GPIO_Init+0xfa>
 8004698:	4a94      	ldr	r2, [pc, #592]	; (80048ec <HAL_GPIO_Init+0x2a8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d869      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 800469e:	4a94      	ldr	r2, [pc, #592]	; (80048f0 <HAL_GPIO_Init+0x2ac>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d04c      	beq.n	800473e <HAL_GPIO_Init+0xfa>
 80046a4:	4a92      	ldr	r2, [pc, #584]	; (80048f0 <HAL_GPIO_Init+0x2ac>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d863      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 80046aa:	4a92      	ldr	r2, [pc, #584]	; (80048f4 <HAL_GPIO_Init+0x2b0>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d046      	beq.n	800473e <HAL_GPIO_Init+0xfa>
 80046b0:	4a90      	ldr	r2, [pc, #576]	; (80048f4 <HAL_GPIO_Init+0x2b0>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d85d      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 80046b6:	2b12      	cmp	r3, #18
 80046b8:	d82a      	bhi.n	8004710 <HAL_GPIO_Init+0xcc>
 80046ba:	2b12      	cmp	r3, #18
 80046bc:	d859      	bhi.n	8004772 <HAL_GPIO_Init+0x12e>
 80046be:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <HAL_GPIO_Init+0x80>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	0800473f 	.word	0x0800473f
 80046c8:	08004719 	.word	0x08004719
 80046cc:	0800472b 	.word	0x0800472b
 80046d0:	0800476d 	.word	0x0800476d
 80046d4:	08004773 	.word	0x08004773
 80046d8:	08004773 	.word	0x08004773
 80046dc:	08004773 	.word	0x08004773
 80046e0:	08004773 	.word	0x08004773
 80046e4:	08004773 	.word	0x08004773
 80046e8:	08004773 	.word	0x08004773
 80046ec:	08004773 	.word	0x08004773
 80046f0:	08004773 	.word	0x08004773
 80046f4:	08004773 	.word	0x08004773
 80046f8:	08004773 	.word	0x08004773
 80046fc:	08004773 	.word	0x08004773
 8004700:	08004773 	.word	0x08004773
 8004704:	08004773 	.word	0x08004773
 8004708:	08004721 	.word	0x08004721
 800470c:	08004735 	.word	0x08004735
 8004710:	4a79      	ldr	r2, [pc, #484]	; (80048f8 <HAL_GPIO_Init+0x2b4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d013      	beq.n	800473e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004716:	e02c      	b.n	8004772 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	623b      	str	r3, [r7, #32]
          break;
 800471e:	e029      	b.n	8004774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	3304      	adds	r3, #4
 8004726:	623b      	str	r3, [r7, #32]
          break;
 8004728:	e024      	b.n	8004774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	3308      	adds	r3, #8
 8004730:	623b      	str	r3, [r7, #32]
          break;
 8004732:	e01f      	b.n	8004774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	330c      	adds	r3, #12
 800473a:	623b      	str	r3, [r7, #32]
          break;
 800473c:	e01a      	b.n	8004774 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d102      	bne.n	800474c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004746:	2304      	movs	r3, #4
 8004748:	623b      	str	r3, [r7, #32]
          break;
 800474a:	e013      	b.n	8004774 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d105      	bne.n	8004760 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004754:	2308      	movs	r3, #8
 8004756:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69fa      	ldr	r2, [r7, #28]
 800475c:	611a      	str	r2, [r3, #16]
          break;
 800475e:	e009      	b.n	8004774 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004760:	2308      	movs	r3, #8
 8004762:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69fa      	ldr	r2, [r7, #28]
 8004768:	615a      	str	r2, [r3, #20]
          break;
 800476a:	e003      	b.n	8004774 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800476c:	2300      	movs	r3, #0
 800476e:	623b      	str	r3, [r7, #32]
          break;
 8004770:	e000      	b.n	8004774 <HAL_GPIO_Init+0x130>
          break;
 8004772:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	2bff      	cmp	r3, #255	; 0xff
 8004778:	d801      	bhi.n	800477e <HAL_GPIO_Init+0x13a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	e001      	b.n	8004782 <HAL_GPIO_Init+0x13e>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	3304      	adds	r3, #4
 8004782:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	2bff      	cmp	r3, #255	; 0xff
 8004788:	d802      	bhi.n	8004790 <HAL_GPIO_Init+0x14c>
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	e002      	b.n	8004796 <HAL_GPIO_Init+0x152>
 8004790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004792:	3b08      	subs	r3, #8
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	210f      	movs	r1, #15
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	fa01 f303 	lsl.w	r3, r1, r3
 80047a4:	43db      	mvns	r3, r3
 80047a6:	401a      	ands	r2, r3
 80047a8:	6a39      	ldr	r1, [r7, #32]
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	fa01 f303 	lsl.w	r3, r1, r3
 80047b0:	431a      	orrs	r2, r3
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 80b1 	beq.w	8004926 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047c4:	4b4d      	ldr	r3, [pc, #308]	; (80048fc <HAL_GPIO_Init+0x2b8>)
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	4a4c      	ldr	r2, [pc, #304]	; (80048fc <HAL_GPIO_Init+0x2b8>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	6193      	str	r3, [r2, #24]
 80047d0:	4b4a      	ldr	r3, [pc, #296]	; (80048fc <HAL_GPIO_Init+0x2b8>)
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	60bb      	str	r3, [r7, #8]
 80047da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047dc:	4a48      	ldr	r2, [pc, #288]	; (8004900 <HAL_GPIO_Init+0x2bc>)
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	089b      	lsrs	r3, r3, #2
 80047e2:	3302      	adds	r3, #2
 80047e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ec:	f003 0303 	and.w	r3, r3, #3
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	220f      	movs	r2, #15
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	43db      	mvns	r3, r3
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	4013      	ands	r3, r2
 80047fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a40      	ldr	r2, [pc, #256]	; (8004904 <HAL_GPIO_Init+0x2c0>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d013      	beq.n	8004830 <HAL_GPIO_Init+0x1ec>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a3f      	ldr	r2, [pc, #252]	; (8004908 <HAL_GPIO_Init+0x2c4>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00d      	beq.n	800482c <HAL_GPIO_Init+0x1e8>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a3e      	ldr	r2, [pc, #248]	; (800490c <HAL_GPIO_Init+0x2c8>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d007      	beq.n	8004828 <HAL_GPIO_Init+0x1e4>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a3d      	ldr	r2, [pc, #244]	; (8004910 <HAL_GPIO_Init+0x2cc>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d101      	bne.n	8004824 <HAL_GPIO_Init+0x1e0>
 8004820:	2303      	movs	r3, #3
 8004822:	e006      	b.n	8004832 <HAL_GPIO_Init+0x1ee>
 8004824:	2304      	movs	r3, #4
 8004826:	e004      	b.n	8004832 <HAL_GPIO_Init+0x1ee>
 8004828:	2302      	movs	r3, #2
 800482a:	e002      	b.n	8004832 <HAL_GPIO_Init+0x1ee>
 800482c:	2301      	movs	r3, #1
 800482e:	e000      	b.n	8004832 <HAL_GPIO_Init+0x1ee>
 8004830:	2300      	movs	r3, #0
 8004832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004834:	f002 0203 	and.w	r2, r2, #3
 8004838:	0092      	lsls	r2, r2, #2
 800483a:	4093      	lsls	r3, r2
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004842:	492f      	ldr	r1, [pc, #188]	; (8004900 <HAL_GPIO_Init+0x2bc>)
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	089b      	lsrs	r3, r3, #2
 8004848:	3302      	adds	r3, #2
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d006      	beq.n	800486a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800485c:	4b2d      	ldr	r3, [pc, #180]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	492c      	ldr	r1, [pc, #176]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	4313      	orrs	r3, r2
 8004866:	608b      	str	r3, [r1, #8]
 8004868:	e006      	b.n	8004878 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800486a:	4b2a      	ldr	r3, [pc, #168]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	43db      	mvns	r3, r3
 8004872:	4928      	ldr	r1, [pc, #160]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 8004874:	4013      	ands	r3, r2
 8004876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d006      	beq.n	8004892 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004884:	4b23      	ldr	r3, [pc, #140]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	4922      	ldr	r1, [pc, #136]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	4313      	orrs	r3, r2
 800488e:	60cb      	str	r3, [r1, #12]
 8004890:	e006      	b.n	80048a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004892:	4b20      	ldr	r3, [pc, #128]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	43db      	mvns	r3, r3
 800489a:	491e      	ldr	r1, [pc, #120]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 800489c:	4013      	ands	r3, r2
 800489e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d006      	beq.n	80048ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80048ac:	4b19      	ldr	r3, [pc, #100]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	4918      	ldr	r1, [pc, #96]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	604b      	str	r3, [r1, #4]
 80048b8:	e006      	b.n	80048c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80048ba:	4b16      	ldr	r3, [pc, #88]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	43db      	mvns	r3, r3
 80048c2:	4914      	ldr	r1, [pc, #80]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d021      	beq.n	8004918 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80048d4:	4b0f      	ldr	r3, [pc, #60]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	490e      	ldr	r1, [pc, #56]	; (8004914 <HAL_GPIO_Init+0x2d0>)
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	4313      	orrs	r3, r2
 80048de:	600b      	str	r3, [r1, #0]
 80048e0:	e021      	b.n	8004926 <HAL_GPIO_Init+0x2e2>
 80048e2:	bf00      	nop
 80048e4:	10320000 	.word	0x10320000
 80048e8:	10310000 	.word	0x10310000
 80048ec:	10220000 	.word	0x10220000
 80048f0:	10210000 	.word	0x10210000
 80048f4:	10120000 	.word	0x10120000
 80048f8:	10110000 	.word	0x10110000
 80048fc:	40021000 	.word	0x40021000
 8004900:	40010000 	.word	0x40010000
 8004904:	40010800 	.word	0x40010800
 8004908:	40010c00 	.word	0x40010c00
 800490c:	40011000 	.word	0x40011000
 8004910:	40011400 	.word	0x40011400
 8004914:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_GPIO_Init+0x304>)
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	43db      	mvns	r3, r3
 8004920:	4909      	ldr	r1, [pc, #36]	; (8004948 <HAL_GPIO_Init+0x304>)
 8004922:	4013      	ands	r3, r2
 8004924:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	3301      	adds	r3, #1
 800492a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	fa22 f303 	lsr.w	r3, r2, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	f47f ae8e 	bne.w	8004658 <HAL_GPIO_Init+0x14>
  }
}
 800493c:	bf00      	nop
 800493e:	bf00      	nop
 8004940:	372c      	adds	r7, #44	; 0x2c
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr
 8004948:	40010400 	.word	0x40010400

0800494c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e034      	b.n	80049c8 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004966:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f245 5255 	movw	r2, #21845	; 0x5555
 8004970:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6852      	ldr	r2, [r2, #4]
 800497a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6892      	ldr	r2, [r2, #8]
 8004984:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004986:	f7ff fc93 	bl	80042b0 <HAL_GetTick>
 800498a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800498c:	e00f      	b.n	80049ae <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800498e:	f7ff fc8f 	bl	80042b0 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b27      	cmp	r3, #39	; 0x27
 800499a:	d908      	bls.n	80049ae <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e00c      	b.n	80049c8 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	f003 0303 	and.w	r3, r3, #3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1e8      	bne.n	800498e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80049c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80049e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bc80      	pop	{r7}
 80049ec:	4770      	bx	lr
	...

080049f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049f4:	4b02      	ldr	r3, [pc, #8]	; (8004a00 <HAL_RCC_GetHCLKFreq+0x10>)
 80049f6:	681b      	ldr	r3, [r3, #0]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bc80      	pop	{r7}
 80049fe:	4770      	bx	lr
 8004a00:	20000050 	.word	0x20000050

08004a04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a08:	f7ff fff2 	bl	80049f0 <HAL_RCC_GetHCLKFreq>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	4b05      	ldr	r3, [pc, #20]	; (8004a24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	0a1b      	lsrs	r3, r3, #8
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	4903      	ldr	r1, [pc, #12]	; (8004a28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a1a:	5ccb      	ldrb	r3, [r1, r3]
 8004a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40021000 	.word	0x40021000
 8004a28:	08009d30 	.word	0x08009d30

08004a2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a30:	f7ff ffde 	bl	80049f0 <HAL_RCC_GetHCLKFreq>
 8004a34:	4602      	mov	r2, r0
 8004a36:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	0adb      	lsrs	r3, r3, #11
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	4903      	ldr	r1, [pc, #12]	; (8004a50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a42:	5ccb      	ldrb	r3, [r1, r3]
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	08009d30 	.word	0x08009d30

08004a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e041      	b.n	8004aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d106      	bne.n	8004a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fa1e 	bl	8003ebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	3304      	adds	r3, #4
 8004a90:	4619      	mov	r1, r3
 8004a92:	4610      	mov	r0, r2
 8004a94:	f000 fb56 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d001      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e03a      	b.n	8004b82 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68da      	ldr	r2, [r3, #12]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0201 	orr.w	r2, r2, #1
 8004b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a18      	ldr	r2, [pc, #96]	; (8004b8c <HAL_TIM_Base_Start_IT+0x98>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00e      	beq.n	8004b4c <HAL_TIM_Base_Start_IT+0x58>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b36:	d009      	beq.n	8004b4c <HAL_TIM_Base_Start_IT+0x58>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a14      	ldr	r2, [pc, #80]	; (8004b90 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_TIM_Base_Start_IT+0x58>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a13      	ldr	r2, [pc, #76]	; (8004b94 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d111      	bne.n	8004b70 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2b06      	cmp	r3, #6
 8004b5c:	d010      	beq.n	8004b80 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f042 0201 	orr.w	r2, r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6e:	e007      	b.n	8004b80 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0201 	orr.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3714      	adds	r7, #20
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bc80      	pop	{r7}
 8004b8a:	4770      	bx	lr
 8004b8c:	40012c00 	.word	0x40012c00
 8004b90:	40000400 	.word	0x40000400
 8004b94:	40000800 	.word	0x40000800

08004b98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0201 	bic.w	r2, r2, #1
 8004bae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6a1a      	ldr	r2, [r3, #32]
 8004bb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10f      	bne.n	8004be0 <HAL_TIM_Base_Stop_IT+0x48>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6a1a      	ldr	r2, [r3, #32]
 8004bc6:	f240 4344 	movw	r3, #1092	; 0x444
 8004bca:	4013      	ands	r3, r2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d107      	bne.n	8004be0 <HAL_TIM_Base_Stop_IT+0x48>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0201 	bic.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e041      	b.n	8004c8a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d106      	bne.n	8004c20 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f839 	bl	8004c92 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3304      	adds	r3, #4
 8004c30:	4619      	mov	r1, r3
 8004c32:	4610      	mov	r0, r2
 8004c34:	f000 fa86 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bc80      	pop	{r7}
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d122      	bne.n	8004d00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d11b      	bne.n	8004d00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f06f 0202 	mvn.w	r2, #2
 8004cd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 fa10 	bl	800510c <HAL_TIM_IC_CaptureCallback>
 8004cec:	e005      	b.n	8004cfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fa03 	bl	80050fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 fa12 	bl	800511e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	f003 0304 	and.w	r3, r3, #4
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	d122      	bne.n	8004d54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b04      	cmp	r3, #4
 8004d1a:	d11b      	bne.n	8004d54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f06f 0204 	mvn.w	r2, #4
 8004d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f9e6 	bl	800510c <HAL_TIM_IC_CaptureCallback>
 8004d40:	e005      	b.n	8004d4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f9d9 	bl	80050fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f9e8 	bl	800511e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b08      	cmp	r3, #8
 8004d60:	d122      	bne.n	8004da8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d11b      	bne.n	8004da8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0208 	mvn.w	r2, #8
 8004d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2204      	movs	r2, #4
 8004d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f9bc 	bl	800510c <HAL_TIM_IC_CaptureCallback>
 8004d94:	e005      	b.n	8004da2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 f9af 	bl	80050fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f9be 	bl	800511e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f003 0310 	and.w	r3, r3, #16
 8004db2:	2b10      	cmp	r3, #16
 8004db4:	d122      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f003 0310 	and.w	r3, r3, #16
 8004dc0:	2b10      	cmp	r3, #16
 8004dc2:	d11b      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f06f 0210 	mvn.w	r2, #16
 8004dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2208      	movs	r2, #8
 8004dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f992 	bl	800510c <HAL_TIM_IC_CaptureCallback>
 8004de8:	e005      	b.n	8004df6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f985 	bl	80050fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f994 	bl	800511e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d10e      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d107      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0201 	mvn.w	r2, #1
 8004e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f003 f978 	bl	8008118 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e32:	2b80      	cmp	r3, #128	; 0x80
 8004e34:	d10e      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e40:	2b80      	cmp	r3, #128	; 0x80
 8004e42:	d107      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fc5f 	bl	8005712 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e5e:	2b40      	cmp	r3, #64	; 0x40
 8004e60:	d10e      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d107      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f958 	bl	8005130 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f003 0320 	and.w	r3, r3, #32
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d10e      	bne.n	8004eac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b20      	cmp	r3, #32
 8004e9a:	d107      	bne.n	8004eac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0220 	mvn.w	r2, #32
 8004ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fc2a 	bl	8005700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eac:	bf00      	nop
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d101      	bne.n	8004ed2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e048      	b.n	8004f64 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b0c      	cmp	r3, #12
 8004ede:	d839      	bhi.n	8004f54 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004ee0:	a201      	add	r2, pc, #4	; (adr r2, 8004ee8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee6:	bf00      	nop
 8004ee8:	08004f1d 	.word	0x08004f1d
 8004eec:	08004f55 	.word	0x08004f55
 8004ef0:	08004f55 	.word	0x08004f55
 8004ef4:	08004f55 	.word	0x08004f55
 8004ef8:	08004f2b 	.word	0x08004f2b
 8004efc:	08004f55 	.word	0x08004f55
 8004f00:	08004f55 	.word	0x08004f55
 8004f04:	08004f55 	.word	0x08004f55
 8004f08:	08004f39 	.word	0x08004f39
 8004f0c:	08004f55 	.word	0x08004f55
 8004f10:	08004f55 	.word	0x08004f55
 8004f14:	08004f55 	.word	0x08004f55
 8004f18:	08004f47 	.word	0x08004f47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68b9      	ldr	r1, [r7, #8]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 f970 	bl	8005208 <TIM_OC1_SetConfig>
      break;
 8004f28:	e017      	b.n	8004f5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 f9cf 	bl	80052d4 <TIM_OC2_SetConfig>
      break;
 8004f36:	e010      	b.n	8004f5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68b9      	ldr	r1, [r7, #8]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f000 fa32 	bl	80053a8 <TIM_OC3_SetConfig>
      break;
 8004f44:	e009      	b.n	8004f5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68b9      	ldr	r1, [r7, #8]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f000 fa95 	bl	800547c <TIM_OC4_SetConfig>
      break;
 8004f52:	e002      	b.n	8004f5a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	75fb      	strb	r3, [r7, #23]
      break;
 8004f58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f76:	2300      	movs	r3, #0
 8004f78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_TIM_ConfigClockSource+0x1c>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e0b4      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x186>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fc0:	d03e      	beq.n	8005040 <HAL_TIM_ConfigClockSource+0xd4>
 8004fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fc6:	f200 8087 	bhi.w	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fce:	f000 8086 	beq.w	80050de <HAL_TIM_ConfigClockSource+0x172>
 8004fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd6:	d87f      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fd8:	2b70      	cmp	r3, #112	; 0x70
 8004fda:	d01a      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0xa6>
 8004fdc:	2b70      	cmp	r3, #112	; 0x70
 8004fde:	d87b      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe0:	2b60      	cmp	r3, #96	; 0x60
 8004fe2:	d050      	beq.n	8005086 <HAL_TIM_ConfigClockSource+0x11a>
 8004fe4:	2b60      	cmp	r3, #96	; 0x60
 8004fe6:	d877      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe8:	2b50      	cmp	r3, #80	; 0x50
 8004fea:	d03c      	beq.n	8005066 <HAL_TIM_ConfigClockSource+0xfa>
 8004fec:	2b50      	cmp	r3, #80	; 0x50
 8004fee:	d873      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff0:	2b40      	cmp	r3, #64	; 0x40
 8004ff2:	d058      	beq.n	80050a6 <HAL_TIM_ConfigClockSource+0x13a>
 8004ff4:	2b40      	cmp	r3, #64	; 0x40
 8004ff6:	d86f      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff8:	2b30      	cmp	r3, #48	; 0x30
 8004ffa:	d064      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004ffc:	2b30      	cmp	r3, #48	; 0x30
 8004ffe:	d86b      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005000:	2b20      	cmp	r3, #32
 8005002:	d060      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005004:	2b20      	cmp	r3, #32
 8005006:	d867      	bhi.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005008:	2b00      	cmp	r3, #0
 800500a:	d05c      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0x15a>
 800500c:	2b10      	cmp	r3, #16
 800500e:	d05a      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005010:	e062      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6818      	ldr	r0, [r3, #0]
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6899      	ldr	r1, [r3, #8]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685a      	ldr	r2, [r3, #4]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f000 faf0 	bl	8005606 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005034:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	609a      	str	r2, [r3, #8]
      break;
 800503e:	e04f      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6818      	ldr	r0, [r3, #0]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	6899      	ldr	r1, [r3, #8]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f000 fad9 	bl	8005606 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005062:	609a      	str	r2, [r3, #8]
      break;
 8005064:	e03c      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	6859      	ldr	r1, [r3, #4]
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	461a      	mov	r2, r3
 8005074:	f000 fa50 	bl	8005518 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2150      	movs	r1, #80	; 0x50
 800507e:	4618      	mov	r0, r3
 8005080:	f000 faa7 	bl	80055d2 <TIM_ITRx_SetConfig>
      break;
 8005084:	e02c      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	6859      	ldr	r1, [r3, #4]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	461a      	mov	r2, r3
 8005094:	f000 fa6e 	bl	8005574 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2160      	movs	r1, #96	; 0x60
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fa97 	bl	80055d2 <TIM_ITRx_SetConfig>
      break;
 80050a4:	e01c      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	6859      	ldr	r1, [r3, #4]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	461a      	mov	r2, r3
 80050b4:	f000 fa30 	bl	8005518 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2140      	movs	r1, #64	; 0x40
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 fa87 	bl	80055d2 <TIM_ITRx_SetConfig>
      break;
 80050c4:	e00c      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4619      	mov	r1, r3
 80050d0:	4610      	mov	r0, r2
 80050d2:	f000 fa7e 	bl	80055d2 <TIM_ITRx_SetConfig>
      break;
 80050d6:	e003      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	73fb      	strb	r3, [r7, #15]
      break;
 80050dc:	e000      	b.n	80050e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b083      	sub	sp, #12
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	bc80      	pop	{r7}
 800510a:	4770      	bx	lr

0800510c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	bc80      	pop	{r7}
 800511c:	4770      	bx	lr

0800511e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr

08005130 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	bc80      	pop	{r7}
 8005140:	4770      	bx	lr
	...

08005144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a29      	ldr	r2, [pc, #164]	; (80051fc <TIM_Base_SetConfig+0xb8>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00b      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005162:	d007      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a26      	ldr	r2, [pc, #152]	; (8005200 <TIM_Base_SetConfig+0xbc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_Base_SetConfig+0x30>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a25      	ldr	r2, [pc, #148]	; (8005204 <TIM_Base_SetConfig+0xc0>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d108      	bne.n	8005186 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800517a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a1c      	ldr	r2, [pc, #112]	; (80051fc <TIM_Base_SetConfig+0xb8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d00b      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005194:	d007      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a19      	ldr	r2, [pc, #100]	; (8005200 <TIM_Base_SetConfig+0xbc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d003      	beq.n	80051a6 <TIM_Base_SetConfig+0x62>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a18      	ldr	r2, [pc, #96]	; (8005204 <TIM_Base_SetConfig+0xc0>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d108      	bne.n	80051b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a07      	ldr	r2, [pc, #28]	; (80051fc <TIM_Base_SetConfig+0xb8>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d103      	bne.n	80051ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	615a      	str	r2, [r3, #20]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bc80      	pop	{r7}
 80051fa:	4770      	bx	lr
 80051fc:	40012c00 	.word	0x40012c00
 8005200:	40000400 	.word	0x40000400
 8005204:	40000800 	.word	0x40000800

08005208 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f023 0201 	bic.w	r2, r3, #1
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0303 	bic.w	r3, r3, #3
 800523e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	f023 0302 	bic.w	r3, r3, #2
 8005250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a1c      	ldr	r2, [pc, #112]	; (80052d0 <TIM_OC1_SetConfig+0xc8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d10c      	bne.n	800527e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f023 0308 	bic.w	r3, r3, #8
 800526a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	4313      	orrs	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f023 0304 	bic.w	r3, r3, #4
 800527c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a13      	ldr	r2, [pc, #76]	; (80052d0 <TIM_OC1_SetConfig+0xc8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d111      	bne.n	80052aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800528c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005294:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	4313      	orrs	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	621a      	str	r2, [r3, #32]
}
 80052c4:	bf00      	nop
 80052c6:	371c      	adds	r7, #28
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40012c00 	.word	0x40012c00

080052d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	f023 0210 	bic.w	r2, r3, #16
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800530a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	021b      	lsls	r3, r3, #8
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f023 0320 	bic.w	r3, r3, #32
 800531e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a1d      	ldr	r2, [pc, #116]	; (80053a4 <TIM_OC2_SetConfig+0xd0>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d10d      	bne.n	8005350 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800533a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	011b      	lsls	r3, r3, #4
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4313      	orrs	r3, r2
 8005346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800534e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a14      	ldr	r2, [pc, #80]	; (80053a4 <TIM_OC2_SetConfig+0xd0>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d113      	bne.n	8005380 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800535e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005366:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	621a      	str	r2, [r3, #32]
}
 800539a:	bf00      	nop
 800539c:	371c      	adds	r7, #28
 800539e:	46bd      	mov	sp, r7
 80053a0:	bc80      	pop	{r7}
 80053a2:	4770      	bx	lr
 80053a4:	40012c00 	.word	0x40012c00

080053a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1b      	ldr	r3, [r3, #32]
 80053bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	69db      	ldr	r3, [r3, #28]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 0303 	bic.w	r3, r3, #3
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	021b      	lsls	r3, r3, #8
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a1d      	ldr	r2, [pc, #116]	; (8005478 <TIM_OC3_SetConfig+0xd0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d10d      	bne.n	8005422 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800540c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	021b      	lsls	r3, r3, #8
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	4313      	orrs	r3, r2
 8005418:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005420:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a14      	ldr	r2, [pc, #80]	; (8005478 <TIM_OC3_SetConfig+0xd0>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d113      	bne.n	8005452 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	4313      	orrs	r3, r2
 8005450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	621a      	str	r2, [r3, #32]
}
 800546c:	bf00      	nop
 800546e:	371c      	adds	r7, #28
 8005470:	46bd      	mov	sp, r7
 8005472:	bc80      	pop	{r7}
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40012c00 	.word	0x40012c00

0800547c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	021b      	lsls	r3, r3, #8
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	031b      	lsls	r3, r3, #12
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a0f      	ldr	r2, [pc, #60]	; (8005514 <TIM_OC4_SetConfig+0x98>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d109      	bne.n	80054f0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	019b      	lsls	r3, r3, #6
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	621a      	str	r2, [r3, #32]
}
 800550a:	bf00      	nop
 800550c:	371c      	adds	r7, #28
 800550e:	46bd      	mov	sp, r7
 8005510:	bc80      	pop	{r7}
 8005512:	4770      	bx	lr
 8005514:	40012c00 	.word	0x40012c00

08005518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	f023 0201 	bic.w	r2, r3, #1
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 030a 	bic.w	r3, r3, #10
 8005554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	621a      	str	r2, [r3, #32]
}
 800556a:	bf00      	nop
 800556c:	371c      	adds	r7, #28
 800556e:	46bd      	mov	sp, r7
 8005570:	bc80      	pop	{r7}
 8005572:	4770      	bx	lr

08005574 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	f023 0210 	bic.w	r2, r3, #16
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800559e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	031b      	lsls	r3, r3, #12
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	011b      	lsls	r3, r3, #4
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	621a      	str	r2, [r3, #32]
}
 80055c8:	bf00      	nop
 80055ca:	371c      	adds	r7, #28
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bc80      	pop	{r7}
 80055d0:	4770      	bx	lr

080055d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055d2:	b480      	push	{r7}
 80055d4:	b085      	sub	sp, #20
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ea:	683a      	ldr	r2, [r7, #0]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	f043 0307 	orr.w	r3, r3, #7
 80055f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	609a      	str	r2, [r3, #8]
}
 80055fc:	bf00      	nop
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	bc80      	pop	{r7}
 8005604:	4770      	bx	lr

08005606 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005606:	b480      	push	{r7}
 8005608:	b087      	sub	sp, #28
 800560a:	af00      	add	r7, sp, #0
 800560c:	60f8      	str	r0, [r7, #12]
 800560e:	60b9      	str	r1, [r7, #8]
 8005610:	607a      	str	r2, [r7, #4]
 8005612:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005620:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	021a      	lsls	r2, r3, #8
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	431a      	orrs	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4313      	orrs	r3, r2
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	4313      	orrs	r3, r2
 8005632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	609a      	str	r2, [r3, #8]
}
 800563a:	bf00      	nop
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005654:	2b01      	cmp	r3, #1
 8005656:	d101      	bne.n	800565c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005658:	2302      	movs	r3, #2
 800565a:	e046      	b.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005682:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	4313      	orrs	r3, r2
 800568c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a16      	ldr	r2, [pc, #88]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00e      	beq.n	80056be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a8:	d009      	beq.n	80056be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a12      	ldr	r2, [pc, #72]	; (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a10      	ldr	r2, [pc, #64]	; (80056fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d10c      	bne.n	80056d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr
 80056f4:	40012c00 	.word	0x40012c00
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800

08005700 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	bc80      	pop	{r7}
 8005710:	4770      	bx	lr

08005712 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800571a:	bf00      	nop
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e042      	b.n	80057bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d106      	bne.n	8005750 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7fe fce0 	bl	8004110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2224      	movs	r2, #36	; 0x24
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005766:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 fe65 	bl	8006438 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800577c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	695a      	ldr	r2, [r3, #20]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800578c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68da      	ldr	r2, [r3, #12]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800579c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	4613      	mov	r3, r2
 80057d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b20      	cmp	r3, #32
 80057dc:	d121      	bne.n	8005822 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <HAL_UART_Transmit_IT+0x26>
 80057e4:	88fb      	ldrh	r3, [r7, #6]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e01a      	b.n	8005824 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	68ba      	ldr	r2, [r7, #8]
 80057f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	88fa      	ldrh	r2, [r7, #6]
 80057fe:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2221      	movs	r2, #33	; 0x21
 800580a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800581c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	e000      	b.n	8005824 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8005822:	2302      	movs	r3, #2
  }
}
 8005824:	4618      	mov	r0, r3
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b084      	sub	sp, #16
 8005832:	af00      	add	r7, sp, #0
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	60b9      	str	r1, [r7, #8]
 8005838:	4613      	mov	r3, r2
 800583a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b20      	cmp	r3, #32
 8005846:	d112      	bne.n	800586e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d002      	beq.n	8005854 <HAL_UART_Receive_IT+0x26>
 800584e:	88fb      	ldrh	r3, [r7, #6]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e00b      	b.n	8005870 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	461a      	mov	r2, r3
 8005862:	68b9      	ldr	r1, [r7, #8]
 8005864:	68f8      	ldr	r0, [r7, #12]
 8005866:	f000 fbe5 	bl	8006034 <UART_Start_Receive_IT>
 800586a:	4603      	mov	r3, r0
 800586c:	e000      	b.n	8005870 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800586e:	2302      	movs	r3, #2
  }
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b08e      	sub	sp, #56	; 0x38
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	330c      	adds	r3, #12
 8005886:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005896:	637b      	str	r3, [r7, #52]	; 0x34
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058a2:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e5      	bne.n	8005880 <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d03c      	beq.n	800593c <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	3314      	adds	r3, #20
 80058c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	e853 3f00 	ldrex	r3, [r3]
 80058d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058d8:	633b      	str	r3, [r7, #48]	; 0x30
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	3314      	adds	r3, #20
 80058e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058e2:	61ba      	str	r2, [r7, #24]
 80058e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e6:	6979      	ldr	r1, [r7, #20]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	e841 2300 	strex	r3, r2, [r1]
 80058ee:	613b      	str	r3, [r7, #16]
   return(result);
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1e5      	bne.n	80058c2 <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d013      	beq.n	8005926 <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005902:	4a16      	ldr	r2, [pc, #88]	; (800595c <HAL_UART_AbortTransmit_IT+0xe4>)
 8005904:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800590a:	4618      	mov	r0, r3
 800590c:	f7fe fe22 	bl	8004554 <HAL_DMA_Abort_IT>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d01c      	beq.n	8005950 <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005920:	4610      	mov	r0, r2
 8005922:	4798      	blx	r3
 8005924:	e014      	b.n	8005950 <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2220      	movs	r2, #32
 8005930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fb60 	bl	8005ffa <HAL_UART_AbortTransmitCpltCallback>
 800593a:	e009      	b.n	8005950 <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2220      	movs	r2, #32
 8005946:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 fb55 	bl	8005ffa <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3738      	adds	r7, #56	; 0x38
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	08006193 	.word	0x08006193

08005960 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b09a      	sub	sp, #104	; 0x68
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	330c      	adds	r3, #12
 800596e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005978:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800597a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800597e:	667b      	str	r3, [r7, #100]	; 0x64
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	330c      	adds	r3, #12
 8005986:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005988:	657a      	str	r2, [r7, #84]	; 0x54
 800598a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800598e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005990:	e841 2300 	strex	r3, r2, [r1]
 8005994:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e5      	bne.n	8005968 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	3314      	adds	r3, #20
 80059a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a6:	e853 3f00 	ldrex	r3, [r3]
 80059aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ae:	f023 0301 	bic.w	r3, r3, #1
 80059b2:	663b      	str	r3, [r7, #96]	; 0x60
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	3314      	adds	r3, #20
 80059ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80059bc:	643a      	str	r2, [r7, #64]	; 0x40
 80059be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059c4:	e841 2300 	strex	r3, r2, [r1]
 80059c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1e5      	bne.n	800599c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d119      	bne.n	8005a0c <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	330c      	adds	r3, #12
 80059de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	e853 3f00 	ldrex	r3, [r3]
 80059e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f023 0310 	bic.w	r3, r3, #16
 80059ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	330c      	adds	r3, #12
 80059f6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80059f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a00:	e841 2300 	strex	r3, r2, [r1]
 8005a04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1e5      	bne.n	80059d8 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d03f      	beq.n	8005a9a <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3314      	adds	r3, #20
 8005a20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a30:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3314      	adds	r3, #20
 8005a38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a3a:	61ba      	str	r2, [r7, #24]
 8005a3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6979      	ldr	r1, [r7, #20]
 8005a40:	69ba      	ldr	r2, [r7, #24]
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	613b      	str	r3, [r7, #16]
   return(result);
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e5      	bne.n	8005a1a <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d013      	beq.n	8005a7e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5a:	4a19      	ldr	r2, [pc, #100]	; (8005ac0 <HAL_UART_AbortReceive_IT+0x160>)
 8005a5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fe fd76 	bl	8004554 <HAL_DMA_Abort_IT>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d022      	beq.n	8005ab4 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005a78:	4610      	mov	r0, r2
 8005a7a:	4798      	blx	r3
 8005a7c:	e01a      	b.n	8005ab4 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2220      	movs	r2, #32
 8005a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 faba 	bl	800600c <HAL_UART_AbortReceiveCpltCallback>
 8005a98:	e00c      	b.n	8005ab4 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 faac 	bl	800600c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3768      	adds	r7, #104	; 0x68
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	080061bd 	.word	0x080061bd

08005ac4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b0ba      	sub	sp, #232	; 0xe8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005afa:	f003 030f 	and.w	r3, r3, #15
 8005afe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10f      	bne.n	8005b2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b0e:	f003 0320 	and.w	r3, r3, #32
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d009      	beq.n	8005b2a <HAL_UART_IRQHandler+0x66>
 8005b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fbc9 	bl	80062ba <UART_Receive_IT>
      return;
 8005b28:	e25b      	b.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005b2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 80de 	beq.w	8005cf0 <HAL_UART_IRQHandler+0x22c>
 8005b34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d106      	bne.n	8005b4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f000 80d1 	beq.w	8005cf0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00b      	beq.n	8005b72 <HAL_UART_IRQHandler+0xae>
 8005b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d005      	beq.n	8005b72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6a:	f043 0201 	orr.w	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00b      	beq.n	8005b96 <HAL_UART_IRQHandler+0xd2>
 8005b7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b82:	f003 0301 	and.w	r3, r3, #1
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d005      	beq.n	8005b96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b8e:	f043 0202 	orr.w	r2, r3, #2
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00b      	beq.n	8005bba <HAL_UART_IRQHandler+0xf6>
 8005ba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d005      	beq.n	8005bba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb2:	f043 0204 	orr.w	r2, r3, #4
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bbe:	f003 0308 	and.w	r3, r3, #8
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d011      	beq.n	8005bea <HAL_UART_IRQHandler+0x126>
 8005bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bca:	f003 0320 	and.w	r3, r3, #32
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d105      	bne.n	8005bde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d005      	beq.n	8005bea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be2:	f043 0208 	orr.w	r2, r3, #8
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 81f2 	beq.w	8005fd8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bf8:	f003 0320 	and.w	r3, r3, #32
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d008      	beq.n	8005c12 <HAL_UART_IRQHandler+0x14e>
 8005c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c04:	f003 0320 	and.w	r3, r3, #32
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d002      	beq.n	8005c12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 fb54 	bl	80062ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	695b      	ldr	r3, [r3, #20]
 8005c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	bf14      	ite	ne
 8005c20:	2301      	movne	r3, #1
 8005c22:	2300      	moveq	r3, #0
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d103      	bne.n	8005c3e <HAL_UART_IRQHandler+0x17a>
 8005c36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d04f      	beq.n	8005cde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 fa31 	bl	80060a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d041      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3314      	adds	r3, #20
 8005c58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005c68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005c6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	3314      	adds	r3, #20
 8005c7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005c7e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005c82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1d9      	bne.n	8005c52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d013      	beq.n	8005cce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005caa:	4a7e      	ldr	r2, [pc, #504]	; (8005ea4 <HAL_UART_IRQHandler+0x3e0>)
 8005cac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fe fc4e 	bl	8004554 <HAL_DMA_Abort_IT>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d016      	beq.n	8005cec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005cc8:	4610      	mov	r0, r2
 8005cca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ccc:	e00e      	b.n	8005cec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f98a 	bl	8005fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd4:	e00a      	b.n	8005cec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f986 	bl	8005fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cdc:	e006      	b.n	8005cec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f982 	bl	8005fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005cea:	e175      	b.n	8005fd8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cec:	bf00      	nop
    return;
 8005cee:	e173      	b.n	8005fd8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	f040 814f 	bne.w	8005f98 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cfe:	f003 0310 	and.w	r3, r3, #16
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 8148 	beq.w	8005f98 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d0c:	f003 0310 	and.w	r3, r3, #16
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f000 8141 	beq.w	8005f98 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	60bb      	str	r3, [r7, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	60bb      	str	r3, [r7, #8]
 8005d2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f000 80b6 	beq.w	8005ea8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 8145 	beq.w	8005fdc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	f080 813e 	bcs.w	8005fdc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d66:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	2b20      	cmp	r3, #32
 8005d70:	f000 8088 	beq.w	8005e84 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	330c      	adds	r3, #12
 8005d7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d82:	e853 3f00 	ldrex	r3, [r3]
 8005d86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d92:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005da0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005da4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005dac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005db0:	e841 2300 	strex	r3, r2, [r1]
 8005db4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1d9      	bne.n	8005d74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3314      	adds	r3, #20
 8005dc6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005dd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dd2:	f023 0301 	bic.w	r3, r3, #1
 8005dd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3314      	adds	r3, #20
 8005de0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005de4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005de8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005dec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005df0:	e841 2300 	strex	r3, r2, [r1]
 8005df4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005df6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1e1      	bne.n	8005dc0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3314      	adds	r3, #20
 8005e02:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e06:	e853 3f00 	ldrex	r3, [r3]
 8005e0a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005e0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3314      	adds	r3, #20
 8005e1c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005e20:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005e22:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e24:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005e26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e28:	e841 2300 	strex	r3, r2, [r1]
 8005e2c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005e2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1e3      	bne.n	8005dfc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2220      	movs	r2, #32
 8005e38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	330c      	adds	r3, #12
 8005e48:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005e52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e54:	f023 0310 	bic.w	r3, r3, #16
 8005e58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005e66:	65ba      	str	r2, [r7, #88]	; 0x58
 8005e68:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e3      	bne.n	8005e42 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fe fb2d 	bl	80044de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	1ad3      	subs	r3, r2, r3
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f8bf 	bl	800601e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ea0:	e09c      	b.n	8005fdc <HAL_UART_IRQHandler+0x518>
 8005ea2:	bf00      	nop
 8005ea4:	0800616b 	.word	0x0800616b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f000 808e 	beq.w	8005fe0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005ec4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 8089 	beq.w	8005fe0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	330c      	adds	r3, #12
 8005ed4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed8:	e853 3f00 	ldrex	r3, [r3]
 8005edc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ee4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	330c      	adds	r3, #12
 8005eee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005ef2:	647a      	str	r2, [r7, #68]	; 0x44
 8005ef4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ef8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005efa:	e841 2300 	strex	r3, r2, [r1]
 8005efe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1e3      	bne.n	8005ece <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3314      	adds	r3, #20
 8005f0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	623b      	str	r3, [r7, #32]
   return(result);
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	f023 0301 	bic.w	r3, r3, #1
 8005f1c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3314      	adds	r3, #20
 8005f26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005f2a:	633a      	str	r2, [r7, #48]	; 0x30
 8005f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f32:	e841 2300 	strex	r3, r2, [r1]
 8005f36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1e3      	bne.n	8005f06 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	330c      	adds	r3, #12
 8005f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0310 	bic.w	r3, r3, #16
 8005f62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005f70:	61fa      	str	r2, [r7, #28]
 8005f72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f74:	69b9      	ldr	r1, [r7, #24]
 8005f76:	69fa      	ldr	r2, [r7, #28]
 8005f78:	e841 2300 	strex	r3, r2, [r1]
 8005f7c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e3      	bne.n	8005f4c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f8e:	4619      	mov	r1, r3
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f000 f844 	bl	800601e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f96:	e023      	b.n	8005fe0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d009      	beq.n	8005fb8 <HAL_UART_IRQHandler+0x4f4>
 8005fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d003      	beq.n	8005fb8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 f91b 	bl	80061ec <UART_Transmit_IT>
    return;
 8005fb6:	e014      	b.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00e      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
 8005fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 f95a 	bl	800628a <UART_EndTransmit_IT>
    return;
 8005fd6:	e004      	b.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
    return;
 8005fd8:	bf00      	nop
 8005fda:	e002      	b.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005fdc:	bf00      	nop
 8005fde:	e000      	b.n	8005fe2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005fe0:	bf00      	nop
  }
}
 8005fe2:	37e8      	adds	r7, #232	; 0xe8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b083      	sub	sp, #12
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	bc80      	pop	{r7}
 800601c:	4770      	bx	lr

0800601e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800601e:	b480      	push	{r7}
 8006020:	b083      	sub	sp, #12
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	460b      	mov	r3, r1
 8006028:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800602a:	bf00      	nop
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr

08006034 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	4613      	mov	r3, r2
 8006040:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	88fa      	ldrh	r2, [r7, #6]
 800604c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	88fa      	ldrh	r2, [r7, #6]
 8006052:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2222      	movs	r2, #34	; 0x22
 800605e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d007      	beq.n	800607a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006078:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695a      	ldr	r2, [r3, #20]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f042 0201 	orr.w	r2, r2, #1
 8006088:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68da      	ldr	r2, [r3, #12]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f042 0220 	orr.w	r2, r2, #32
 8006098:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bc80      	pop	{r7}
 80060a4:	4770      	bx	lr

080060a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b095      	sub	sp, #84	; 0x54
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	330c      	adds	r3, #12
 80060b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060b8:	e853 3f00 	ldrex	r3, [r3]
 80060bc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	330c      	adds	r3, #12
 80060cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060ce:	643a      	str	r2, [r7, #64]	; 0x40
 80060d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1e5      	bne.n	80060ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	3314      	adds	r3, #20
 80060e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ea:	6a3b      	ldr	r3, [r7, #32]
 80060ec:	e853 3f00 	ldrex	r3, [r3]
 80060f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	f023 0301 	bic.w	r3, r3, #1
 80060f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	3314      	adds	r3, #20
 8006100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006102:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006104:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006106:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006108:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800610a:	e841 2300 	strex	r3, r2, [r1]
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1e5      	bne.n	80060e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800611a:	2b01      	cmp	r3, #1
 800611c:	d119      	bne.n	8006152 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	330c      	adds	r3, #12
 8006124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	60bb      	str	r3, [r7, #8]
   return(result);
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	f023 0310 	bic.w	r3, r3, #16
 8006134:	647b      	str	r3, [r7, #68]	; 0x44
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	330c      	adds	r3, #12
 800613c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800613e:	61ba      	str	r2, [r7, #24]
 8006140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	6979      	ldr	r1, [r7, #20]
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	e841 2300 	strex	r3, r2, [r1]
 800614a:	613b      	str	r3, [r7, #16]
   return(result);
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1e5      	bne.n	800611e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2220      	movs	r2, #32
 8006156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006160:	bf00      	nop
 8006162:	3754      	adds	r7, #84	; 0x54
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr

0800616a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b084      	sub	sp, #16
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006184:	68f8      	ldr	r0, [r7, #12]
 8006186:	f7ff ff2f 	bl	8005fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800618a:	bf00      	nop
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b084      	sub	sp, #16
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff ff23 	bl	8005ffa <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f7ff ff14 	bl	800600c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061e4:	bf00      	nop
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b21      	cmp	r3, #33	; 0x21
 80061fe:	d13e      	bne.n	800627e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006208:	d114      	bne.n	8006234 <UART_Transmit_IT+0x48>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d110      	bne.n	8006234 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	881b      	ldrh	r3, [r3, #0]
 800621c:	461a      	mov	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006226:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a1b      	ldr	r3, [r3, #32]
 800622c:	1c9a      	adds	r2, r3, #2
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	621a      	str	r2, [r3, #32]
 8006232:	e008      	b.n	8006246 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	1c59      	adds	r1, r3, #1
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6211      	str	r1, [r2, #32]
 800623e:	781a      	ldrb	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29b      	uxth	r3, r3
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	4619      	mov	r1, r3
 8006254:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006256:	2b00      	cmp	r3, #0
 8006258:	d10f      	bne.n	800627a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006268:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68da      	ldr	r2, [r3, #12]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006278:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800627a:	2300      	movs	r3, #0
 800627c:	e000      	b.n	8006280 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800627e:	2302      	movs	r3, #2
  }
}
 8006280:	4618      	mov	r0, r3
 8006282:	3714      	adds	r7, #20
 8006284:	46bd      	mov	sp, r7
 8006286:	bc80      	pop	{r7}
 8006288:	4770      	bx	lr

0800628a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b082      	sub	sp, #8
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68da      	ldr	r2, [r3, #12]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2220      	movs	r2, #32
 80062a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f001 fed6 	bl	800805c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b08c      	sub	sp, #48	; 0x30
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b22      	cmp	r3, #34	; 0x22
 80062cc:	f040 80ae 	bne.w	800642c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062d8:	d117      	bne.n	800630a <UART_Receive_IT+0x50>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d113      	bne.n	800630a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80062e2:	2300      	movs	r3, #0
 80062e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006302:	1c9a      	adds	r2, r3, #2
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	629a      	str	r2, [r3, #40]	; 0x28
 8006308:	e026      	b.n	8006358 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006310:	2300      	movs	r3, #0
 8006312:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800631c:	d007      	beq.n	800632e <UART_Receive_IT+0x74>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10a      	bne.n	800633c <UART_Receive_IT+0x82>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d106      	bne.n	800633c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	b2da      	uxtb	r2, r3
 8006336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006338:	701a      	strb	r2, [r3, #0]
 800633a:	e008      	b.n	800634e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	b2db      	uxtb	r3, r3
 8006344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006348:	b2da      	uxtb	r2, r3
 800634a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800634c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29b      	uxth	r3, r3
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	4619      	mov	r1, r3
 8006366:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006368:	2b00      	cmp	r3, #0
 800636a:	d15d      	bne.n	8006428 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0220 	bic.w	r2, r2, #32
 800637a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800638a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	695a      	ldr	r2, [r3, #20]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0201 	bic.w	r2, r2, #1
 800639a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d135      	bne.n	800641e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	330c      	adds	r3, #12
 80063be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	e853 3f00 	ldrex	r3, [r3]
 80063c6:	613b      	str	r3, [r7, #16]
   return(result);
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f023 0310 	bic.w	r3, r3, #16
 80063ce:	627b      	str	r3, [r7, #36]	; 0x24
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	330c      	adds	r3, #12
 80063d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d8:	623a      	str	r2, [r7, #32]
 80063da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063dc:	69f9      	ldr	r1, [r7, #28]
 80063de:	6a3a      	ldr	r2, [r7, #32]
 80063e0:	e841 2300 	strex	r3, r2, [r1]
 80063e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1e5      	bne.n	80063b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0310 	and.w	r3, r3, #16
 80063f6:	2b10      	cmp	r3, #16
 80063f8:	d10a      	bne.n	8006410 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	60fb      	str	r3, [r7, #12]
 800640e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006414:	4619      	mov	r1, r3
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7ff fe01 	bl	800601e <HAL_UARTEx_RxEventCallback>
 800641c:	e002      	b.n	8006424 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f001 fe30 	bl	8008084 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006424:	2300      	movs	r3, #0
 8006426:	e002      	b.n	800642e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006428:	2300      	movs	r3, #0
 800642a:	e000      	b.n	800642e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800642c:	2302      	movs	r3, #2
  }
}
 800642e:	4618      	mov	r0, r3
 8006430:	3730      	adds	r7, #48	; 0x30
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68da      	ldr	r2, [r3, #12]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	4313      	orrs	r3, r2
 8006466:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006472:	f023 030c 	bic.w	r3, r3, #12
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6812      	ldr	r2, [r2, #0]
 800647a:	68b9      	ldr	r1, [r7, #8]
 800647c:	430b      	orrs	r3, r1
 800647e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699a      	ldr	r2, [r3, #24]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a2c      	ldr	r2, [pc, #176]	; (800654c <UART_SetConfig+0x114>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d103      	bne.n	80064a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064a0:	f7fe fac4 	bl	8004a2c <HAL_RCC_GetPCLK2Freq>
 80064a4:	60f8      	str	r0, [r7, #12]
 80064a6:	e002      	b.n	80064ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064a8:	f7fe faac 	bl	8004a04 <HAL_RCC_GetPCLK1Freq>
 80064ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	4613      	mov	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	4413      	add	r3, r2
 80064b6:	009a      	lsls	r2, r3, #2
 80064b8:	441a      	add	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c4:	4a22      	ldr	r2, [pc, #136]	; (8006550 <UART_SetConfig+0x118>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	095b      	lsrs	r3, r3, #5
 80064cc:	0119      	lsls	r1, r3, #4
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	4613      	mov	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4413      	add	r3, r2
 80064d6:	009a      	lsls	r2, r3, #2
 80064d8:	441a      	add	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80064e4:	4b1a      	ldr	r3, [pc, #104]	; (8006550 <UART_SetConfig+0x118>)
 80064e6:	fba3 0302 	umull	r0, r3, r3, r2
 80064ea:	095b      	lsrs	r3, r3, #5
 80064ec:	2064      	movs	r0, #100	; 0x64
 80064ee:	fb00 f303 	mul.w	r3, r0, r3
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	011b      	lsls	r3, r3, #4
 80064f6:	3332      	adds	r3, #50	; 0x32
 80064f8:	4a15      	ldr	r2, [pc, #84]	; (8006550 <UART_SetConfig+0x118>)
 80064fa:	fba2 2303 	umull	r2, r3, r2, r3
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006504:	4419      	add	r1, r3
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	4613      	mov	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	009a      	lsls	r2, r3, #2
 8006510:	441a      	add	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	fbb2 f2f3 	udiv	r2, r2, r3
 800651c:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <UART_SetConfig+0x118>)
 800651e:	fba3 0302 	umull	r0, r3, r3, r2
 8006522:	095b      	lsrs	r3, r3, #5
 8006524:	2064      	movs	r0, #100	; 0x64
 8006526:	fb00 f303 	mul.w	r3, r0, r3
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	011b      	lsls	r3, r3, #4
 800652e:	3332      	adds	r3, #50	; 0x32
 8006530:	4a07      	ldr	r2, [pc, #28]	; (8006550 <UART_SetConfig+0x118>)
 8006532:	fba2 2303 	umull	r2, r3, r2, r3
 8006536:	095b      	lsrs	r3, r3, #5
 8006538:	f003 020f 	and.w	r2, r3, #15
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	440a      	add	r2, r1
 8006542:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	40013800 	.word	0x40013800
 8006550:	51eb851f 	.word	0x51eb851f

08006554 <LL_GPIO_SetPinMode>:
{
 8006554:	b490      	push	{r4, r7}
 8006556:	b088      	sub	sp, #32
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	461a      	mov	r2, r3
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	0e1b      	lsrs	r3, r3, #24
 8006568:	4413      	add	r3, r2
 800656a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800656c:	6822      	ldr	r2, [r4, #0]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	fa93 f3a3 	rbit	r3, r3
 8006578:	613b      	str	r3, [r7, #16]
  return result;
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	fab3 f383 	clz	r3, r3
 8006580:	b2db      	uxtb	r3, r3
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	210f      	movs	r1, #15
 8006586:	fa01 f303 	lsl.w	r3, r1, r3
 800658a:	43db      	mvns	r3, r3
 800658c:	401a      	ands	r2, r3
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	fa93 f3a3 	rbit	r3, r3
 8006598:	61bb      	str	r3, [r7, #24]
  return result;
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	fab3 f383 	clz	r3, r3
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	6879      	ldr	r1, [r7, #4]
 80065a6:	fa01 f303 	lsl.w	r3, r1, r3
 80065aa:	4313      	orrs	r3, r2
 80065ac:	6023      	str	r3, [r4, #0]
}
 80065ae:	bf00      	nop
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc90      	pop	{r4, r7}
 80065b6:	4770      	bx	lr

080065b8 <LL_GPIO_SetPinSpeed>:
{
 80065b8:	b490      	push	{r4, r7}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	461a      	mov	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	0e1b      	lsrs	r3, r3, #24
 80065cc:	4413      	add	r3, r2
 80065ce:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80065d0:	6822      	ldr	r2, [r4, #0]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	fa93 f3a3 	rbit	r3, r3
 80065dc:	613b      	str	r3, [r7, #16]
  return result;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	fab3 f383 	clz	r3, r3
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	2103      	movs	r1, #3
 80065ea:	fa01 f303 	lsl.w	r3, r1, r3
 80065ee:	43db      	mvns	r3, r3
 80065f0:	401a      	ands	r2, r3
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	fa93 f3a3 	rbit	r3, r3
 80065fc:	61bb      	str	r3, [r7, #24]
  return result;
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	fab3 f383 	clz	r3, r3
 8006604:	b2db      	uxtb	r3, r3
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	6879      	ldr	r1, [r7, #4]
 800660a:	fa01 f303 	lsl.w	r3, r1, r3
 800660e:	4313      	orrs	r3, r2
 8006610:	6023      	str	r3, [r4, #0]
}
 8006612:	bf00      	nop
 8006614:	3720      	adds	r7, #32
 8006616:	46bd      	mov	sp, r7
 8006618:	bc90      	pop	{r4, r7}
 800661a:	4770      	bx	lr

0800661c <LL_GPIO_SetPinOutputType>:
{
 800661c:	b490      	push	{r4, r7}
 800661e:	b088      	sub	sp, #32
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	461a      	mov	r2, r3
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	0e1b      	lsrs	r3, r3, #24
 8006630:	4413      	add	r3, r2
 8006632:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8006634:	6822      	ldr	r2, [r4, #0]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	fa93 f3a3 	rbit	r3, r3
 8006640:	613b      	str	r3, [r7, #16]
  return result;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	fab3 f383 	clz	r3, r3
 8006648:	b2db      	uxtb	r3, r3
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	2104      	movs	r1, #4
 800664e:	fa01 f303 	lsl.w	r3, r1, r3
 8006652:	43db      	mvns	r3, r3
 8006654:	401a      	ands	r2, r3
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	fa93 f3a3 	rbit	r3, r3
 8006660:	61bb      	str	r3, [r7, #24]
  return result;
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	fab3 f383 	clz	r3, r3
 8006668:	b2db      	uxtb	r3, r3
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	6879      	ldr	r1, [r7, #4]
 800666e:	fa01 f303 	lsl.w	r3, r1, r3
 8006672:	4313      	orrs	r3, r2
 8006674:	6023      	str	r3, [r4, #0]
}
 8006676:	bf00      	nop
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bc90      	pop	{r4, r7}
 800667e:	4770      	bx	lr

08006680 <LL_GPIO_SetPinPull>:
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	0a1b      	lsrs	r3, r3, #8
 8006694:	43db      	mvns	r3, r3
 8006696:	401a      	ands	r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	0a1b      	lsrs	r3, r3, #8
 800669c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	fa93 f3a3 	rbit	r3, r3
 80066a4:	613b      	str	r3, [r7, #16]
  return result;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	fab3 f383 	clz	r3, r3
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	4619      	mov	r1, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	408b      	lsls	r3, r1
 80066b4:	431a      	orrs	r2, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	60da      	str	r2, [r3, #12]
}
 80066ba:	bf00      	nop
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	bc80      	pop	{r7}
 80066c2:	4770      	bx	lr

080066c4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b088      	sub	sp, #32
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	fa93 f3a3 	rbit	r3, r3
 80066e2:	60fb      	str	r3, [r7, #12]
  return result;
 80066e4:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 80066e6:	fab3 f383 	clz	r3, r3
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 80066ee:	e044      	b.n	800677a <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80066f0:	2201      	movs	r2, #1
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	409a      	lsls	r2, r3
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	4013      	ands	r3, r2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d03a      	beq.n	8006774 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	2b07      	cmp	r3, #7
 8006702:	d806      	bhi.n	8006712 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8006704:	f240 1201 	movw	r2, #257	; 0x101
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	fa02 f303 	lsl.w	r3, r2, r3
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	e008      	b.n	8006724 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	3b08      	subs	r3, #8
 8006716:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800671a:	fa02 f303 	lsl.w	r3, r2, r3
 800671e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006722:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	2b08      	cmp	r3, #8
 800672a:	d106      	bne.n	800673a <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	461a      	mov	r2, r3
 8006732:	69b9      	ldr	r1, [r7, #24]
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7ff ffa3 	bl	8006680 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	461a      	mov	r2, r3
 8006740:	69b9      	ldr	r1, [r7, #24]
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f7ff ff06 	bl	8006554 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d003      	beq.n	8006758 <LL_GPIO_Init+0x94>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	2b09      	cmp	r3, #9
 8006756:	d10d      	bne.n	8006774 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	461a      	mov	r2, r3
 800675e:	69b9      	ldr	r1, [r7, #24]
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff ff29 	bl	80065b8 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	461a      	mov	r2, r3
 800676c:	69b9      	ldr	r1, [r7, #24]
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7ff ff54 	bl	800661c <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	3301      	adds	r3, #1
 8006778:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	fa22 f303 	lsr.w	r3, r2, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1b4      	bne.n	80066f0 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3720      	adds	r7, #32
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <LL_I2C_Enable>:
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f043 0201 	orr.w	r2, r3, #1
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	601a      	str	r2, [r3, #0]
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bc80      	pop	{r7}
 80067ac:	4770      	bx	lr

080067ae <LL_I2C_Disable>:
{
 80067ae:	b480      	push	{r7}
 80067b0:	b083      	sub	sp, #12
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f023 0201 	bic.w	r2, r3, #1
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	601a      	str	r2, [r3, #0]
}
 80067c2:	bf00      	nop
 80067c4:	370c      	adds	r7, #12
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bc80      	pop	{r7}
 80067ca:	4770      	bx	lr

080067cc <LL_I2C_SetOwnAddress1>:
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80067e0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80067e4:	68b9      	ldr	r1, [r7, #8]
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	431a      	orrs	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	609a      	str	r2, [r3, #8]
}
 80067f0:	bf00      	nop
 80067f2:	3714      	adds	r7, #20
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bc80      	pop	{r7}
 80067f8:	4770      	bx	lr
	...

080067fc <LL_I2C_ConfigSpeed>:
{
 80067fc:	b480      	push	{r7}
 80067fe:	b087      	sub	sp, #28
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 800680a:	2300      	movs	r3, #0
 800680c:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 800680e:	2300      	movs	r3, #0
 8006810:	617b      	str	r3, [r7, #20]
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	4a41      	ldr	r2, [pc, #260]	; (800691c <LL_I2C_ConfigSpeed+0x120>)
 8006816:	fba2 2303 	umull	r2, r3, r2, r3
 800681a:	0c9b      	lsrs	r3, r3, #18
 800681c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	431a      	orrs	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	605a      	str	r2, [r3, #4]
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4939      	ldr	r1, [pc, #228]	; (8006920 <LL_I2C_ConfigSpeed+0x124>)
 800683a:	428b      	cmp	r3, r1
 800683c:	d802      	bhi.n	8006844 <LL_I2C_ConfigSpeed+0x48>
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	3301      	adds	r3, #1
 8006842:	e009      	b.n	8006858 <LL_I2C_ConfigSpeed+0x5c>
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800684a:	fb01 f303 	mul.w	r3, r1, r3
 800684e:	4935      	ldr	r1, [pc, #212]	; (8006924 <LL_I2C_ConfigSpeed+0x128>)
 8006850:	fba1 1303 	umull	r1, r3, r1, r3
 8006854:	099b      	lsrs	r3, r3, #6
 8006856:	3301      	adds	r3, #1
 8006858:	431a      	orrs	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	621a      	str	r2, [r3, #32]
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a2f      	ldr	r2, [pc, #188]	; (8006920 <LL_I2C_ConfigSpeed+0x124>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d939      	bls.n	80068da <LL_I2C_ConfigSpeed+0xde>
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d117      	bne.n	800689c <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	4613      	mov	r3, r2
 8006870:	005b      	lsls	r3, r3, #1
 8006872:	4413      	add	r3, r2
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	fbb2 f3f3 	udiv	r3, r2, r3
 800687a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800687e:	2b00      	cmp	r3, #0
 8006880:	d009      	beq.n	8006896 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	4613      	mov	r3, r2
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	4413      	add	r3, r2
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8006890:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006894:	e01d      	b.n	80068d2 <LL_I2C_ConfigSpeed+0xd6>
 8006896:	f248 0301 	movw	r3, #32769	; 0x8001
 800689a:	e01a      	b.n	80068d2 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	009a      	lsls	r2, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	009a      	lsls	r2, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80068c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068cc:	e001      	b.n	80068d2 <LL_I2C_ConfigSpeed+0xd6>
 80068ce:	f248 0301 	movw	r3, #32769	; 0x8001
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]
 80068d8:	e011      	b.n	80068fe <LL_I2C_ConfigSpeed+0x102>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	005b      	lsls	r3, r3, #1
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80068e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80068e8:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d005      	beq.n	80068fa <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f8:	e000      	b.n	80068fc <LL_I2C_ConfigSpeed+0x100>
 80068fa:	2304      	movs	r3, #4
 80068fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8006906:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	431a      	orrs	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	61da      	str	r2, [r3, #28]
}
 8006912:	bf00      	nop
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	bc80      	pop	{r7}
 800691a:	4770      	bx	lr
 800691c:	431bde83 	.word	0x431bde83
 8006920:	000186a0 	.word	0x000186a0
 8006924:	10624dd3 	.word	0x10624dd3

08006928 <LL_I2C_SetMode>:
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f023 021a 	bic.w	r2, r3, #26
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	431a      	orrs	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	601a      	str	r2, [r3, #0]
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	bc80      	pop	{r7}
 800694a:	4770      	bx	lr

0800694c <LL_I2C_AcknowledgeNextData>:
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	431a      	orrs	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	601a      	str	r2, [r3, #0]
}
 8006966:	bf00      	nop
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	bc80      	pop	{r7}
 800696e:	4770      	bx	lr

08006970 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b086      	sub	sp, #24
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7ff ff17 	bl	80067ae <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006980:	f107 0308 	add.w	r3, r7, #8
 8006984:	4618      	mov	r0, r3
 8006986:	f000 f87b 	bl	8006a80 <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 800698a:	6939      	ldr	r1, [r7, #16]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	685a      	ldr	r2, [r3, #4]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7ff ff31 	bl	80067fc <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68d9      	ldr	r1, [r3, #12]
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	461a      	mov	r2, r3
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f7ff ff11 	bl	80067cc <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4619      	mov	r1, r3
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7ff ffb9 	bl	8006928 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f7ff feea 	bl	8006790 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	4619      	mov	r1, r3
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7ff ffc2 	bl	800694c <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3718      	adds	r7, #24
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
	...

080069d4 <LL_RCC_GetSysClkSource>:
{
 80069d4:	b480      	push	{r7}
 80069d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80069d8:	4b03      	ldr	r3, [pc, #12]	; (80069e8 <LL_RCC_GetSysClkSource+0x14>)
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f003 030c 	and.w	r3, r3, #12
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bc80      	pop	{r7}
 80069e6:	4770      	bx	lr
 80069e8:	40021000 	.word	0x40021000

080069ec <LL_RCC_GetAHBPrescaler>:
{
 80069ec:	b480      	push	{r7}
 80069ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80069f0:	4b03      	ldr	r3, [pc, #12]	; (8006a00 <LL_RCC_GetAHBPrescaler+0x14>)
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bc80      	pop	{r7}
 80069fe:	4770      	bx	lr
 8006a00:	40021000 	.word	0x40021000

08006a04 <LL_RCC_GetAPB1Prescaler>:
{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006a08:	4b03      	ldr	r3, [pc, #12]	; (8006a18 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bc80      	pop	{r7}
 8006a16:	4770      	bx	lr
 8006a18:	40021000 	.word	0x40021000

08006a1c <LL_RCC_GetAPB2Prescaler>:
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006a20:	4b03      	ldr	r3, [pc, #12]	; (8006a30 <LL_RCC_GetAPB2Prescaler+0x14>)
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bc80      	pop	{r7}
 8006a2e:	4770      	bx	lr
 8006a30:	40021000 	.word	0x40021000

08006a34 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8006a38:	4b03      	ldr	r3, [pc, #12]	; (8006a48 <LL_RCC_PLL_GetMainSource+0x14>)
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bc80      	pop	{r7}
 8006a46:	4770      	bx	lr
 8006a48:	40021000 	.word	0x40021000

08006a4c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8006a50:	4b03      	ldr	r3, [pc, #12]	; (8006a60 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bc80      	pop	{r7}
 8006a5e:	4770      	bx	lr
 8006a60:	40021000 	.word	0x40021000

08006a64 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8006a64:	b480      	push	{r7}
 8006a66:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8006a68:	4b04      	ldr	r3, [pc, #16]	; (8006a7c <LL_RCC_PLL_GetPrediv+0x18>)
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	0c5b      	lsrs	r3, r3, #17
 8006a6e:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bc80      	pop	{r7}
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	40021000 	.word	0x40021000

08006a80 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006a88:	f000 f820 	bl	8006acc <RCC_GetSystemClockFreq>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f83e 	bl	8006b18 <RCC_GetHCLKClockFreq>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 f84c 	bl	8006b44 <RCC_GetPCLK1ClockFreq>
 8006aac:	4602      	mov	r2, r0
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f000 f858 	bl	8006b6c <RCC_GetPCLK2ClockFreq>
 8006abc:	4602      	mov	r2, r0
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	60da      	str	r2, [r3, #12]
}
 8006ac2:	bf00      	nop
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
	...

08006acc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006ad6:	f7ff ff7d 	bl	80069d4 <LL_RCC_GetSysClkSource>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d00c      	beq.n	8006afa <RCC_GetSystemClockFreq+0x2e>
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	d80e      	bhi.n	8006b02 <RCC_GetSystemClockFreq+0x36>
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d002      	beq.n	8006aee <RCC_GetSystemClockFreq+0x22>
 8006ae8:	2b04      	cmp	r3, #4
 8006aea:	d003      	beq.n	8006af4 <RCC_GetSystemClockFreq+0x28>
 8006aec:	e009      	b.n	8006b02 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006aee:	4b09      	ldr	r3, [pc, #36]	; (8006b14 <RCC_GetSystemClockFreq+0x48>)
 8006af0:	607b      	str	r3, [r7, #4]
      break;
 8006af2:	e009      	b.n	8006b08 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006af4:	4b07      	ldr	r3, [pc, #28]	; (8006b14 <RCC_GetSystemClockFreq+0x48>)
 8006af6:	607b      	str	r3, [r7, #4]
      break;
 8006af8:	e006      	b.n	8006b08 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8006afa:	f000 f84b 	bl	8006b94 <RCC_PLL_GetFreqDomain_SYS>
 8006afe:	6078      	str	r0, [r7, #4]
      break;
 8006b00:	e002      	b.n	8006b08 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8006b02:	4b04      	ldr	r3, [pc, #16]	; (8006b14 <RCC_GetSystemClockFreq+0x48>)
 8006b04:	607b      	str	r3, [r7, #4]
      break;
 8006b06:	bf00      	nop
  }

  return frequency;
 8006b08:	687b      	ldr	r3, [r7, #4]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	007a1200 	.word	0x007a1200

08006b18 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006b20:	f7ff ff64 	bl	80069ec <LL_RCC_GetAHBPrescaler>
 8006b24:	4603      	mov	r3, r0
 8006b26:	091b      	lsrs	r3, r3, #4
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	4a04      	ldr	r2, [pc, #16]	; (8006b40 <RCC_GetHCLKClockFreq+0x28>)
 8006b2e:	5cd3      	ldrb	r3, [r2, r3]
 8006b30:	461a      	mov	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	40d3      	lsrs	r3, r2
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	08009d20 	.word	0x08009d20

08006b44 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006b4c:	f7ff ff5a 	bl	8006a04 <LL_RCC_GetAPB1Prescaler>
 8006b50:	4603      	mov	r3, r0
 8006b52:	0a1b      	lsrs	r3, r3, #8
 8006b54:	4a04      	ldr	r2, [pc, #16]	; (8006b68 <RCC_GetPCLK1ClockFreq+0x24>)
 8006b56:	5cd3      	ldrb	r3, [r2, r3]
 8006b58:	461a      	mov	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	40d3      	lsrs	r3, r2
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	08009d30 	.word	0x08009d30

08006b6c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006b74:	f7ff ff52 	bl	8006a1c <LL_RCC_GetAPB2Prescaler>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	0adb      	lsrs	r3, r3, #11
 8006b7c:	4a04      	ldr	r2, [pc, #16]	; (8006b90 <RCC_GetPCLK2ClockFreq+0x24>)
 8006b7e:	5cd3      	ldrb	r3, [r2, r3]
 8006b80:	461a      	mov	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	40d3      	lsrs	r3, r2
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3708      	adds	r7, #8
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	08009d30 	.word	0x08009d30

08006b94 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	607b      	str	r3, [r7, #4]
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006ba2:	f7ff ff47 	bl	8006a34 <LL_RCC_PLL_GetMainSource>
 8006ba6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d004      	beq.n	8006bb8 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bb4:	d003      	beq.n	8006bbe <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8006bb6:	e00b      	b.n	8006bd0 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8006bb8:	4b0d      	ldr	r3, [pc, #52]	; (8006bf0 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8006bba:	607b      	str	r3, [r7, #4]
      break;
 8006bbc:	e00b      	b.n	8006bd6 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8006bbe:	f7ff ff51 	bl	8006a64 <LL_RCC_PLL_GetPrediv>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	4a0b      	ldr	r2, [pc, #44]	; (8006bf4 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8006bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bcc:	607b      	str	r3, [r7, #4]
      break;
 8006bce:	e002      	b.n	8006bd6 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8006bd0:	4b07      	ldr	r3, [pc, #28]	; (8006bf0 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8006bd2:	607b      	str	r3, [r7, #4]
      break;
 8006bd4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8006bd6:	f7ff ff39 	bl	8006a4c <LL_RCC_PLL_GetMultiplicator>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	0c9b      	lsrs	r3, r3, #18
 8006bde:	3302      	adds	r3, #2
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	fb02 f303 	mul.w	r3, r2, r3
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3708      	adds	r7, #8
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	003d0900 	.word	0x003d0900
 8006bf4:	007a1200 	.word	0x007a1200

08006bf8 <LL_TIM_SetPrescaler>:
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bc80      	pop	{r7}
 8006c10:	4770      	bx	lr

08006c12 <LL_TIM_SetAutoReload>:
{
 8006c12:	b480      	push	{r7}
 8006c14:	b083      	sub	sp, #12
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
 8006c1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006c22:	bf00      	nop
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bc80      	pop	{r7}
 8006c2a:	4770      	bx	lr

08006c2c <LL_TIM_SetRepetitionCounter>:
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006c3c:	bf00      	nop
 8006c3e:	370c      	adds	r7, #12
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bc80      	pop	{r7}
 8006c44:	4770      	bx	lr

08006c46 <LL_TIM_OC_SetCompareCH1>:
{
 8006c46:	b480      	push	{r7}
 8006c48:	b083      	sub	sp, #12
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr

08006c60 <LL_TIM_OC_SetCompareCH2>:
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bc80      	pop	{r7}
 8006c78:	4770      	bx	lr

08006c7a <LL_TIM_OC_SetCompareCH3>:
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b083      	sub	sp, #12
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bc80      	pop	{r7}
 8006c92:	4770      	bx	lr

08006c94 <LL_TIM_OC_SetCompareCH4>:
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bc80      	pop	{r7}
 8006cac:	4770      	bx	lr

08006cae <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b083      	sub	sp, #12
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f043 0201 	orr.w	r2, r3, #1
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	615a      	str	r2, [r3, #20]
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bc80      	pop	{r7}
 8006cca:	4770      	bx	lr

08006ccc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a27      	ldr	r2, [pc, #156]	; (8006d7c <LL_TIM_Init+0xb0>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d00b      	beq.n	8006cfc <LL_TIM_Init+0x30>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cea:	d007      	beq.n	8006cfc <LL_TIM_Init+0x30>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a24      	ldr	r2, [pc, #144]	; (8006d80 <LL_TIM_Init+0xb4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d003      	beq.n	8006cfc <LL_TIM_Init+0x30>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a23      	ldr	r2, [pc, #140]	; (8006d84 <LL_TIM_Init+0xb8>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d106      	bne.n	8006d0a <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a1b      	ldr	r2, [pc, #108]	; (8006d7c <LL_TIM_Init+0xb0>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d00b      	beq.n	8006d2a <LL_TIM_Init+0x5e>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d18:	d007      	beq.n	8006d2a <LL_TIM_Init+0x5e>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a18      	ldr	r2, [pc, #96]	; (8006d80 <LL_TIM_Init+0xb4>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d003      	beq.n	8006d2a <LL_TIM_Init+0x5e>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a17      	ldr	r2, [pc, #92]	; (8006d84 <LL_TIM_Init+0xb8>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d106      	bne.n	8006d38 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	4619      	mov	r1, r3
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f7ff ff64 	bl	8006c12 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	4619      	mov	r1, r3
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7ff ff51 	bl	8006bf8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a08      	ldr	r2, [pc, #32]	; (8006d7c <LL_TIM_Init+0xb0>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d105      	bne.n	8006d6a <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	4619      	mov	r1, r3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f7ff ff61 	bl	8006c2c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7ff ff9f 	bl	8006cae <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40012c00 	.word	0x40012c00
 8006d80:	40000400 	.word	0x40000400
 8006d84:	40000800 	.word	0x40000800

08006d88 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d9e:	d027      	beq.n	8006df0 <LL_TIM_OC_Init+0x68>
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006da6:	d82a      	bhi.n	8006dfe <LL_TIM_OC_Init+0x76>
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dae:	d018      	beq.n	8006de2 <LL_TIM_OC_Init+0x5a>
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006db6:	d822      	bhi.n	8006dfe <LL_TIM_OC_Init+0x76>
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d003      	beq.n	8006dc6 <LL_TIM_OC_Init+0x3e>
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b10      	cmp	r3, #16
 8006dc2:	d007      	beq.n	8006dd4 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006dc4:	e01b      	b.n	8006dfe <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006dc6:	6879      	ldr	r1, [r7, #4]
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 f81f 	bl	8006e0c <OC1Config>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	75fb      	strb	r3, [r7, #23]
      break;
 8006dd2:	e015      	b.n	8006e00 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006dd4:	6879      	ldr	r1, [r7, #4]
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 f87e 	bl	8006ed8 <OC2Config>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	75fb      	strb	r3, [r7, #23]
      break;
 8006de0:	e00e      	b.n	8006e00 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 f8e1 	bl	8006fac <OC3Config>
 8006dea:	4603      	mov	r3, r0
 8006dec:	75fb      	strb	r3, [r7, #23]
      break;
 8006dee:	e007      	b.n	8006e00 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 f944 	bl	8007080 <OC4Config>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	75fb      	strb	r3, [r7, #23]
      break;
 8006dfc:	e000      	b.n	8006e00 <LL_TIM_OC_Init+0x78>
      break;
 8006dfe:	bf00      	nop
  }

  return result;
 8006e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3718      	adds	r7, #24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
	...

08006e0c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	f023 0201 	bic.w	r2, r3, #1
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f023 0303 	bic.w	r3, r3, #3
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f023 0202 	bic.w	r2, r3, #2
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	f023 0201 	bic.w	r2, r3, #1
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a1a      	ldr	r2, [pc, #104]	; (8006ed4 <OC1Config+0xc8>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d11e      	bne.n	8006eac <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f023 0208 	bic.w	r2, r3, #8
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 0204 	bic.w	r2, r3, #4
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	699b      	ldr	r3, [r3, #24]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	005b      	lsls	r3, r3, #1
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7ff fec1 	bl	8006c46 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3718      	adds	r7, #24
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	40012c00 	.word	0x40012c00

08006ed8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	f023 0210 	bic.w	r2, r3, #16
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	021b      	lsls	r3, r3, #8
 8006f14:	4313      	orrs	r3, r2
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f023 0220 	bic.w	r2, r3, #32
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	011b      	lsls	r3, r3, #4
 8006f24:	4313      	orrs	r3, r2
 8006f26:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f023 0210 	bic.w	r2, r3, #16
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	011b      	lsls	r3, r3, #4
 8006f34:	4313      	orrs	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a1b      	ldr	r2, [pc, #108]	; (8006fa8 <OC2Config+0xd0>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d11f      	bne.n	8006f80 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	019b      	lsls	r3, r3, #6
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	019b      	lsls	r3, r3, #6
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	00db      	lsls	r3, r3, #3
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	693a      	ldr	r2, [r7, #16]
 8006f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	4619      	mov	r1, r3
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fe64 	bl	8006c60 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3718      	adds	r7, #24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	40012c00 	.word	0x40012c00

08006fac <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a1b      	ldr	r3, [r3, #32]
 8006fba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0303 	bic.w	r3, r3, #3
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	021b      	lsls	r3, r3, #8
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	021b      	lsls	r3, r3, #8
 8007006:	4313      	orrs	r3, r2
 8007008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a1b      	ldr	r2, [pc, #108]	; (800707c <OC3Config+0xd0>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d11f      	bne.n	8007052 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	029b      	lsls	r3, r3, #10
 800701e:	4313      	orrs	r3, r2
 8007020:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	029b      	lsls	r3, r3, #10
 800702e:	4313      	orrs	r3, r2
 8007030:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	011b      	lsls	r3, r3, #4
 800703e:	4313      	orrs	r3, r2
 8007040:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	69db      	ldr	r3, [r3, #28]
 800704c:	015b      	lsls	r3, r3, #5
 800704e:	4313      	orrs	r3, r2
 8007050:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff fe08 	bl	8006c7a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3718      	adds	r7, #24
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	40012c00 	.word	0x40012c00

08007080 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	69db      	ldr	r3, [r3, #28]
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	021b      	lsls	r3, r3, #8
 80070bc:	4313      	orrs	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	031b      	lsls	r3, r3, #12
 80070cc:	4313      	orrs	r3, r2
 80070ce:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	031b      	lsls	r3, r3, #12
 80070dc:	4313      	orrs	r3, r2
 80070de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a0f      	ldr	r2, [pc, #60]	; (8007120 <OC4Config+0xa0>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d107      	bne.n	80070f8 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	019b      	lsls	r3, r3, #6
 80070f4:	4313      	orrs	r3, r2
 80070f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	4619      	mov	r1, r3
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7ff fdc2 	bl	8006c94 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3718      	adds	r7, #24
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	40012c00 	.word	0x40012c00

08007124 <LL_USART_IsEnabled>:
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007138:	bf0c      	ite	eq
 800713a:	2301      	moveq	r3, #1
 800713c:	2300      	movne	r3, #0
 800713e:	b2db      	uxtb	r3, r3
}
 8007140:	4618      	mov	r0, r3
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	bc80      	pop	{r7}
 8007148:	4770      	bx	lr

0800714a <LL_USART_SetStopBitsLength>:
{
 800714a:	b480      	push	{r7}
 800714c:	b083      	sub	sp, #12
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
 8007152:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	611a      	str	r2, [r3, #16]
}
 8007164:	bf00      	nop
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	bc80      	pop	{r7}
 800716c:	4770      	bx	lr

0800716e <LL_USART_SetHWFlowCtrl>:
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
 8007176:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	431a      	orrs	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	615a      	str	r2, [r3, #20]
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	bc80      	pop	{r7}
 8007190:	4770      	bx	lr
	...

08007194 <LL_USART_SetBaudRate>:
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	4613      	mov	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	009a      	lsls	r2, r3, #2
 80071aa:	441a      	add	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071b4:	4a25      	ldr	r2, [pc, #148]	; (800724c <LL_USART_SetBaudRate+0xb8>)
 80071b6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ba:	095b      	lsrs	r3, r3, #5
 80071bc:	b29b      	uxth	r3, r3
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	b299      	uxth	r1, r3
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	4613      	mov	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	009a      	lsls	r2, r3, #2
 80071cc:	441a      	add	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80071d6:	4b1d      	ldr	r3, [pc, #116]	; (800724c <LL_USART_SetBaudRate+0xb8>)
 80071d8:	fba3 0302 	umull	r0, r3, r3, r2
 80071dc:	095b      	lsrs	r3, r3, #5
 80071de:	2064      	movs	r0, #100	; 0x64
 80071e0:	fb00 f303 	mul.w	r3, r0, r3
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	011b      	lsls	r3, r3, #4
 80071e8:	3332      	adds	r3, #50	; 0x32
 80071ea:	4a18      	ldr	r2, [pc, #96]	; (800724c <LL_USART_SetBaudRate+0xb8>)
 80071ec:	fba2 2303 	umull	r2, r3, r2, r3
 80071f0:	095b      	lsrs	r3, r3, #5
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	440b      	add	r3, r1
 80071fc:	b299      	uxth	r1, r3
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	4613      	mov	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	4413      	add	r3, r2
 8007206:	009a      	lsls	r2, r3, #2
 8007208:	441a      	add	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007212:	4b0e      	ldr	r3, [pc, #56]	; (800724c <LL_USART_SetBaudRate+0xb8>)
 8007214:	fba3 0302 	umull	r0, r3, r3, r2
 8007218:	095b      	lsrs	r3, r3, #5
 800721a:	2064      	movs	r0, #100	; 0x64
 800721c:	fb00 f303 	mul.w	r3, r0, r3
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	011b      	lsls	r3, r3, #4
 8007224:	3332      	adds	r3, #50	; 0x32
 8007226:	4a09      	ldr	r2, [pc, #36]	; (800724c <LL_USART_SetBaudRate+0xb8>)
 8007228:	fba2 2303 	umull	r2, r3, r2, r3
 800722c:	095b      	lsrs	r3, r3, #5
 800722e:	b29b      	uxth	r3, r3
 8007230:	f003 030f 	and.w	r3, r3, #15
 8007234:	b29b      	uxth	r3, r3
 8007236:	440b      	add	r3, r1
 8007238:	b29b      	uxth	r3, r3
 800723a:	461a      	mov	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	609a      	str	r2, [r3, #8]
}
 8007240:	bf00      	nop
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	bc80      	pop	{r7}
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	51eb851f 	.word	0x51eb851f

08007250 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b088      	sub	sp, #32
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800725e:	2300      	movs	r3, #0
 8007260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff ff5e 	bl	8007124 <LL_USART_IsEnabled>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d145      	bne.n	80072fa <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007276:	f023 030c 	bic.w	r3, r3, #12
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	6851      	ldr	r1, [r2, #4]
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	68d2      	ldr	r2, [r2, #12]
 8007282:	4311      	orrs	r1, r2
 8007284:	683a      	ldr	r2, [r7, #0]
 8007286:	6912      	ldr	r2, [r2, #16]
 8007288:	430a      	orrs	r2, r1
 800728a:	431a      	orrs	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	4619      	mov	r1, r3
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7ff ff57 	bl	800714a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	4619      	mov	r1, r3
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff ff63 	bl	800716e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80072a8:	f107 0308 	add.w	r3, r7, #8
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff fbe7 	bl	8006a80 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a13      	ldr	r2, [pc, #76]	; (8007304 <LL_USART_Init+0xb4>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d102      	bne.n	80072c0 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	61bb      	str	r3, [r7, #24]
 80072be:	e00c      	b.n	80072da <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a11      	ldr	r2, [pc, #68]	; (8007308 <LL_USART_Init+0xb8>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d102      	bne.n	80072ce <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	61bb      	str	r3, [r7, #24]
 80072cc:	e005      	b.n	80072da <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a0e      	ldr	r2, [pc, #56]	; (800730c <LL_USART_Init+0xbc>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d101      	bne.n	80072da <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00c      	beq.n	80072fa <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d008      	beq.n	80072fa <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80072e8:	2300      	movs	r3, #0
 80072ea:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	461a      	mov	r2, r3
 80072f2:	69b9      	ldr	r1, [r7, #24]
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f7ff ff4d 	bl	8007194 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80072fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3720      	adds	r7, #32
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	40013800 	.word	0x40013800
 8007308:	40004400 	.word	0x40004400
 800730c:	40004800 	.word	0x40004800

08007310 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8007318:	4b0e      	ldr	r3, [pc, #56]	; (8007354 <LL_mDelay+0x44>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800731e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007326:	d00c      	beq.n	8007342 <LL_mDelay+0x32>
  {
    Delay++;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	3301      	adds	r3, #1
 800732c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800732e:	e008      	b.n	8007342 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8007330:	4b08      	ldr	r3, [pc, #32]	; (8007354 <LL_mDelay+0x44>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d002      	beq.n	8007342 <LL_mDelay+0x32>
    {
      Delay--;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	3b01      	subs	r3, #1
 8007340:	607b      	str	r3, [r7, #4]
  while (Delay)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f3      	bne.n	8007330 <LL_mDelay+0x20>
    }
  }
}
 8007348:	bf00      	nop
 800734a:	bf00      	nop
 800734c:	3714      	adds	r7, #20
 800734e:	46bd      	mov	sp, r7
 8007350:	bc80      	pop	{r7}
 8007352:	4770      	bx	lr
 8007354:	e000e010 	.word	0xe000e010

08007358 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8007360:	4a03      	ldr	r2, [pc, #12]	; (8007370 <LL_SetSystemCoreClock+0x18>)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6013      	str	r3, [r2, #0]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr
 8007370:	20000050 	.word	0x20000050

08007374 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800737e:	2300      	movs	r3, #0
 8007380:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	881b      	ldrh	r3, [r3, #0]
 8007386:	2b05      	cmp	r3, #5
 8007388:	d16c      	bne.n	8007464 <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	3301      	adds	r3, #1
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	b29b      	uxth	r3, r3
 8007392:	021b      	lsls	r3, r3, #8
 8007394:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	3302      	adds	r3, #2
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	b29a      	uxth	r2, r3
 800739e:	8abb      	ldrh	r3, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80073a4:	8abb      	ldrh	r3, [r7, #20]
 80073a6:	3301      	adds	r3, #1
 80073a8:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	3303      	adds	r3, #3
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	021b      	lsls	r3, r3, #8
 80073b4:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3304      	adds	r3, #4
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	b29a      	uxth	r2, r3
 80073be:	8a7b      	ldrh	r3, [r7, #18]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 80073c4:	8a7b      	ldrh	r3, [r7, #18]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d049      	beq.n	800745e <eMBFuncReadCoils+0xea>
 80073ca:	8a7b      	ldrh	r3, [r7, #18]
 80073cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80073d0:	d245      	bcs.n	800745e <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2200      	movs	r2, #0
 80073da:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	1c5a      	adds	r2, r3, #1
 80073e0:	60fa      	str	r2, [r7, #12]
 80073e2:	2201      	movs	r2, #1
 80073e4:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	3301      	adds	r3, #1
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80073f2:	8a7b      	ldrh	r3, [r7, #18]
 80073f4:	f003 0307 	and.w	r3, r3, #7
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d006      	beq.n	800740a <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80073fc:	8a7b      	ldrh	r3, [r7, #18]
 80073fe:	08db      	lsrs	r3, r3, #3
 8007400:	b29b      	uxth	r3, r3
 8007402:	b2db      	uxtb	r3, r3
 8007404:	3301      	adds	r3, #1
 8007406:	75fb      	strb	r3, [r7, #23]
 8007408:	e003      	b.n	8007412 <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 800740a:	8a7b      	ldrh	r3, [r7, #18]
 800740c:	08db      	lsrs	r3, r3, #3
 800740e:	b29b      	uxth	r3, r3
 8007410:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	60fa      	str	r2, [r7, #12]
 8007418:	7dfa      	ldrb	r2, [r7, #23]
 800741a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	3301      	adds	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 8007428:	8a7a      	ldrh	r2, [r7, #18]
 800742a:	8ab9      	ldrh	r1, [r7, #20]
 800742c:	2300      	movs	r3, #0
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f7fb fe0b 	bl	800304a <eMBRegCoilsCB>
 8007434:	4603      	mov	r3, r0
 8007436:	72fb      	strb	r3, [r7, #11]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007438:	7afb      	ldrb	r3, [r7, #11]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d006      	beq.n	800744c <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800743e:	7afb      	ldrb	r3, [r7, #11]
 8007440:	4618      	mov	r0, r3
 8007442:	f000 fb85 	bl	8007b50 <prveMBError2Exception>
 8007446:	4603      	mov	r3, r0
 8007448:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 800744a:	e00d      	b.n	8007468 <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	881a      	ldrh	r2, [r3, #0]
 8007450:	7dfb      	ldrb	r3, [r7, #23]
 8007452:	b29b      	uxth	r3, r3
 8007454:	4413      	add	r3, r2
 8007456:	b29a      	uxth	r2, r3
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800745c:	e004      	b.n	8007468 <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800745e:	2303      	movs	r3, #3
 8007460:	75bb      	strb	r3, [r7, #22]
 8007462:	e001      	b.n	8007468 <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007464:	2303      	movs	r3, #3
 8007466:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8007468:	7dbb      	ldrb	r3, [r7, #22]
}
 800746a:	4618      	mov	r0, r3
 800746c:	3718      	adds	r7, #24
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8007472:	b580      	push	{r7, lr}
 8007474:	b084      	sub	sp, #16
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
 800747a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 800747c:	2300      	movs	r3, #0
 800747e:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	881b      	ldrh	r3, [r3, #0]
 8007484:	2b05      	cmp	r3, #5
 8007486:	d140      	bne.n	800750a <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	3301      	adds	r3, #1
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	b29b      	uxth	r3, r3
 8007490:	021b      	lsls	r3, r3, #8
 8007492:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	3302      	adds	r3, #2
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	b29a      	uxth	r2, r3
 800749c:	89bb      	ldrh	r3, [r7, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80074a2:	89bb      	ldrh	r3, [r7, #12]
 80074a4:	3301      	adds	r3, #1
 80074a6:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3304      	adds	r3, #4
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d128      	bne.n	8007504 <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	3303      	adds	r3, #3
 80074b6:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80074b8:	2bff      	cmp	r3, #255	; 0xff
 80074ba:	d004      	beq.n	80074c6 <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	3303      	adds	r3, #3
 80074c0:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d11e      	bne.n	8007504 <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	3303      	adds	r3, #3
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	2bff      	cmp	r3, #255	; 0xff
 80074d2:	d102      	bne.n	80074da <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 80074d4:	2301      	movs	r3, #1
 80074d6:	723b      	strb	r3, [r7, #8]
 80074d8:	e001      	b.n	80074de <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 80074de:	89b9      	ldrh	r1, [r7, #12]
 80074e0:	f107 0008 	add.w	r0, r7, #8
 80074e4:	2301      	movs	r3, #1
 80074e6:	2201      	movs	r2, #1
 80074e8:	f7fb fdaf 	bl	800304a <eMBRegCoilsCB>
 80074ec:	4603      	mov	r3, r0
 80074ee:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80074f0:	7afb      	ldrb	r3, [r7, #11]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00b      	beq.n	800750e <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80074f6:	7afb      	ldrb	r3, [r7, #11]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f000 fb29 	bl	8007b50 <prveMBError2Exception>
 80074fe:	4603      	mov	r3, r0
 8007500:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8007502:	e004      	b.n	800750e <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007504:	2303      	movs	r3, #3
 8007506:	73fb      	strb	r3, [r7, #15]
 8007508:	e001      	b.n	800750e <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800750a:	2303      	movs	r3, #3
 800750c:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 800750e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 8007522:	2300      	movs	r3, #0
 8007524:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	881b      	ldrh	r3, [r3, #0]
 800752a:	2b05      	cmp	r3, #5
 800752c:	d954      	bls.n	80075d8 <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	3301      	adds	r3, #1
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	b29b      	uxth	r3, r3
 8007536:	021b      	lsls	r3, r3, #8
 8007538:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	3302      	adds	r3, #2
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	b29a      	uxth	r2, r3
 8007542:	89bb      	ldrh	r3, [r7, #12]
 8007544:	4313      	orrs	r3, r2
 8007546:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8007548:	89bb      	ldrh	r3, [r7, #12]
 800754a:	3301      	adds	r3, #1
 800754c:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	3303      	adds	r3, #3
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	b29b      	uxth	r3, r3
 8007556:	021b      	lsls	r3, r3, #8
 8007558:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	3304      	adds	r3, #4
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	b29a      	uxth	r2, r3
 8007562:	897b      	ldrh	r3, [r7, #10]
 8007564:	4313      	orrs	r3, r2
 8007566:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	795b      	ldrb	r3, [r3, #5]
 800756c:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800756e:	897b      	ldrh	r3, [r7, #10]
 8007570:	f003 0307 	and.w	r3, r3, #7
 8007574:	2b00      	cmp	r3, #0
 8007576:	d006      	beq.n	8007586 <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8007578:	897b      	ldrh	r3, [r7, #10]
 800757a:	08db      	lsrs	r3, r3, #3
 800757c:	b29b      	uxth	r3, r3
 800757e:	b2db      	uxtb	r3, r3
 8007580:	3301      	adds	r3, #1
 8007582:	73fb      	strb	r3, [r7, #15]
 8007584:	e003      	b.n	800758e <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8007586:	897b      	ldrh	r3, [r7, #10]
 8007588:	08db      	lsrs	r3, r3, #3
 800758a:	b29b      	uxth	r3, r3
 800758c:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 800758e:	897b      	ldrh	r3, [r7, #10]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01e      	beq.n	80075d2 <eMBFuncWriteMultipleCoils+0xba>
 8007594:	897b      	ldrh	r3, [r7, #10]
 8007596:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 800759a:	d81a      	bhi.n	80075d2 <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 800759c:	7bfa      	ldrb	r2, [r7, #15]
 800759e:	7a7b      	ldrb	r3, [r7, #9]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d116      	bne.n	80075d2 <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	1d98      	adds	r0, r3, #6
 80075a8:	897a      	ldrh	r2, [r7, #10]
 80075aa:	89b9      	ldrh	r1, [r7, #12]
 80075ac:	2301      	movs	r3, #1
 80075ae:	f7fb fd4c 	bl	800304a <eMBRegCoilsCB>
 80075b2:	4603      	mov	r3, r0
 80075b4:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80075b6:	7a3b      	ldrb	r3, [r7, #8]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d006      	beq.n	80075ca <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80075bc:	7a3b      	ldrb	r3, [r7, #8]
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 fac6 	bl	8007b50 <prveMBError2Exception>
 80075c4:	4603      	mov	r3, r0
 80075c6:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 80075c8:	e008      	b.n	80075dc <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2205      	movs	r2, #5
 80075ce:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80075d0:	e004      	b.n	80075dc <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80075d2:	2303      	movs	r3, #3
 80075d4:	73bb      	strb	r3, [r7, #14]
 80075d6:	e001      	b.n	80075dc <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80075d8:	2303      	movs	r3, #3
 80075da:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 80075dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b086      	sub	sp, #24
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
 80075ee:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80075f0:	2300      	movs	r3, #0
 80075f2:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	881b      	ldrh	r3, [r3, #0]
 80075f8:	2b05      	cmp	r3, #5
 80075fa:	d16c      	bne.n	80076d6 <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	3301      	adds	r3, #1
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	b29b      	uxth	r3, r3
 8007604:	021b      	lsls	r3, r3, #8
 8007606:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3302      	adds	r3, #2
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	b29a      	uxth	r2, r3
 8007610:	8abb      	ldrh	r3, [r7, #20]
 8007612:	4313      	orrs	r3, r2
 8007614:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007616:	8abb      	ldrh	r3, [r7, #20]
 8007618:	3301      	adds	r3, #1
 800761a:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3303      	adds	r3, #3
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	b29b      	uxth	r3, r3
 8007624:	021b      	lsls	r3, r3, #8
 8007626:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	3304      	adds	r3, #4
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	b29a      	uxth	r2, r3
 8007630:	8a7b      	ldrh	r3, [r7, #18]
 8007632:	4313      	orrs	r3, r2
 8007634:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8007636:	8a7b      	ldrh	r3, [r7, #18]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d049      	beq.n	80076d0 <eMBFuncReadDiscreteInputs+0xea>
 800763c:	8a7b      	ldrh	r3, [r7, #18]
 800763e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007642:	d245      	bcs.n	80076d0 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	2200      	movs	r2, #0
 800764c:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	1c5a      	adds	r2, r3, #1
 8007652:	60fa      	str	r2, [r7, #12]
 8007654:	2202      	movs	r2, #2
 8007656:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	881b      	ldrh	r3, [r3, #0]
 800765c:	3301      	adds	r3, #1
 800765e:	b29a      	uxth	r2, r3
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8007664:	8a7b      	ldrh	r3, [r7, #18]
 8007666:	f003 0307 	and.w	r3, r3, #7
 800766a:	2b00      	cmp	r3, #0
 800766c:	d006      	beq.n	800767c <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 800766e:	8a7b      	ldrh	r3, [r7, #18]
 8007670:	08db      	lsrs	r3, r3, #3
 8007672:	b29b      	uxth	r3, r3
 8007674:	b2db      	uxtb	r3, r3
 8007676:	3301      	adds	r3, #1
 8007678:	75fb      	strb	r3, [r7, #23]
 800767a:	e003      	b.n	8007684 <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 800767c:	8a7b      	ldrh	r3, [r7, #18]
 800767e:	08db      	lsrs	r3, r3, #3
 8007680:	b29b      	uxth	r3, r3
 8007682:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	1c5a      	adds	r2, r3, #1
 8007688:	60fa      	str	r2, [r7, #12]
 800768a:	7dfa      	ldrb	r2, [r7, #23]
 800768c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	3301      	adds	r3, #1
 8007694:	b29a      	uxth	r2, r3
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 800769a:	8a7a      	ldrh	r2, [r7, #18]
 800769c:	8abb      	ldrh	r3, [r7, #20]
 800769e:	4619      	mov	r1, r3
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f7fb fce5 	bl	8003070 <eMBRegDiscreteCB>
 80076a6:	4603      	mov	r3, r0
 80076a8:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80076aa:	7afb      	ldrb	r3, [r7, #11]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d006      	beq.n	80076be <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80076b0:	7afb      	ldrb	r3, [r7, #11]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 fa4c 	bl	8007b50 <prveMBError2Exception>
 80076b8:	4603      	mov	r3, r0
 80076ba:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 80076bc:	e00d      	b.n	80076da <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	881a      	ldrh	r2, [r3, #0]
 80076c2:	7dfb      	ldrb	r3, [r7, #23]
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	4413      	add	r3, r2
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80076ce:	e004      	b.n	80076da <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80076d0:	2303      	movs	r3, #3
 80076d2:	75bb      	strb	r3, [r7, #22]
 80076d4:	e001      	b.n	80076da <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80076d6:	2303      	movs	r3, #3
 80076d8:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 80076da:	7dbb      	ldrb	r3, [r7, #22]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3718      	adds	r7, #24
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 80076ee:	2300      	movs	r3, #0
 80076f0:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	881b      	ldrh	r3, [r3, #0]
 80076f6:	2b05      	cmp	r3, #5
 80076f8:	d122      	bne.n	8007740 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	3301      	adds	r3, #1
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	b29b      	uxth	r3, r3
 8007702:	021b      	lsls	r3, r3, #8
 8007704:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	3302      	adds	r3, #2
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	b29a      	uxth	r2, r3
 800770e:	89bb      	ldrh	r3, [r7, #12]
 8007710:	4313      	orrs	r3, r2
 8007712:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8007714:	89bb      	ldrh	r3, [r7, #12]
 8007716:	3301      	adds	r3, #1
 8007718:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	1cd8      	adds	r0, r3, #3
 800771e:	89b9      	ldrh	r1, [r7, #12]
 8007720:	2301      	movs	r3, #1
 8007722:	2201      	movs	r2, #1
 8007724:	f7fb fc7e 	bl	8003024 <eMBRegHoldingCB>
 8007728:	4603      	mov	r3, r0
 800772a:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 800772c:	7afb      	ldrb	r3, [r7, #11]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d008      	beq.n	8007744 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 8007732:	7afb      	ldrb	r3, [r7, #11]
 8007734:	4618      	mov	r0, r3
 8007736:	f000 fa0b 	bl	8007b50 <prveMBError2Exception>
 800773a:	4603      	mov	r3, r0
 800773c:	73fb      	strb	r3, [r7, #15]
 800773e:	e001      	b.n	8007744 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007740:	2303      	movs	r3, #3
 8007742:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8007744:	7bfb      	ldrb	r3, [r7, #15]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b084      	sub	sp, #16
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
 8007756:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8007758:	2300      	movs	r3, #0
 800775a:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	2b05      	cmp	r3, #5
 8007762:	d946      	bls.n	80077f2 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	3301      	adds	r3, #1
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	b29b      	uxth	r3, r3
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	3302      	adds	r3, #2
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	b29a      	uxth	r2, r3
 8007778:	89bb      	ldrh	r3, [r7, #12]
 800777a:	4313      	orrs	r3, r2
 800777c:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 800777e:	89bb      	ldrh	r3, [r7, #12]
 8007780:	3301      	adds	r3, #1
 8007782:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	3303      	adds	r3, #3
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	b29b      	uxth	r3, r3
 800778c:	021b      	lsls	r3, r3, #8
 800778e:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3304      	adds	r3, #4
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	b29a      	uxth	r2, r3
 8007798:	897b      	ldrh	r3, [r7, #10]
 800779a:	4313      	orrs	r3, r2
 800779c:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	795b      	ldrb	r3, [r3, #5]
 80077a2:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 80077a4:	897b      	ldrh	r3, [r7, #10]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d020      	beq.n	80077ec <eMBFuncWriteMultipleHoldingRegister+0x9e>
 80077aa:	897b      	ldrh	r3, [r7, #10]
 80077ac:	2b78      	cmp	r3, #120	; 0x78
 80077ae:	d81d      	bhi.n	80077ec <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 80077b0:	897b      	ldrh	r3, [r7, #10]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	005b      	lsls	r3, r3, #1
 80077b6:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 80077b8:	7a7a      	ldrb	r2, [r7, #9]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d116      	bne.n	80077ec <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	1d98      	adds	r0, r3, #6
 80077c2:	897a      	ldrh	r2, [r7, #10]
 80077c4:	89b9      	ldrh	r1, [r7, #12]
 80077c6:	2301      	movs	r3, #1
 80077c8:	f7fb fc2c 	bl	8003024 <eMBRegHoldingCB>
 80077cc:	4603      	mov	r3, r0
 80077ce:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80077d0:	7a3b      	ldrb	r3, [r7, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d006      	beq.n	80077e4 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80077d6:	7a3b      	ldrb	r3, [r7, #8]
 80077d8:	4618      	mov	r0, r3
 80077da:	f000 f9b9 	bl	8007b50 <prveMBError2Exception>
 80077de:	4603      	mov	r3, r0
 80077e0:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80077e2:	e008      	b.n	80077f6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2205      	movs	r2, #5
 80077e8:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80077ea:	e004      	b.n	80077f6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80077ec:	2303      	movs	r3, #3
 80077ee:	73fb      	strb	r3, [r7, #15]
 80077f0:	e001      	b.n	80077f6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80077f2:	2303      	movs	r3, #3
 80077f4:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80077f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b086      	sub	sp, #24
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800780a:	2300      	movs	r3, #0
 800780c:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	881b      	ldrh	r3, [r3, #0]
 8007812:	2b05      	cmp	r3, #5
 8007814:	d15c      	bne.n	80078d0 <eMBFuncReadHoldingRegister+0xd0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	3301      	adds	r3, #1
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	b29b      	uxth	r3, r3
 800781e:	021b      	lsls	r3, r3, #8
 8007820:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	3302      	adds	r3, #2
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	b29a      	uxth	r2, r3
 800782a:	8abb      	ldrh	r3, [r7, #20]
 800782c:	4313      	orrs	r3, r2
 800782e:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007830:	8abb      	ldrh	r3, [r7, #20]
 8007832:	3301      	adds	r3, #1
 8007834:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	3303      	adds	r3, #3
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	b29b      	uxth	r3, r3
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	827b      	strh	r3, [r7, #18]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3304      	adds	r3, #4
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800784a:	8a7b      	ldrh	r3, [r7, #18]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d03c      	beq.n	80078ca <eMBFuncReadHoldingRegister+0xca>
 8007850:	8a7b      	ldrh	r3, [r7, #18]
 8007852:	2b7d      	cmp	r3, #125	; 0x7d
 8007854:	d839      	bhi.n	80078ca <eMBFuncReadHoldingRegister+0xca>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	2200      	movs	r2, #0
 800785e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	1c5a      	adds	r2, r3, #1
 8007864:	60fa      	str	r2, [r7, #12]
 8007866:	2203      	movs	r2, #3
 8007868:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	881b      	ldrh	r3, [r3, #0]
 800786e:	3301      	adds	r3, #1
 8007870:	b29a      	uxth	r2, r3
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8007876:	8a7b      	ldrh	r3, [r7, #18]
 8007878:	b2da      	uxtb	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	1c59      	adds	r1, r3, #1
 800787e:	60f9      	str	r1, [r7, #12]
 8007880:	0052      	lsls	r2, r2, #1
 8007882:	b2d2      	uxtb	r2, r2
 8007884:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	881b      	ldrh	r3, [r3, #0]
 800788a:	3301      	adds	r3, #1
 800788c:	b29a      	uxth	r2, r3
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8007892:	8a7a      	ldrh	r2, [r7, #18]
 8007894:	8ab9      	ldrh	r1, [r7, #20]
 8007896:	2300      	movs	r3, #0
 8007898:	68f8      	ldr	r0, [r7, #12]
 800789a:	f7fb fbc3 	bl	8003024 <eMBRegHoldingCB>
 800789e:	4603      	mov	r3, r0
 80078a0:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80078a2:	7afb      	ldrb	r3, [r7, #11]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d006      	beq.n	80078b6 <eMBFuncReadHoldingRegister+0xb6>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80078a8:	7afb      	ldrb	r3, [r7, #11]
 80078aa:	4618      	mov	r0, r3
 80078ac:	f000 f950 	bl	8007b50 <prveMBError2Exception>
 80078b0:	4603      	mov	r3, r0
 80078b2:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 80078b4:	e00e      	b.n	80078d4 <eMBFuncReadHoldingRegister+0xd4>
            }
            else
            {
                *usLen += usRegCount * 2;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	881a      	ldrh	r2, [r3, #0]
 80078ba:	8a7b      	ldrh	r3, [r7, #18]
 80078bc:	005b      	lsls	r3, r3, #1
 80078be:	b29b      	uxth	r3, r3
 80078c0:	4413      	add	r3, r2
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80078c8:	e004      	b.n	80078d4 <eMBFuncReadHoldingRegister+0xd4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80078ca:	2303      	movs	r3, #3
 80078cc:	75fb      	strb	r3, [r7, #23]
 80078ce:	e001      	b.n	80078d4 <eMBFuncReadHoldingRegister+0xd4>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80078d0:	2303      	movs	r3, #3
 80078d2:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 80078d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3718      	adds	r7, #24
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b086      	sub	sp, #24
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
 80078e6:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80078e8:	2300      	movs	r3, #0
 80078ea:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	881b      	ldrh	r3, [r3, #0]
 80078f0:	2b09      	cmp	r3, #9
 80078f2:	f240 8099 	bls.w	8007a28 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	3301      	adds	r3, #1
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	021b      	lsls	r3, r3, #8
 8007900:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	3302      	adds	r3, #2
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	b29a      	uxth	r2, r3
 800790a:	8abb      	ldrh	r3, [r7, #20]
 800790c:	4313      	orrs	r3, r2
 800790e:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 8007910:	8abb      	ldrh	r3, [r7, #20]
 8007912:	3301      	adds	r3, #1
 8007914:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	3303      	adds	r3, #3
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	b29b      	uxth	r3, r3
 800791e:	021b      	lsls	r3, r3, #8
 8007920:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	3304      	adds	r3, #4
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	b29a      	uxth	r2, r3
 800792a:	8a7b      	ldrh	r3, [r7, #18]
 800792c:	4313      	orrs	r3, r2
 800792e:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	3305      	adds	r3, #5
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	b29b      	uxth	r3, r3
 8007938:	021b      	lsls	r3, r3, #8
 800793a:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	3306      	adds	r3, #6
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	b29a      	uxth	r2, r3
 8007944:	8a3b      	ldrh	r3, [r7, #16]
 8007946:	4313      	orrs	r3, r2
 8007948:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 800794a:	8a3b      	ldrh	r3, [r7, #16]
 800794c:	3301      	adds	r3, #1
 800794e:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	3307      	adds	r3, #7
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	b29b      	uxth	r3, r3
 8007958:	021b      	lsls	r3, r3, #8
 800795a:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3308      	adds	r3, #8
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	b29a      	uxth	r2, r3
 8007964:	89fb      	ldrh	r3, [r7, #14]
 8007966:	4313      	orrs	r3, r2
 8007968:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	7a5b      	ldrb	r3, [r3, #9]
 800796e:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8007970:	8a7b      	ldrh	r3, [r7, #18]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d056      	beq.n	8007a24 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8007976:	8a7b      	ldrh	r3, [r7, #18]
 8007978:	2b7d      	cmp	r3, #125	; 0x7d
 800797a:	d853      	bhi.n	8007a24 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 800797c:	89fb      	ldrh	r3, [r7, #14]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d050      	beq.n	8007a24 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8007982:	89fb      	ldrh	r3, [r7, #14]
 8007984:	2b79      	cmp	r3, #121	; 0x79
 8007986:	d84d      	bhi.n	8007a24 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8007988:	89fb      	ldrh	r3, [r7, #14]
 800798a:	005a      	lsls	r2, r3, #1
 800798c:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800798e:	429a      	cmp	r2, r3
 8007990:	d148      	bne.n	8007a24 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f103 000a 	add.w	r0, r3, #10
 8007998:	89fa      	ldrh	r2, [r7, #14]
 800799a:	8a39      	ldrh	r1, [r7, #16]
 800799c:	2301      	movs	r3, #1
 800799e:	f7fb fb41 	bl	8003024 <eMBRegHoldingCB>
 80079a2:	4603      	mov	r3, r0
 80079a4:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 80079a6:	7dbb      	ldrb	r3, [r7, #22]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d131      	bne.n	8007a10 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	2200      	movs	r2, #0
 80079b4:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	60ba      	str	r2, [r7, #8]
 80079bc:	2217      	movs	r2, #23
 80079be:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	881b      	ldrh	r3, [r3, #0]
 80079c4:	3301      	adds	r3, #1
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 80079cc:	8a7b      	ldrh	r3, [r7, #18]
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	1c59      	adds	r1, r3, #1
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	0052      	lsls	r2, r2, #1
 80079d8:	b2d2      	uxtb	r2, r2
 80079da:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	3301      	adds	r3, #1
 80079e2:	b29a      	uxth	r2, r3
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 80079e8:	8a7a      	ldrh	r2, [r7, #18]
 80079ea:	8ab9      	ldrh	r1, [r7, #20]
 80079ec:	2300      	movs	r3, #0
 80079ee:	68b8      	ldr	r0, [r7, #8]
 80079f0:	f7fb fb18 	bl	8003024 <eMBRegHoldingCB>
 80079f4:	4603      	mov	r3, r0
 80079f6:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 80079f8:	7dbb      	ldrb	r3, [r7, #22]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d108      	bne.n	8007a10 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	881a      	ldrh	r2, [r3, #0]
 8007a02:	8a7b      	ldrh	r3, [r7, #18]
 8007a04:	005b      	lsls	r3, r3, #1
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	4413      	add	r3, r2
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 8007a10:	7dbb      	ldrb	r3, [r7, #22]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d008      	beq.n	8007a28 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007a16:	7dbb      	ldrb	r3, [r7, #22]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f000 f899 	bl	8007b50 <prveMBError2Exception>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8007a22:	e001      	b.n	8007a28 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007a24:	2303      	movs	r3, #3
 8007a26:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 8007a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3718      	adds	r7, #24
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b086      	sub	sp, #24
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	2b05      	cmp	r3, #5
 8007a46:	d15f      	bne.n	8007b08 <eMBFuncReadInputRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	021b      	lsls	r3, r3, #8
 8007a52:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	3302      	adds	r3, #2
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	b29a      	uxth	r2, r3
 8007a5c:	8abb      	ldrh	r3, [r7, #20]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007a62:	8abb      	ldrh	r3, [r7, #20]
 8007a64:	3301      	adds	r3, #1
 8007a66:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3303      	adds	r3, #3
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	3304      	adds	r3, #4
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	8a7b      	ldrh	r3, [r7, #18]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 8007a82:	8a7b      	ldrh	r3, [r7, #18]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d03c      	beq.n	8007b02 <eMBFuncReadInputRegister+0xd0>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8007a88:	8a7b      	ldrh	r3, [r7, #18]
 8007a8a:	2b7c      	cmp	r3, #124	; 0x7c
 8007a8c:	d839      	bhi.n	8007b02 <eMBFuncReadInputRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	2200      	movs	r2, #0
 8007a96:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	60fa      	str	r2, [r7, #12]
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	881b      	ldrh	r3, [r3, #0]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8007aae:	8a7b      	ldrh	r3, [r7, #18]
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	1c59      	adds	r1, r3, #1
 8007ab6:	60f9      	str	r1, [r7, #12]
 8007ab8:	0052      	lsls	r2, r2, #1
 8007aba:	b2d2      	uxtb	r2, r2
 8007abc:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	881b      	ldrh	r3, [r3, #0]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8007aca:	8a7a      	ldrh	r2, [r7, #18]
 8007acc:	8abb      	ldrh	r3, [r7, #20]
 8007ace:	4619      	mov	r1, r3
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f7fb fa61 	bl	8002f98 <eMBRegInputCB>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007ada:	7afb      	ldrb	r3, [r7, #11]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d006      	beq.n	8007aee <eMBFuncReadInputRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007ae0:	7afb      	ldrb	r3, [r7, #11]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 f834 	bl	8007b50 <prveMBError2Exception>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8007aec:	e00e      	b.n	8007b0c <eMBFuncReadInputRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	881a      	ldrh	r2, [r3, #0]
 8007af2:	8a7b      	ldrh	r3, [r7, #18]
 8007af4:	005b      	lsls	r3, r3, #1
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	4413      	add	r3, r2
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8007b00:	e004      	b.n	8007b0c <eMBFuncReadInputRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007b02:	2303      	movs	r3, #3
 8007b04:	75fb      	strb	r3, [r7, #23]
 8007b06:	e001      	b.n	8007b0c <eMBFuncReadInputRegister+0xda>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8007b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3718      	adds	r7, #24
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
	...

08007b18 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	3301      	adds	r3, #1
 8007b26:	4a08      	ldr	r2, [pc, #32]	; (8007b48 <eMBFuncReportSlaveID+0x30>)
 8007b28:	8812      	ldrh	r2, [r2, #0]
 8007b2a:	4908      	ldr	r1, [pc, #32]	; (8007b4c <eMBFuncReportSlaveID+0x34>)
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f000 fdbd 	bl	80086ac <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8007b32:	4b05      	ldr	r3, [pc, #20]	; (8007b48 <eMBFuncReportSlaveID+0x30>)
 8007b34:	881b      	ldrh	r3, [r3, #0]
 8007b36:	3301      	adds	r3, #1
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3708      	adds	r7, #8
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	200003f0 	.word	0x200003f0
 8007b4c:	200003d0 	.word	0x200003d0

08007b50 <prveMBError2Exception>:
    return ( UCHAR ) usWordBuf;
}

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	4603      	mov	r3, r0
 8007b58:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8007b5a:	79fb      	ldrb	r3, [r7, #7]
 8007b5c:	2b07      	cmp	r3, #7
 8007b5e:	d00c      	beq.n	8007b7a <prveMBError2Exception+0x2a>
 8007b60:	2b07      	cmp	r3, #7
 8007b62:	dc0d      	bgt.n	8007b80 <prveMBError2Exception+0x30>
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <prveMBError2Exception+0x1e>
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d003      	beq.n	8007b74 <prveMBError2Exception+0x24>
 8007b6c:	e008      	b.n	8007b80 <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	73fb      	strb	r3, [r7, #15]
            break;
 8007b72:	e008      	b.n	8007b86 <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8007b74:	2302      	movs	r3, #2
 8007b76:	73fb      	strb	r3, [r7, #15]
            break;
 8007b78:	e005      	b.n	8007b86 <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8007b7a:	2306      	movs	r3, #6
 8007b7c:	73fb      	strb	r3, [r7, #15]
            break;
 8007b7e:	e002      	b.n	8007b86 <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8007b80:	2304      	movs	r3, #4
 8007b82:	73fb      	strb	r3, [r7, #15]
            break;
 8007b84:	bf00      	nop
    }

    return eStatus;
 8007b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bc80      	pop	{r7}
 8007b90:	4770      	bx	lr
	...

08007b94 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	603b      	str	r3, [r7, #0]
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	71fb      	strb	r3, [r7, #7]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	71bb      	strb	r3, [r7, #6]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	73fb      	strb	r3, [r7, #15]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8007bac:	79bb      	ldrb	r3, [r7, #6]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d005      	beq.n	8007bbe <eMBInit+0x2a>
 8007bb2:	79bb      	ldrb	r3, [r7, #6]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <eMBInit+0x2a>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8007bb8:	79bb      	ldrb	r3, [r7, #6]
 8007bba:	2bf7      	cmp	r3, #247	; 0xf7
 8007bbc:	d902      	bls.n	8007bc4 <eMBInit+0x30>
    {
        eStatus = MB_EINVAL;
 8007bbe:	2302      	movs	r3, #2
 8007bc0:	73fb      	strb	r3, [r7, #15]
 8007bc2:	e03a      	b.n	8007c3a <eMBInit+0xa6>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8007bc4:	4a1f      	ldr	r2, [pc, #124]	; (8007c44 <eMBInit+0xb0>)
 8007bc6:	79bb      	ldrb	r3, [r7, #6]
 8007bc8:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 8007bca:	79fb      	ldrb	r3, [r7, #7]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d121      	bne.n	8007c14 <eMBInit+0x80>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8007bd0:	4b1d      	ldr	r3, [pc, #116]	; (8007c48 <eMBInit+0xb4>)
 8007bd2:	4a1e      	ldr	r2, [pc, #120]	; (8007c4c <eMBInit+0xb8>)
 8007bd4:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 8007bd6:	4b1e      	ldr	r3, [pc, #120]	; (8007c50 <eMBInit+0xbc>)
 8007bd8:	4a1e      	ldr	r2, [pc, #120]	; (8007c54 <eMBInit+0xc0>)
 8007bda:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 8007bdc:	4b1e      	ldr	r3, [pc, #120]	; (8007c58 <eMBInit+0xc4>)
 8007bde:	4a1f      	ldr	r2, [pc, #124]	; (8007c5c <eMBInit+0xc8>)
 8007be0:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8007be2:	4b1f      	ldr	r3, [pc, #124]	; (8007c60 <eMBInit+0xcc>)
 8007be4:	4a1f      	ldr	r2, [pc, #124]	; (8007c64 <eMBInit+0xd0>)
 8007be6:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8007be8:	4b1f      	ldr	r3, [pc, #124]	; (8007c68 <eMBInit+0xd4>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8007bee:	4b1f      	ldr	r3, [pc, #124]	; (8007c6c <eMBInit+0xd8>)
 8007bf0:	4a1f      	ldr	r2, [pc, #124]	; (8007c70 <eMBInit+0xdc>)
 8007bf2:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8007bf4:	4b1f      	ldr	r3, [pc, #124]	; (8007c74 <eMBInit+0xe0>)
 8007bf6:	4a20      	ldr	r2, [pc, #128]	; (8007c78 <eMBInit+0xe4>)
 8007bf8:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8007bfa:	4b20      	ldr	r3, [pc, #128]	; (8007c7c <eMBInit+0xe8>)
 8007bfc:	4a20      	ldr	r2, [pc, #128]	; (8007c80 <eMBInit+0xec>)
 8007bfe:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8007c00:	4b10      	ldr	r3, [pc, #64]	; (8007c44 <eMBInit+0xb0>)
 8007c02:	7818      	ldrb	r0, [r3, #0]
 8007c04:	7e3b      	ldrb	r3, [r7, #24]
 8007c06:	7979      	ldrb	r1, [r7, #5]
 8007c08:	683a      	ldr	r2, [r7, #0]
 8007c0a:	f000 fadf 	bl	80081cc <eMBRTUInit>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	73fb      	strb	r3, [r7, #15]
            break;
 8007c12:	e001      	b.n	8007c18 <eMBInit+0x84>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8007c14:	2302      	movs	r3, #2
 8007c16:	73fb      	strb	r3, [r7, #15]
        }

        if( eStatus == MB_ENOERR )
 8007c18:	7bfb      	ldrb	r3, [r7, #15]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10d      	bne.n	8007c3a <eMBInit+0xa6>
        {
            if( !xMBPortEventInit(  ) )
 8007c1e:	f000 f94d 	bl	8007ebc <xMBPortEventInit>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d102      	bne.n	8007c2e <eMBInit+0x9a>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	73fb      	strb	r3, [r7, #15]
 8007c2c:	e005      	b.n	8007c3a <eMBInit+0xa6>
            }
            else
            {
                eMBCurrentMode = eMode;
 8007c2e:	4a15      	ldr	r2, [pc, #84]	; (8007c84 <eMBInit+0xf0>)
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 8007c34:	4b14      	ldr	r3, [pc, #80]	; (8007c88 <eMBInit+0xf4>)
 8007c36:	2201      	movs	r2, #1
 8007c38:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	200003f2 	.word	0x200003f2
 8007c48:	200003f8 	.word	0x200003f8
 8007c4c:	08008245 	.word	0x08008245
 8007c50:	200003fc 	.word	0x200003fc
 8007c54:	0800826d 	.word	0x0800826d
 8007c58:	200003f4 	.word	0x200003f4
 8007c5c:	08008325 	.word	0x08008325
 8007c60:	20000400 	.word	0x20000400
 8007c64:	08008289 	.word	0x08008289
 8007c68:	20000404 	.word	0x20000404
 8007c6c:	20000408 	.word	0x20000408
 8007c70:	080083ed 	.word	0x080083ed
 8007c74:	2000040c 	.word	0x2000040c
 8007c78:	080084bd 	.word	0x080084bd
 8007c7c:	20000410 	.word	0x20000410
 8007c80:	0800856d 	.word	0x0800856d
 8007c84:	200003f3 	.word	0x200003f3
 8007c88:	20000059 	.word	0x20000059

08007c8c <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 8007c92:	2300      	movs	r3, #0
 8007c94:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 8007c96:	4b09      	ldr	r3, [pc, #36]	; (8007cbc <eMBEnable+0x30>)
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d106      	bne.n	8007cac <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8007c9e:	4b08      	ldr	r3, [pc, #32]	; (8007cc0 <eMBEnable+0x34>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8007ca4:	4b05      	ldr	r3, [pc, #20]	; (8007cbc <eMBEnable+0x30>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	701a      	strb	r2, [r3, #0]
 8007caa:	e001      	b.n	8007cb0 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8007cac:	2306      	movs	r3, #6
 8007cae:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	20000059 	.word	0x20000059
 8007cc0:	200003f8 	.word	0x200003f8

08007cc4 <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 8007cc4:	b590      	push	{r4, r7, lr}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8007cce:	4b51      	ldr	r3, [pc, #324]	; (8007e14 <eMBPoll+0x150>)
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d001      	beq.n	8007cda <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 8007cd6:	2306      	movs	r3, #6
 8007cd8:	e097      	b.n	8007e0a <eMBPoll+0x146>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8007cda:	1cbb      	adds	r3, r7, #2
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 f90f 	bl	8007f00 <xMBPortEventGet>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	f040 808a 	bne.w	8007dfe <eMBPoll+0x13a>
    {
        switch ( eEvent )
 8007cea:	78bb      	ldrb	r3, [r7, #2]
 8007cec:	2b03      	cmp	r3, #3
 8007cee:	f200 808b 	bhi.w	8007e08 <eMBPoll+0x144>
 8007cf2:	a201      	add	r2, pc, #4	; (adr r2, 8007cf8 <eMBPoll+0x34>)
 8007cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf8:	08007e09 	.word	0x08007e09
 8007cfc:	08007d09 	.word	0x08007d09
 8007d00:	08007d3b 	.word	0x08007d3b
 8007d04:	08007e09 	.word	0x08007e09
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8007d08:	4b43      	ldr	r3, [pc, #268]	; (8007e18 <eMBPoll+0x154>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a43      	ldr	r2, [pc, #268]	; (8007e1c <eMBPoll+0x158>)
 8007d0e:	4944      	ldr	r1, [pc, #272]	; (8007e20 <eMBPoll+0x15c>)
 8007d10:	4844      	ldr	r0, [pc, #272]	; (8007e24 <eMBPoll+0x160>)
 8007d12:	4798      	blx	r3
 8007d14:	4603      	mov	r3, r0
 8007d16:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d171      	bne.n	8007e02 <eMBPoll+0x13e>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8007d1e:	4b41      	ldr	r3, [pc, #260]	; (8007e24 <eMBPoll+0x160>)
 8007d20:	781a      	ldrb	r2, [r3, #0]
 8007d22:	4b41      	ldr	r3, [pc, #260]	; (8007e28 <eMBPoll+0x164>)
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d003      	beq.n	8007d32 <eMBPoll+0x6e>
 8007d2a:	4b3e      	ldr	r3, [pc, #248]	; (8007e24 <eMBPoll+0x160>)
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d167      	bne.n	8007e02 <eMBPoll+0x13e>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8007d32:	2002      	movs	r0, #2
 8007d34:	f000 f8ce 	bl	8007ed4 <xMBPortEventPost>
                }
            }
            break;
 8007d38:	e063      	b.n	8007e02 <eMBPoll+0x13e>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8007d3a:	4b39      	ldr	r3, [pc, #228]	; (8007e20 <eMBPoll+0x15c>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	781a      	ldrb	r2, [r3, #0]
 8007d40:	4b3a      	ldr	r3, [pc, #232]	; (8007e2c <eMBPoll+0x168>)
 8007d42:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8007d44:	4b3a      	ldr	r3, [pc, #232]	; (8007e30 <eMBPoll+0x16c>)
 8007d46:	2201      	movs	r2, #1
 8007d48:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	607b      	str	r3, [r7, #4]
 8007d4e:	e01f      	b.n	8007d90 <eMBPoll+0xcc>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8007d50:	4a38      	ldr	r2, [pc, #224]	; (8007e34 <eMBPoll+0x170>)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d01d      	beq.n	8007d98 <eMBPoll+0xd4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8007d5c:	4a35      	ldr	r2, [pc, #212]	; (8007e34 <eMBPoll+0x170>)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8007d64:	4b31      	ldr	r3, [pc, #196]	; (8007e2c <eMBPoll+0x168>)
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d10e      	bne.n	8007d8a <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8007d6c:	4a31      	ldr	r2, [pc, #196]	; (8007e34 <eMBPoll+0x170>)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	4413      	add	r3, r2
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	4a2a      	ldr	r2, [pc, #168]	; (8007e20 <eMBPoll+0x15c>)
 8007d78:	6812      	ldr	r2, [r2, #0]
 8007d7a:	4928      	ldr	r1, [pc, #160]	; (8007e1c <eMBPoll+0x158>)
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	4798      	blx	r3
 8007d80:	4603      	mov	r3, r0
 8007d82:	461a      	mov	r2, r3
 8007d84:	4b2a      	ldr	r3, [pc, #168]	; (8007e30 <eMBPoll+0x16c>)
 8007d86:	701a      	strb	r2, [r3, #0]
                    break;
 8007d88:	e007      	b.n	8007d9a <eMBPoll+0xd6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	607b      	str	r3, [r7, #4]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b0f      	cmp	r3, #15
 8007d94:	dddc      	ble.n	8007d50 <eMBPoll+0x8c>
 8007d96:	e000      	b.n	8007d9a <eMBPoll+0xd6>
                    break;
 8007d98:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8007d9a:	4b22      	ldr	r3, [pc, #136]	; (8007e24 <eMBPoll+0x160>)
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d031      	beq.n	8007e06 <eMBPoll+0x142>
            {
                if( eException != MB_EX_NONE )
 8007da2:	4b23      	ldr	r3, [pc, #140]	; (8007e30 <eMBPoll+0x16c>)
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d01d      	beq.n	8007de6 <eMBPoll+0x122>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 8007daa:	4b1c      	ldr	r3, [pc, #112]	; (8007e1c <eMBPoll+0x158>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8007db0:	4b1e      	ldr	r3, [pc, #120]	; (8007e2c <eMBPoll+0x168>)
 8007db2:	781a      	ldrb	r2, [r3, #0]
 8007db4:	4b1a      	ldr	r3, [pc, #104]	; (8007e20 <eMBPoll+0x15c>)
 8007db6:	6819      	ldr	r1, [r3, #0]
 8007db8:	4b18      	ldr	r3, [pc, #96]	; (8007e1c <eMBPoll+0x158>)
 8007dba:	881b      	ldrh	r3, [r3, #0]
 8007dbc:	1c58      	adds	r0, r3, #1
 8007dbe:	b284      	uxth	r4, r0
 8007dc0:	4816      	ldr	r0, [pc, #88]	; (8007e1c <eMBPoll+0x158>)
 8007dc2:	8004      	strh	r4, [r0, #0]
 8007dc4:	440b      	add	r3, r1
 8007dc6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007dca:	b2d2      	uxtb	r2, r2
 8007dcc:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 8007dce:	4b14      	ldr	r3, [pc, #80]	; (8007e20 <eMBPoll+0x15c>)
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	4b12      	ldr	r3, [pc, #72]	; (8007e1c <eMBPoll+0x158>)
 8007dd4:	881b      	ldrh	r3, [r3, #0]
 8007dd6:	1c59      	adds	r1, r3, #1
 8007dd8:	b288      	uxth	r0, r1
 8007dda:	4910      	ldr	r1, [pc, #64]	; (8007e1c <eMBPoll+0x158>)
 8007ddc:	8008      	strh	r0, [r1, #0]
 8007dde:	4413      	add	r3, r2
 8007de0:	4a13      	ldr	r2, [pc, #76]	; (8007e30 <eMBPoll+0x16c>)
 8007de2:	7812      	ldrb	r2, [r2, #0]
 8007de4:	701a      	strb	r2, [r3, #0]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8007de6:	4b14      	ldr	r3, [pc, #80]	; (8007e38 <eMBPoll+0x174>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a0f      	ldr	r2, [pc, #60]	; (8007e28 <eMBPoll+0x164>)
 8007dec:	7810      	ldrb	r0, [r2, #0]
 8007dee:	4a0c      	ldr	r2, [pc, #48]	; (8007e20 <eMBPoll+0x15c>)
 8007df0:	6811      	ldr	r1, [r2, #0]
 8007df2:	4a0a      	ldr	r2, [pc, #40]	; (8007e1c <eMBPoll+0x158>)
 8007df4:	8812      	ldrh	r2, [r2, #0]
 8007df6:	4798      	blx	r3
 8007df8:	4603      	mov	r3, r0
 8007dfa:	70fb      	strb	r3, [r7, #3]
            }
            break;
 8007dfc:	e003      	b.n	8007e06 <eMBPoll+0x142>

        case EV_FRAME_SENT:
            break;
        }
    }
 8007dfe:	bf00      	nop
 8007e00:	e002      	b.n	8007e08 <eMBPoll+0x144>
            break;
 8007e02:	bf00      	nop
 8007e04:	e000      	b.n	8007e08 <eMBPoll+0x144>
            break;
 8007e06:	bf00      	nop
    return MB_ENOERR;
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd90      	pop	{r4, r7, pc}
 8007e12:	bf00      	nop
 8007e14:	20000059 	.word	0x20000059
 8007e18:	20000400 	.word	0x20000400
 8007e1c:	2000041c 	.word	0x2000041c
 8007e20:	20000418 	.word	0x20000418
 8007e24:	20000414 	.word	0x20000414
 8007e28:	200003f2 	.word	0x200003f2
 8007e2c:	2000041e 	.word	0x2000041e
 8007e30:	2000041f 	.word	0x2000041f
 8007e34:	2000005c 	.word	0x2000005c
 8007e38:	200003f4 	.word	0x200003f4

08007e3c <EnterCriticalSection>:

/* Functions -----------------------------------------------------------------*/

/*----------------------------------------------------------------------------*/
void EnterCriticalSection()
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007e40:	b672      	cpsid	i
}
 8007e42:	bf00      	nop
  __disable_irq();
  lockCounter++;
 8007e44:	4b04      	ldr	r3, [pc, #16]	; (8007e58 <EnterCriticalSection+0x1c>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	4a03      	ldr	r2, [pc, #12]	; (8007e58 <EnterCriticalSection+0x1c>)
 8007e4c:	6013      	str	r3, [r2, #0]
}
 8007e4e:	bf00      	nop
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bc80      	pop	{r7}
 8007e54:	4770      	bx	lr
 8007e56:	bf00      	nop
 8007e58:	20000420 	.word	0x20000420

08007e5c <ExitCriticalSection>:



/*----------------------------------------------------------------------------*/
void ExitCriticalSection()
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0
  lockCounter--;
 8007e60:	4b07      	ldr	r3, [pc, #28]	; (8007e80 <ExitCriticalSection+0x24>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	3b01      	subs	r3, #1
 8007e66:	4a06      	ldr	r2, [pc, #24]	; (8007e80 <ExitCriticalSection+0x24>)
 8007e68:	6013      	str	r3, [r2, #0]

  if (lockCounter == 0)
 8007e6a:	4b05      	ldr	r3, [pc, #20]	; (8007e80 <ExitCriticalSection+0x24>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <ExitCriticalSection+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8007e72:	b662      	cpsie	i
}
 8007e74:	bf00      	nop
  {
    __enable_irq();
  }
}
 8007e76:	bf00      	nop
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bc80      	pop	{r7}
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	20000420 	.word	0x20000420

08007e84 <MT_PORT_SetTimerModule>:



/*----------------------------------------------------------------------------*/\
void MT_PORT_SetTimerModule(TIM_HandleTypeDef* timer)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  modbusTimer = timer;
 8007e8c:	4a03      	ldr	r2, [pc, #12]	; (8007e9c <MT_PORT_SetTimerModule+0x18>)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6013      	str	r3, [r2, #0]
}
 8007e92:	bf00      	nop
 8007e94:	370c      	adds	r7, #12
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bc80      	pop	{r7}
 8007e9a:	4770      	bx	lr
 8007e9c:	20000428 	.word	0x20000428

08007ea0 <MT_PORT_SetUartModule>:



/*----------------------------------------------------------------------------*/\
void MT_PORT_SetUartModule(UART_HandleTypeDef* uart)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  modbusUart = uart;
 8007ea8:	4a03      	ldr	r2, [pc, #12]	; (8007eb8 <MT_PORT_SetUartModule+0x18>)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6013      	str	r3, [r2, #0]
}
 8007eae:	bf00      	nop
 8007eb0:	370c      	adds	r7, #12
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bc80      	pop	{r7}
 8007eb6:	4770      	bx	lr
 8007eb8:	20000424 	.word	0x20000424

08007ebc <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 8007ec0:	4b03      	ldr	r3, [pc, #12]	; (8007ed0 <xMBPortEventInit+0x14>)
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	701a      	strb	r2, [r3, #0]
    return TRUE;
 8007ec6:	2301      	movs	r3, #1
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bc80      	pop	{r7}
 8007ece:	4770      	bx	lr
 8007ed0:	2000042d 	.word	0x2000042d

08007ed4 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	4603      	mov	r3, r0
 8007edc:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 8007ede:	4b06      	ldr	r3, [pc, #24]	; (8007ef8 <xMBPortEventPost+0x24>)
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 8007ee4:	4a05      	ldr	r2, [pc, #20]	; (8007efc <xMBPortEventPost+0x28>)
 8007ee6:	79fb      	ldrb	r3, [r7, #7]
 8007ee8:	7013      	strb	r3, [r2, #0]
    return TRUE;
 8007eea:	2301      	movs	r3, #1
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bc80      	pop	{r7}
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	2000042d 	.word	0x2000042d
 8007efc:	2000042c 	.word	0x2000042c

08007f00 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 8007f0c:	4b09      	ldr	r3, [pc, #36]	; (8007f34 <xMBPortEventGet+0x34>)
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d008      	beq.n	8007f26 <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 8007f14:	4b08      	ldr	r3, [pc, #32]	; (8007f38 <xMBPortEventGet+0x38>)
 8007f16:	781a      	ldrb	r2, [r3, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 8007f1c:	4b05      	ldr	r3, [pc, #20]	; (8007f34 <xMBPortEventGet+0x34>)
 8007f1e:	2200      	movs	r2, #0
 8007f20:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 8007f22:	2301      	movs	r3, #1
 8007f24:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 8007f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bc80      	pop	{r7}
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	2000042d 	.word	0x2000042d
 8007f38:	2000042c 	.word	0x2000042c

08007f3c <vMBPortSerialEnable>:
uint8_t rxByte = 0x00;

/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	4603      	mov	r3, r0
 8007f44:	460a      	mov	r2, r1
 8007f46:	71fb      	strb	r3, [r7, #7]
 8007f48:	4613      	mov	r3, r2
 8007f4a:	71bb      	strb	r3, [r7, #6]
    /* If xRXEnable enable serial receive interrupts. If xTxENable enable
     * transmitter empty interrupts.
     */
	  if (xRxEnable == FALSE)
 8007f4c:	79fb      	ldrb	r3, [r7, #7]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d105      	bne.n	8007f5e <vMBPortSerialEnable+0x22>
	  {
	    HAL_UART_AbortReceive_IT(modbusUart);
 8007f52:	4b15      	ldr	r3, [pc, #84]	; (8007fa8 <vMBPortSerialEnable+0x6c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fd fd02 	bl	8005960 <HAL_UART_AbortReceive_IT>
 8007f5c:	e00a      	b.n	8007f74 <vMBPortSerialEnable+0x38>
	  }
	  else
	  {
		ledTog();
 8007f5e:	f7fb fc47 	bl	80037f0 <ledTog>
		rs485Off();
 8007f62:	f7fb fc5d 	bl	8003820 <rs485Off>
	    HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8007f66:	4b10      	ldr	r3, [pc, #64]	; (8007fa8 <vMBPortSerialEnable+0x6c>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	490f      	ldr	r1, [pc, #60]	; (8007fac <vMBPortSerialEnable+0x70>)
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7fd fc5d 	bl	800582e <HAL_UART_Receive_IT>
	  }

	  if (xTxEnable == FALSE)
 8007f74:	79bb      	ldrb	r3, [r7, #6]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d105      	bne.n	8007f86 <vMBPortSerialEnable+0x4a>
	  {
	    HAL_UART_AbortTransmit_IT(modbusUart);
 8007f7a:	4b0b      	ldr	r3, [pc, #44]	; (8007fa8 <vMBPortSerialEnable+0x6c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fd fc7a 	bl	8005878 <HAL_UART_AbortTransmit_IT>
	    	rs485On();
	    	prvvUARTTxReadyISR();
	    	ledTog();
	    }
	  }
}
 8007f84:	e00c      	b.n	8007fa0 <vMBPortSerialEnable+0x64>
	    if (modbusUart->gState == HAL_UART_STATE_READY)
 8007f86:	4b08      	ldr	r3, [pc, #32]	; (8007fa8 <vMBPortSerialEnable+0x6c>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b20      	cmp	r3, #32
 8007f92:	d105      	bne.n	8007fa0 <vMBPortSerialEnable+0x64>
	    	rs485On();
 8007f94:	f7fb fc38 	bl	8003808 <rs485On>
	    	prvvUARTTxReadyISR();
 8007f98:	f000 f84c 	bl	8008034 <prvvUARTTxReadyISR>
	    	ledTog();
 8007f9c:	f7fb fc28 	bl	80037f0 <ledTog>
}
 8007fa0:	bf00      	nop
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	20000424 	.word	0x20000424
 8007fac:	2000042f 	.word	0x2000042f

08007fb0 <xMBPortSerialInit>:

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6039      	str	r1, [r7, #0]
 8007fb8:	4611      	mov	r1, r2
 8007fba:	461a      	mov	r2, r3
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	71fb      	strb	r3, [r7, #7]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	71bb      	strb	r3, [r7, #6]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	717b      	strb	r3, [r7, #5]
    return TRUE;
 8007fc8:	2301      	movs	r3, #1
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bc80      	pop	{r7}
 8007fd2:	4770      	bx	lr

08007fd4 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b082      	sub	sp, #8
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	4603      	mov	r3, r0
 8007fdc:	71fb      	strb	r3, [r7, #7]
    /* Put a byte in the UARTs transmit buffer. This function is called
     * by the protocol stack if pxMBFrameCBTransmitterEmpty( ) has been
     * called. */
	txByte = ucByte;
 8007fde:	4a07      	ldr	r2, [pc, #28]	; (8007ffc <xMBPortSerialPutByte+0x28>)
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	7013      	strb	r3, [r2, #0]
	HAL_UART_Transmit_IT(modbusUart, &txByte, 1);
 8007fe4:	4b06      	ldr	r3, [pc, #24]	; (8008000 <xMBPortSerialPutByte+0x2c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	4904      	ldr	r1, [pc, #16]	; (8007ffc <xMBPortSerialPutByte+0x28>)
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7fd fbe9 	bl	80057c4 <HAL_UART_Transmit_IT>
	return TRUE;
 8007ff2:	2301      	movs	r3, #1
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	2000042e 	.word	0x2000042e
 8008000:	20000424 	.word	0x20000424

08008004 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
    /* Return the byte in the UARTs receive buffer. This function is called
     * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
     */
	*pucByte = rxByte;
 800800c:	4b07      	ldr	r3, [pc, #28]	; (800802c <xMBPortSerialGetByte+0x28>)
 800800e:	781a      	ldrb	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8008014:	4b06      	ldr	r3, [pc, #24]	; (8008030 <xMBPortSerialGetByte+0x2c>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2201      	movs	r2, #1
 800801a:	4904      	ldr	r1, [pc, #16]	; (800802c <xMBPortSerialGetByte+0x28>)
 800801c:	4618      	mov	r0, r3
 800801e:	f7fd fc06 	bl	800582e <HAL_UART_Receive_IT>
    return TRUE;
 8008022:	2301      	movs	r3, #1
}
 8008024:	4618      	mov	r0, r3
 8008026:	3708      	adds	r7, #8
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	2000042f 	.word	0x2000042f
 8008030:	20000424 	.word	0x20000424

08008034 <prvvUARTTxReadyISR>:
 * call pxMBFrameCBTransmitterEmpty( ) which tells the protocol stack that
 * a new character can be sent. The protocol stack will then call 
 * xMBPortSerialPutByte( ) to send the character.
 */
static void prvvUARTTxReadyISR( void )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	af00      	add	r7, sp, #0
    pxMBFrameCBTransmitterEmpty(  );
 8008038:	4b02      	ldr	r3, [pc, #8]	; (8008044 <prvvUARTTxReadyISR+0x10>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4798      	blx	r3
}
 800803e:	bf00      	nop
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	2000040c 	.word	0x2000040c

08008048 <prvvUARTRxISR>:
 * processor. This function should then call pxMBFrameCBByteReceived( ). The
 * protocol stack will then call xMBPortSerialGetByte( ) to retrieve the
 * character.
 */
static void prvvUARTRxISR( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	af00      	add	r7, sp, #0
    pxMBFrameCBByteReceived(  );
 800804c:	4b02      	ldr	r3, [pc, #8]	; (8008058 <prvvUARTRxISR+0x10>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4798      	blx	r3
}
 8008052:	bf00      	nop
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop
 8008058:	20000408 	.word	0x20000408

0800805c <HAL_UART_TxCpltCallback>:

//   UART2
/* --------------------------------------------------------------------------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  if (huart->Instance == modbusUart->Instance)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	4b05      	ldr	r3, [pc, #20]	; (8008080 <HAL_UART_TxCpltCallback+0x24>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	429a      	cmp	r2, r3
 8008070:	d101      	bne.n	8008076 <HAL_UART_TxCpltCallback+0x1a>
  {
    prvvUARTTxReadyISR();
 8008072:	f7ff ffdf 	bl	8008034 <prvvUARTTxReadyISR>
  }

}
 8008076:	bf00      	nop
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	20000424 	.word	0x20000424

08008084 <HAL_UART_RxCpltCallback>:

/* --------------------------------------------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == modbusUart->Instance)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	4b05      	ldr	r3, [pc, #20]	; (80080a8 <HAL_UART_RxCpltCallback+0x24>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d101      	bne.n	800809e <HAL_UART_RxCpltCallback+0x1a>
  {
    prvvUARTRxISR();
 800809a:	f7ff ffd5 	bl	8008048 <prvvUARTRxISR>
  }
}
 800809e:	bf00      	nop
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20000424 	.word	0x20000424

080080ac <xMBPortTimersInit>:
uint16_t timerCounter = 0;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	4603      	mov	r3, r0
 80080b4:	80fb      	strh	r3, [r7, #6]
	timerPeriod = usTim1Timerout50us;
 80080b6:	4a04      	ldr	r2, [pc, #16]	; (80080c8 <xMBPortTimersInit+0x1c>)
 80080b8:	88fb      	ldrh	r3, [r7, #6]
 80080ba:	8013      	strh	r3, [r2, #0]
	return TRUE;
 80080bc:	2301      	movs	r3, #1
}
 80080be:	4618      	mov	r0, r3
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bc80      	pop	{r7}
 80080c6:	4770      	bx	lr
 80080c8:	20000430 	.word	0x20000430

080080cc <vMBPortTimersEnable>:


inline void
vMBPortTimersEnable(  )
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	af00      	add	r7, sp, #0
    /* Enable the timer with the timeout passed to xMBPortTimersInit( ) */
	timerCounter = 0;
 80080d0:	4b04      	ldr	r3, [pc, #16]	; (80080e4 <vMBPortTimersEnable+0x18>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(modbusTimer);
 80080d6:	4b04      	ldr	r3, [pc, #16]	; (80080e8 <vMBPortTimersEnable+0x1c>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fc fd0a 	bl	8004af4 <HAL_TIM_Base_Start_IT>
}
 80080e0:	bf00      	nop
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	20000432 	.word	0x20000432
 80080e8:	20000428 	.word	0x20000428

080080ec <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	af00      	add	r7, sp, #0
    /* Disable any pending timers. */
	HAL_TIM_Base_Stop_IT(modbusTimer);
 80080f0:	4b03      	ldr	r3, [pc, #12]	; (8008100 <vMBPortTimersDisable+0x14>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fc fd4f 	bl	8004b98 <HAL_TIM_Base_Stop_IT>
}
 80080fa:	bf00      	nop
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	20000428 	.word	0x20000428

08008104 <prvvTIMERExpiredISR>:
/* Create an ISR which is called whenever the timer has expired. This function
 * must then call pxMBPortCBTimerExpired( ) to notify the protocol stack that
 * the timer has expired.
 */
static void prvvTIMERExpiredISR( void )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
    ( void )pxMBPortCBTimerExpired(  );
 8008108:	4b02      	ldr	r3, [pc, #8]	; (8008114 <prvvTIMERExpiredISR+0x10>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4798      	blx	r3
}
 800810e:	bf00      	nop
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	20000410 	.word	0x20000410

08008118 <HAL_TIM_PeriodElapsedCallback>:

/* --------------------------------------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == modbusTimer->Instance)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	4b0b      	ldr	r3, [pc, #44]	; (8008154 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	429a      	cmp	r2, r3
 800812c:	d10d      	bne.n	800814a <HAL_TIM_PeriodElapsedCallback+0x32>
  {
    timerCounter++;
 800812e:	4b0a      	ldr	r3, [pc, #40]	; (8008158 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8008130:	881b      	ldrh	r3, [r3, #0]
 8008132:	3301      	adds	r3, #1
 8008134:	b29a      	uxth	r2, r3
 8008136:	4b08      	ldr	r3, [pc, #32]	; (8008158 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8008138:	801a      	strh	r2, [r3, #0]

    if (timerCounter == timerPeriod)
 800813a:	4b07      	ldr	r3, [pc, #28]	; (8008158 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800813c:	881a      	ldrh	r2, [r3, #0]
 800813e:	4b07      	ldr	r3, [pc, #28]	; (800815c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8008140:	881b      	ldrh	r3, [r3, #0]
 8008142:	429a      	cmp	r2, r3
 8008144:	d101      	bne.n	800814a <HAL_TIM_PeriodElapsedCallback+0x32>
    {
      prvvTIMERExpiredISR();
 8008146:	f7ff ffdd 	bl	8008104 <prvvTIMERExpiredISR>
    }
  }
}
 800814a:	bf00      	nop
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	20000428 	.word	0x20000428
 8008158:	20000432 	.word	0x20000432
 800815c:	20000430 	.word	0x20000430

08008160 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	460b      	mov	r3, r1
 800816a:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 800816c:	23ff      	movs	r3, #255	; 0xff
 800816e:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 8008170:	23ff      	movs	r3, #255	; 0xff
 8008172:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 8008174:	e013      	b.n	800819e <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	607a      	str	r2, [r7, #4]
 800817c:	781a      	ldrb	r2, [r3, #0]
 800817e:	7bbb      	ldrb	r3, [r7, #14]
 8008180:	4053      	eors	r3, r2
 8008182:	b2db      	uxtb	r3, r3
 8008184:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8008186:	4a0f      	ldr	r2, [pc, #60]	; (80081c4 <usMBCRC16+0x64>)
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	4413      	add	r3, r2
 800818c:	781a      	ldrb	r2, [r3, #0]
 800818e:	7bfb      	ldrb	r3, [r7, #15]
 8008190:	4053      	eors	r3, r2
 8008192:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 8008194:	4a0c      	ldr	r2, [pc, #48]	; (80081c8 <usMBCRC16+0x68>)
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	4413      	add	r3, r2
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 800819e:	887b      	ldrh	r3, [r7, #2]
 80081a0:	1e5a      	subs	r2, r3, #1
 80081a2:	807a      	strh	r2, [r7, #2]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d1e6      	bne.n	8008176 <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
 80081aa:	021b      	lsls	r3, r3, #8
 80081ac:	b21a      	sxth	r2, r3
 80081ae:	7bbb      	ldrb	r3, [r7, #14]
 80081b0:	b21b      	sxth	r3, r3
 80081b2:	4313      	orrs	r3, r2
 80081b4:	b21b      	sxth	r3, r3
 80081b6:	b29b      	uxth	r3, r3
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	bc80      	pop	{r7}
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	08009d48 	.word	0x08009d48
 80081c8:	08009e48 	.word	0x08009e48

080081cc <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	603a      	str	r2, [r7, #0]
 80081d4:	461a      	mov	r2, r3
 80081d6:	4603      	mov	r3, r0
 80081d8:	71fb      	strb	r3, [r7, #7]
 80081da:	460b      	mov	r3, r1
 80081dc:	71bb      	strb	r3, [r7, #6]
 80081de:	4613      	mov	r3, r2
 80081e0:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 80081e2:	2300      	movs	r3, #0
 80081e4:	73fb      	strb	r3, [r7, #15]
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 80081e6:	f7ff fe29 	bl	8007e3c <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 80081ea:	797b      	ldrb	r3, [r7, #5]
 80081ec:	79b8      	ldrb	r0, [r7, #6]
 80081ee:	2208      	movs	r2, #8
 80081f0:	6839      	ldr	r1, [r7, #0]
 80081f2:	f7ff fedd 	bl	8007fb0 <xMBPortSerialInit>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d002      	beq.n	8008202 <eMBRTUInit+0x36>
    {
        eStatus = MB_EPORTERR;
 80081fc:	2303      	movs	r3, #3
 80081fe:	73fb      	strb	r3, [r7, #15]
 8008200:	e016      	b.n	8008230 <eMBRTUInit+0x64>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 8008208:	d902      	bls.n	8008210 <eMBRTUInit+0x44>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 800820a:	2323      	movs	r3, #35	; 0x23
 800820c:	60bb      	str	r3, [r7, #8]
 800820e:	e005      	b.n	800821c <eMBRTUInit+0x50>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	005b      	lsls	r3, r3, #1
 8008214:	4a0a      	ldr	r2, [pc, #40]	; (8008240 <eMBRTUInit+0x74>)
 8008216:	fbb2 f3f3 	udiv	r3, r2, r3
 800821a:	60bb      	str	r3, [r7, #8]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	b29b      	uxth	r3, r3
 8008220:	4618      	mov	r0, r3
 8008222:	f7ff ff43 	bl	80080ac <xMBPortTimersInit>
 8008226:	4603      	mov	r3, r0
 8008228:	2b01      	cmp	r3, #1
 800822a:	d001      	beq.n	8008230 <eMBRTUInit+0x64>
        {
            eStatus = MB_EPORTERR;
 800822c:	2303      	movs	r3, #3
 800822e:	73fb      	strb	r3, [r7, #15]
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8008230:	f7ff fe14 	bl	8007e5c <ExitCriticalSection>

    return eStatus;
 8008234:	7bfb      	ldrb	r3, [r7, #15]
}
 8008236:	4618      	mov	r0, r3
 8008238:	3710      	adds	r7, #16
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	00177fa0 	.word	0x00177fa0

08008244 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8008244:	b580      	push	{r7, lr}
 8008246:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 8008248:	f7ff fdf8 	bl	8007e3c <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 800824c:	4b06      	ldr	r3, [pc, #24]	; (8008268 <eMBRTUStart+0x24>)
 800824e:	2200      	movs	r2, #0
 8008250:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8008252:	2100      	movs	r1, #0
 8008254:	2001      	movs	r0, #1
 8008256:	f7ff fe71 	bl	8007f3c <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 800825a:	f7ff ff37 	bl	80080cc <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 800825e:	f7ff fdfd 	bl	8007e5c <ExitCriticalSection>
}
 8008262:	bf00      	nop
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000435 	.word	0x20000435

0800826c <eMBRTUStop>:

void
eMBRTUStop( void )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 8008270:	f7ff fde4 	bl	8007e3c <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 8008274:	2100      	movs	r1, #0
 8008276:	2000      	movs	r0, #0
 8008278:	f7ff fe60 	bl	8007f3c <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 800827c:	f7ff ff36 	bl	80080ec <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8008280:	f7ff fdec 	bl	8007e5c <ExitCriticalSection>
}
 8008284:	bf00      	nop
 8008286:	bd80      	pop	{r7, pc}

08008288 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b086      	sub	sp, #24
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]
    BOOL            xFrameReceived = FALSE;
 8008294:	2300      	movs	r3, #0
 8008296:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eStatus = MB_ENOERR;
 8008298:	2300      	movs	r3, #0
 800829a:	75fb      	strb	r3, [r7, #23]

    ENTER_CRITICAL_SECTION(  );
 800829c:	f7ff fdce 	bl	8007e3c <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 80082a0:	4b1a      	ldr	r3, [pc, #104]	; (800830c <eMBRTUReceive+0x84>)
 80082a2:	881b      	ldrh	r3, [r3, #0]
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2bff      	cmp	r3, #255	; 0xff
 80082a8:	d905      	bls.n	80082b6 <eMBRTUReceive+0x2e>
 80082aa:	4b19      	ldr	r3, [pc, #100]	; (8008310 <eMBRTUReceive+0x88>)
 80082ac:	4a19      	ldr	r2, [pc, #100]	; (8008314 <eMBRTUReceive+0x8c>)
 80082ae:	219c      	movs	r1, #156	; 0x9c
 80082b0:	4819      	ldr	r0, [pc, #100]	; (8008318 <eMBRTUReceive+0x90>)
 80082b2:	f000 f9a1 	bl	80085f8 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 80082b6:	4b15      	ldr	r3, [pc, #84]	; (800830c <eMBRTUReceive+0x84>)
 80082b8:	881b      	ldrh	r3, [r3, #0]
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	2b03      	cmp	r3, #3
 80082be:	d91b      	bls.n	80082f8 <eMBRTUReceive+0x70>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 80082c0:	4b12      	ldr	r3, [pc, #72]	; (800830c <eMBRTUReceive+0x84>)
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	4619      	mov	r1, r3
 80082c8:	4814      	ldr	r0, [pc, #80]	; (800831c <eMBRTUReceive+0x94>)
 80082ca:	f7ff ff49 	bl	8008160 <usMBCRC16>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d111      	bne.n	80082f8 <eMBRTUReceive+0x70>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 80082d4:	4b11      	ldr	r3, [pc, #68]	; (800831c <eMBRTUReceive+0x94>)
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	b2da      	uxtb	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 80082de:	4b0b      	ldr	r3, [pc, #44]	; (800830c <eMBRTUReceive+0x84>)
 80082e0:	881b      	ldrh	r3, [r3, #0]
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	3b03      	subs	r3, #3
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	4a0c      	ldr	r2, [pc, #48]	; (8008320 <eMBRTUReceive+0x98>)
 80082f0:	601a      	str	r2, [r3, #0]
        xFrameReceived = TRUE;
 80082f2:	2301      	movs	r3, #1
 80082f4:	75bb      	strb	r3, [r7, #22]
 80082f6:	e001      	b.n	80082fc <eMBRTUReceive+0x74>
    }
    else
    {
        eStatus = MB_EIO;
 80082f8:	2305      	movs	r3, #5
 80082fa:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 80082fc:	f7ff fdae 	bl	8007e5c <ExitCriticalSection>
    return eStatus;
 8008300:	7dfb      	ldrb	r3, [r7, #23]
}
 8008302:	4618      	mov	r0, r3
 8008304:	3718      	adds	r7, #24
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	2000053e 	.word	0x2000053e
 8008310:	08009c3c 	.word	0x08009c3c
 8008314:	08009f48 	.word	0x08009f48
 8008318:	08009c64 	.word	0x08009c64
 800831c:	20000438 	.word	0x20000438
 8008320:	20000439 	.word	0x20000439

08008324 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	4603      	mov	r3, r0
 800832c:	6039      	str	r1, [r7, #0]
 800832e:	71fb      	strb	r3, [r7, #7]
 8008330:	4613      	mov	r3, r2
 8008332:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8008334:	2300      	movs	r3, #0
 8008336:	73fb      	strb	r3, [r7, #15]
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8008338:	f7ff fd80 	bl	8007e3c <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 800833c:	4b26      	ldr	r3, [pc, #152]	; (80083d8 <eMBRTUSend+0xb4>)
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b01      	cmp	r3, #1
 8008344:	d13f      	bne.n	80083c6 <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	3b01      	subs	r3, #1
 800834a:	4a24      	ldr	r2, [pc, #144]	; (80083dc <eMBRTUSend+0xb8>)
 800834c:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 800834e:	4b24      	ldr	r3, [pc, #144]	; (80083e0 <eMBRTUSend+0xbc>)
 8008350:	2201      	movs	r2, #1
 8008352:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8008354:	4b21      	ldr	r3, [pc, #132]	; (80083dc <eMBRTUSend+0xb8>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	79fa      	ldrb	r2, [r7, #7]
 800835a:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 800835c:	4b20      	ldr	r3, [pc, #128]	; (80083e0 <eMBRTUSend+0xbc>)
 800835e:	881b      	ldrh	r3, [r3, #0]
 8008360:	b29a      	uxth	r2, r3
 8008362:	88bb      	ldrh	r3, [r7, #4]
 8008364:	4413      	add	r3, r2
 8008366:	b29a      	uxth	r2, r3
 8008368:	4b1d      	ldr	r3, [pc, #116]	; (80083e0 <eMBRTUSend+0xbc>)
 800836a:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 800836c:	4b1b      	ldr	r3, [pc, #108]	; (80083dc <eMBRTUSend+0xb8>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a1b      	ldr	r2, [pc, #108]	; (80083e0 <eMBRTUSend+0xbc>)
 8008372:	8812      	ldrh	r2, [r2, #0]
 8008374:	b292      	uxth	r2, r2
 8008376:	4611      	mov	r1, r2
 8008378:	4618      	mov	r0, r3
 800837a:	f7ff fef1 	bl	8008160 <usMBCRC16>
 800837e:	4603      	mov	r3, r0
 8008380:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8008382:	4b17      	ldr	r3, [pc, #92]	; (80083e0 <eMBRTUSend+0xbc>)
 8008384:	881b      	ldrh	r3, [r3, #0]
 8008386:	b29b      	uxth	r3, r3
 8008388:	1c5a      	adds	r2, r3, #1
 800838a:	b291      	uxth	r1, r2
 800838c:	4a14      	ldr	r2, [pc, #80]	; (80083e0 <eMBRTUSend+0xbc>)
 800838e:	8011      	strh	r1, [r2, #0]
 8008390:	461a      	mov	r2, r3
 8008392:	89bb      	ldrh	r3, [r7, #12]
 8008394:	b2d9      	uxtb	r1, r3
 8008396:	4b13      	ldr	r3, [pc, #76]	; (80083e4 <eMBRTUSend+0xc0>)
 8008398:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 800839a:	89bb      	ldrh	r3, [r7, #12]
 800839c:	0a1b      	lsrs	r3, r3, #8
 800839e:	b299      	uxth	r1, r3
 80083a0:	4b0f      	ldr	r3, [pc, #60]	; (80083e0 <eMBRTUSend+0xbc>)
 80083a2:	881b      	ldrh	r3, [r3, #0]
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	1c5a      	adds	r2, r3, #1
 80083a8:	b290      	uxth	r0, r2
 80083aa:	4a0d      	ldr	r2, [pc, #52]	; (80083e0 <eMBRTUSend+0xbc>)
 80083ac:	8010      	strh	r0, [r2, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	b2c9      	uxtb	r1, r1
 80083b2:	4b0c      	ldr	r3, [pc, #48]	; (80083e4 <eMBRTUSend+0xc0>)
 80083b4:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 80083b6:	4b0c      	ldr	r3, [pc, #48]	; (80083e8 <eMBRTUSend+0xc4>)
 80083b8:	2201      	movs	r2, #1
 80083ba:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 80083bc:	2101      	movs	r1, #1
 80083be:	2000      	movs	r0, #0
 80083c0:	f7ff fdbc 	bl	8007f3c <vMBPortSerialEnable>
 80083c4:	e001      	b.n	80083ca <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 80083c6:	2305      	movs	r3, #5
 80083c8:	73fb      	strb	r3, [r7, #15]
    }
    EXIT_CRITICAL_SECTION(  );
 80083ca:	f7ff fd47 	bl	8007e5c <ExitCriticalSection>
    return eStatus;
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3710      	adds	r7, #16
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	20000435 	.word	0x20000435
 80083dc:	20000538 	.word	0x20000538
 80083e0:	2000053c 	.word	0x2000053c
 80083e4:	20000438 	.word	0x20000438
 80083e8:	20000434 	.word	0x20000434

080083ec <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 80083f2:	2300      	movs	r3, #0
 80083f4:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 80083f6:	4b2a      	ldr	r3, [pc, #168]	; (80084a0 <xMBRTUReceiveFSM+0xb4>)
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d005      	beq.n	800840c <xMBRTUReceiveFSM+0x20>
 8008400:	4b28      	ldr	r3, [pc, #160]	; (80084a4 <xMBRTUReceiveFSM+0xb8>)
 8008402:	4a29      	ldr	r2, [pc, #164]	; (80084a8 <xMBRTUReceiveFSM+0xbc>)
 8008404:	21e6      	movs	r1, #230	; 0xe6
 8008406:	4829      	ldr	r0, [pc, #164]	; (80084ac <xMBRTUReceiveFSM+0xc0>)
 8008408:	f000 f8f6 	bl	80085f8 <__assert_func>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 800840c:	1dbb      	adds	r3, r7, #6
 800840e:	4618      	mov	r0, r3
 8008410:	f7ff fdf8 	bl	8008004 <xMBPortSerialGetByte>

    switch ( eRcvState )
 8008414:	4b26      	ldr	r3, [pc, #152]	; (80084b0 <xMBRTUReceiveFSM+0xc4>)
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b03      	cmp	r3, #3
 800841c:	d83b      	bhi.n	8008496 <xMBRTUReceiveFSM+0xaa>
 800841e:	a201      	add	r2, pc, #4	; (adr r2, 8008424 <xMBRTUReceiveFSM+0x38>)
 8008420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008424:	08008435 	.word	0x08008435
 8008428:	08008441 	.word	0x08008441
 800842c:	08008469 	.word	0x08008469
 8008430:	0800843b 	.word	0x0800843b
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 8008434:	f7ff fe4a 	bl	80080cc <vMBPortTimersEnable>
        break;
 8008438:	e02d      	b.n	8008496 <xMBRTUReceiveFSM+0xaa>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 800843a:	f7ff fe47 	bl	80080cc <vMBPortTimersEnable>
        break;
 800843e:	e02a      	b.n	8008496 <xMBRTUReceiveFSM+0xaa>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 8008440:	4b1c      	ldr	r3, [pc, #112]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 8008442:	2200      	movs	r2, #0
 8008444:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8008446:	4b1b      	ldr	r3, [pc, #108]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 8008448:	881b      	ldrh	r3, [r3, #0]
 800844a:	b29b      	uxth	r3, r3
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	b291      	uxth	r1, r2
 8008450:	4a18      	ldr	r2, [pc, #96]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 8008452:	8011      	strh	r1, [r2, #0]
 8008454:	461a      	mov	r2, r3
 8008456:	79b9      	ldrb	r1, [r7, #6]
 8008458:	4b17      	ldr	r3, [pc, #92]	; (80084b8 <xMBRTUReceiveFSM+0xcc>)
 800845a:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 800845c:	4b14      	ldr	r3, [pc, #80]	; (80084b0 <xMBRTUReceiveFSM+0xc4>)
 800845e:	2202      	movs	r2, #2
 8008460:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 8008462:	f7ff fe33 	bl	80080cc <vMBPortTimersEnable>
        break;
 8008466:	e016      	b.n	8008496 <xMBRTUReceiveFSM+0xaa>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8008468:	4b12      	ldr	r3, [pc, #72]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 800846a:	881b      	ldrh	r3, [r3, #0]
 800846c:	b29b      	uxth	r3, r3
 800846e:	2bff      	cmp	r3, #255	; 0xff
 8008470:	d80b      	bhi.n	800848a <xMBRTUReceiveFSM+0x9e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8008472:	4b10      	ldr	r3, [pc, #64]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 8008474:	881b      	ldrh	r3, [r3, #0]
 8008476:	b29b      	uxth	r3, r3
 8008478:	1c5a      	adds	r2, r3, #1
 800847a:	b291      	uxth	r1, r2
 800847c:	4a0d      	ldr	r2, [pc, #52]	; (80084b4 <xMBRTUReceiveFSM+0xc8>)
 800847e:	8011      	strh	r1, [r2, #0]
 8008480:	461a      	mov	r2, r3
 8008482:	79b9      	ldrb	r1, [r7, #6]
 8008484:	4b0c      	ldr	r3, [pc, #48]	; (80084b8 <xMBRTUReceiveFSM+0xcc>)
 8008486:	5499      	strb	r1, [r3, r2]
 8008488:	e002      	b.n	8008490 <xMBRTUReceiveFSM+0xa4>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 800848a:	4b09      	ldr	r3, [pc, #36]	; (80084b0 <xMBRTUReceiveFSM+0xc4>)
 800848c:	2203      	movs	r2, #3
 800848e:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 8008490:	f7ff fe1c 	bl	80080cc <vMBPortTimersEnable>
        break;
 8008494:	bf00      	nop
    }
    return xTaskNeedSwitch;
 8008496:	79fb      	ldrb	r3, [r7, #7]
}
 8008498:	4618      	mov	r0, r3
 800849a:	3708      	adds	r7, #8
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	20000434 	.word	0x20000434
 80084a4:	08009c84 	.word	0x08009c84
 80084a8:	08009f58 	.word	0x08009f58
 80084ac:	08009c64 	.word	0x08009c64
 80084b0:	20000435 	.word	0x20000435
 80084b4:	2000053e 	.word	0x2000053e
 80084b8:	20000438 	.word	0x20000438

080084bc <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80084c2:	2300      	movs	r3, #0
 80084c4:	71fb      	strb	r3, [r7, #7]

    assert( eRcvState == STATE_RX_IDLE );
 80084c6:	4b22      	ldr	r3, [pc, #136]	; (8008550 <xMBRTUTransmitFSM+0x94>)
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d006      	beq.n	80084de <xMBRTUTransmitFSM+0x22>
 80084d0:	4b20      	ldr	r3, [pc, #128]	; (8008554 <xMBRTUTransmitFSM+0x98>)
 80084d2:	4a21      	ldr	r2, [pc, #132]	; (8008558 <xMBRTUTransmitFSM+0x9c>)
 80084d4:	f240 1121 	movw	r1, #289	; 0x121
 80084d8:	4820      	ldr	r0, [pc, #128]	; (800855c <xMBRTUTransmitFSM+0xa0>)
 80084da:	f000 f88d 	bl	80085f8 <__assert_func>

    switch ( eSndState )
 80084de:	4b20      	ldr	r3, [pc, #128]	; (8008560 <xMBRTUTransmitFSM+0xa4>)
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <xMBRTUTransmitFSM+0x32>
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d005      	beq.n	80084f8 <xMBRTUTransmitFSM+0x3c>
 80084ec:	e02a      	b.n	8008544 <xMBRTUTransmitFSM+0x88>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 80084ee:	2100      	movs	r1, #0
 80084f0:	2001      	movs	r0, #1
 80084f2:	f7ff fd23 	bl	8007f3c <vMBPortSerialEnable>
        break;
 80084f6:	e025      	b.n	8008544 <xMBRTUTransmitFSM+0x88>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 80084f8:	4b1a      	ldr	r3, [pc, #104]	; (8008564 <xMBRTUTransmitFSM+0xa8>)
 80084fa:	881b      	ldrh	r3, [r3, #0]
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d013      	beq.n	800852a <xMBRTUTransmitFSM+0x6e>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8008502:	4b19      	ldr	r3, [pc, #100]	; (8008568 <xMBRTUTransmitFSM+0xac>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	b2db      	uxtb	r3, r3
 800850a:	4618      	mov	r0, r3
 800850c:	f7ff fd62 	bl	8007fd4 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8008510:	4b15      	ldr	r3, [pc, #84]	; (8008568 <xMBRTUTransmitFSM+0xac>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3301      	adds	r3, #1
 8008516:	4a14      	ldr	r2, [pc, #80]	; (8008568 <xMBRTUTransmitFSM+0xac>)
 8008518:	6013      	str	r3, [r2, #0]
            usSndBufferCount--;
 800851a:	4b12      	ldr	r3, [pc, #72]	; (8008564 <xMBRTUTransmitFSM+0xa8>)
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	b29b      	uxth	r3, r3
 8008520:	3b01      	subs	r3, #1
 8008522:	b29a      	uxth	r2, r3
 8008524:	4b0f      	ldr	r3, [pc, #60]	; (8008564 <xMBRTUTransmitFSM+0xa8>)
 8008526:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 8008528:	e00b      	b.n	8008542 <xMBRTUTransmitFSM+0x86>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800852a:	2003      	movs	r0, #3
 800852c:	f7ff fcd2 	bl	8007ed4 <xMBPortEventPost>
 8008530:	4603      	mov	r3, r0
 8008532:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8008534:	2100      	movs	r1, #0
 8008536:	2001      	movs	r0, #1
 8008538:	f7ff fd00 	bl	8007f3c <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 800853c:	4b08      	ldr	r3, [pc, #32]	; (8008560 <xMBRTUTransmitFSM+0xa4>)
 800853e:	2200      	movs	r2, #0
 8008540:	701a      	strb	r2, [r3, #0]
        break;
 8008542:	bf00      	nop
    }

    return xNeedPoll;
 8008544:	79fb      	ldrb	r3, [r7, #7]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	20000435 	.word	0x20000435
 8008554:	08009ca0 	.word	0x08009ca0
 8008558:	08009f6c 	.word	0x08009f6c
 800855c:	08009c64 	.word	0x08009c64
 8008560:	20000434 	.word	0x20000434
 8008564:	2000053c 	.word	0x2000053c
 8008568:	20000538 	.word	0x20000538

0800856c <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 8008572:	2300      	movs	r3, #0
 8008574:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 8008576:	4b1c      	ldr	r3, [pc, #112]	; (80085e8 <xMBRTUTimerT35Expired+0x7c>)
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b03      	cmp	r3, #3
 800857e:	d028      	beq.n	80085d2 <xMBRTUTimerT35Expired+0x66>
 8008580:	2b03      	cmp	r3, #3
 8008582:	dc10      	bgt.n	80085a6 <xMBRTUTimerT35Expired+0x3a>
 8008584:	2b00      	cmp	r3, #0
 8008586:	d002      	beq.n	800858e <xMBRTUTimerT35Expired+0x22>
 8008588:	2b02      	cmp	r3, #2
 800858a:	d006      	beq.n	800859a <xMBRTUTimerT35Expired+0x2e>
 800858c:	e00b      	b.n	80085a6 <xMBRTUTimerT35Expired+0x3a>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
 800858e:	2000      	movs	r0, #0
 8008590:	f7ff fca0 	bl	8007ed4 <xMBPortEventPost>
 8008594:	4603      	mov	r3, r0
 8008596:	71fb      	strb	r3, [r7, #7]
        break;
 8008598:	e01c      	b.n	80085d4 <xMBRTUTimerT35Expired+0x68>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 800859a:	2001      	movs	r0, #1
 800859c:	f7ff fc9a 	bl	8007ed4 <xMBPortEventPost>
 80085a0:	4603      	mov	r3, r0
 80085a2:	71fb      	strb	r3, [r7, #7]
        break;
 80085a4:	e016      	b.n	80085d4 <xMBRTUTimerT35Expired+0x68>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 80085a6:	4b10      	ldr	r3, [pc, #64]	; (80085e8 <xMBRTUTimerT35Expired+0x7c>)
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d011      	beq.n	80085d4 <xMBRTUTimerT35Expired+0x68>
 80085b0:	4b0d      	ldr	r3, [pc, #52]	; (80085e8 <xMBRTUTimerT35Expired+0x7c>)
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d00c      	beq.n	80085d4 <xMBRTUTimerT35Expired+0x68>
 80085ba:	4b0b      	ldr	r3, [pc, #44]	; (80085e8 <xMBRTUTimerT35Expired+0x7c>)
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b03      	cmp	r3, #3
 80085c2:	d007      	beq.n	80085d4 <xMBRTUTimerT35Expired+0x68>
 80085c4:	4b09      	ldr	r3, [pc, #36]	; (80085ec <xMBRTUTimerT35Expired+0x80>)
 80085c6:	4a0a      	ldr	r2, [pc, #40]	; (80085f0 <xMBRTUTimerT35Expired+0x84>)
 80085c8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 80085cc:	4809      	ldr	r0, [pc, #36]	; (80085f4 <xMBRTUTimerT35Expired+0x88>)
 80085ce:	f000 f813 	bl	80085f8 <__assert_func>
        break;
 80085d2:	bf00      	nop
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 80085d4:	f7ff fd8a 	bl	80080ec <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 80085d8:	4b03      	ldr	r3, [pc, #12]	; (80085e8 <xMBRTUTimerT35Expired+0x7c>)
 80085da:	2201      	movs	r2, #1
 80085dc:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 80085de:	79fb      	ldrb	r3, [r7, #7]
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	20000435 	.word	0x20000435
 80085ec:	08009cbc 	.word	0x08009cbc
 80085f0:	08009f80 	.word	0x08009f80
 80085f4:	08009c64 	.word	0x08009c64

080085f8 <__assert_func>:
 80085f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085fa:	4614      	mov	r4, r2
 80085fc:	461a      	mov	r2, r3
 80085fe:	4b09      	ldr	r3, [pc, #36]	; (8008624 <__assert_func+0x2c>)
 8008600:	4605      	mov	r5, r0
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68d8      	ldr	r0, [r3, #12]
 8008606:	b14c      	cbz	r4, 800861c <__assert_func+0x24>
 8008608:	4b07      	ldr	r3, [pc, #28]	; (8008628 <__assert_func+0x30>)
 800860a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800860e:	9100      	str	r1, [sp, #0]
 8008610:	462b      	mov	r3, r5
 8008612:	4906      	ldr	r1, [pc, #24]	; (800862c <__assert_func+0x34>)
 8008614:	f000 f814 	bl	8008640 <fiprintf>
 8008618:	f000 fc2c 	bl	8008e74 <abort>
 800861c:	4b04      	ldr	r3, [pc, #16]	; (8008630 <__assert_func+0x38>)
 800861e:	461c      	mov	r4, r3
 8008620:	e7f3      	b.n	800860a <__assert_func+0x12>
 8008622:	bf00      	nop
 8008624:	200000dc 	.word	0x200000dc
 8008628:	08009f96 	.word	0x08009f96
 800862c:	08009fa3 	.word	0x08009fa3
 8008630:	08009fd1 	.word	0x08009fd1

08008634 <__errno>:
 8008634:	4b01      	ldr	r3, [pc, #4]	; (800863c <__errno+0x8>)
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	200000dc 	.word	0x200000dc

08008640 <fiprintf>:
 8008640:	b40e      	push	{r1, r2, r3}
 8008642:	b503      	push	{r0, r1, lr}
 8008644:	4601      	mov	r1, r0
 8008646:	ab03      	add	r3, sp, #12
 8008648:	4805      	ldr	r0, [pc, #20]	; (8008660 <fiprintf+0x20>)
 800864a:	f853 2b04 	ldr.w	r2, [r3], #4
 800864e:	6800      	ldr	r0, [r0, #0]
 8008650:	9301      	str	r3, [sp, #4]
 8008652:	f000 f869 	bl	8008728 <_vfiprintf_r>
 8008656:	b002      	add	sp, #8
 8008658:	f85d eb04 	ldr.w	lr, [sp], #4
 800865c:	b003      	add	sp, #12
 800865e:	4770      	bx	lr
 8008660:	200000dc 	.word	0x200000dc

08008664 <__libc_init_array>:
 8008664:	b570      	push	{r4, r5, r6, lr}
 8008666:	2600      	movs	r6, #0
 8008668:	4d0c      	ldr	r5, [pc, #48]	; (800869c <__libc_init_array+0x38>)
 800866a:	4c0d      	ldr	r4, [pc, #52]	; (80086a0 <__libc_init_array+0x3c>)
 800866c:	1b64      	subs	r4, r4, r5
 800866e:	10a4      	asrs	r4, r4, #2
 8008670:	42a6      	cmp	r6, r4
 8008672:	d109      	bne.n	8008688 <__libc_init_array+0x24>
 8008674:	f001 f9c4 	bl	8009a00 <_init>
 8008678:	2600      	movs	r6, #0
 800867a:	4d0a      	ldr	r5, [pc, #40]	; (80086a4 <__libc_init_array+0x40>)
 800867c:	4c0a      	ldr	r4, [pc, #40]	; (80086a8 <__libc_init_array+0x44>)
 800867e:	1b64      	subs	r4, r4, r5
 8008680:	10a4      	asrs	r4, r4, #2
 8008682:	42a6      	cmp	r6, r4
 8008684:	d105      	bne.n	8008692 <__libc_init_array+0x2e>
 8008686:	bd70      	pop	{r4, r5, r6, pc}
 8008688:	f855 3b04 	ldr.w	r3, [r5], #4
 800868c:	4798      	blx	r3
 800868e:	3601      	adds	r6, #1
 8008690:	e7ee      	b.n	8008670 <__libc_init_array+0xc>
 8008692:	f855 3b04 	ldr.w	r3, [r5], #4
 8008696:	4798      	blx	r3
 8008698:	3601      	adds	r6, #1
 800869a:	e7f2      	b.n	8008682 <__libc_init_array+0x1e>
 800869c:	0800a074 	.word	0x0800a074
 80086a0:	0800a074 	.word	0x0800a074
 80086a4:	0800a074 	.word	0x0800a074
 80086a8:	0800a078 	.word	0x0800a078

080086ac <memcpy>:
 80086ac:	440a      	add	r2, r1
 80086ae:	4291      	cmp	r1, r2
 80086b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80086b4:	d100      	bne.n	80086b8 <memcpy+0xc>
 80086b6:	4770      	bx	lr
 80086b8:	b510      	push	{r4, lr}
 80086ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086be:	4291      	cmp	r1, r2
 80086c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086c4:	d1f9      	bne.n	80086ba <memcpy+0xe>
 80086c6:	bd10      	pop	{r4, pc}

080086c8 <memset>:
 80086c8:	4603      	mov	r3, r0
 80086ca:	4402      	add	r2, r0
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d100      	bne.n	80086d2 <memset+0xa>
 80086d0:	4770      	bx	lr
 80086d2:	f803 1b01 	strb.w	r1, [r3], #1
 80086d6:	e7f9      	b.n	80086cc <memset+0x4>

080086d8 <__sfputc_r>:
 80086d8:	6893      	ldr	r3, [r2, #8]
 80086da:	b410      	push	{r4}
 80086dc:	3b01      	subs	r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	6093      	str	r3, [r2, #8]
 80086e2:	da07      	bge.n	80086f4 <__sfputc_r+0x1c>
 80086e4:	6994      	ldr	r4, [r2, #24]
 80086e6:	42a3      	cmp	r3, r4
 80086e8:	db01      	blt.n	80086ee <__sfputc_r+0x16>
 80086ea:	290a      	cmp	r1, #10
 80086ec:	d102      	bne.n	80086f4 <__sfputc_r+0x1c>
 80086ee:	bc10      	pop	{r4}
 80086f0:	f000 bb00 	b.w	8008cf4 <__swbuf_r>
 80086f4:	6813      	ldr	r3, [r2, #0]
 80086f6:	1c58      	adds	r0, r3, #1
 80086f8:	6010      	str	r0, [r2, #0]
 80086fa:	7019      	strb	r1, [r3, #0]
 80086fc:	4608      	mov	r0, r1
 80086fe:	bc10      	pop	{r4}
 8008700:	4770      	bx	lr

08008702 <__sfputs_r>:
 8008702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008704:	4606      	mov	r6, r0
 8008706:	460f      	mov	r7, r1
 8008708:	4614      	mov	r4, r2
 800870a:	18d5      	adds	r5, r2, r3
 800870c:	42ac      	cmp	r4, r5
 800870e:	d101      	bne.n	8008714 <__sfputs_r+0x12>
 8008710:	2000      	movs	r0, #0
 8008712:	e007      	b.n	8008724 <__sfputs_r+0x22>
 8008714:	463a      	mov	r2, r7
 8008716:	4630      	mov	r0, r6
 8008718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800871c:	f7ff ffdc 	bl	80086d8 <__sfputc_r>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	d1f3      	bne.n	800870c <__sfputs_r+0xa>
 8008724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008728 <_vfiprintf_r>:
 8008728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800872c:	460d      	mov	r5, r1
 800872e:	4614      	mov	r4, r2
 8008730:	4698      	mov	r8, r3
 8008732:	4606      	mov	r6, r0
 8008734:	b09d      	sub	sp, #116	; 0x74
 8008736:	b118      	cbz	r0, 8008740 <_vfiprintf_r+0x18>
 8008738:	6983      	ldr	r3, [r0, #24]
 800873a:	b90b      	cbnz	r3, 8008740 <_vfiprintf_r+0x18>
 800873c:	f000 fcb8 	bl	80090b0 <__sinit>
 8008740:	4b89      	ldr	r3, [pc, #548]	; (8008968 <_vfiprintf_r+0x240>)
 8008742:	429d      	cmp	r5, r3
 8008744:	d11b      	bne.n	800877e <_vfiprintf_r+0x56>
 8008746:	6875      	ldr	r5, [r6, #4]
 8008748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800874a:	07d9      	lsls	r1, r3, #31
 800874c:	d405      	bmi.n	800875a <_vfiprintf_r+0x32>
 800874e:	89ab      	ldrh	r3, [r5, #12]
 8008750:	059a      	lsls	r2, r3, #22
 8008752:	d402      	bmi.n	800875a <_vfiprintf_r+0x32>
 8008754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008756:	f000 fd49 	bl	80091ec <__retarget_lock_acquire_recursive>
 800875a:	89ab      	ldrh	r3, [r5, #12]
 800875c:	071b      	lsls	r3, r3, #28
 800875e:	d501      	bpl.n	8008764 <_vfiprintf_r+0x3c>
 8008760:	692b      	ldr	r3, [r5, #16]
 8008762:	b9eb      	cbnz	r3, 80087a0 <_vfiprintf_r+0x78>
 8008764:	4629      	mov	r1, r5
 8008766:	4630      	mov	r0, r6
 8008768:	f000 fb16 	bl	8008d98 <__swsetup_r>
 800876c:	b1c0      	cbz	r0, 80087a0 <_vfiprintf_r+0x78>
 800876e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008770:	07dc      	lsls	r4, r3, #31
 8008772:	d50e      	bpl.n	8008792 <_vfiprintf_r+0x6a>
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	b01d      	add	sp, #116	; 0x74
 800877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800877e:	4b7b      	ldr	r3, [pc, #492]	; (800896c <_vfiprintf_r+0x244>)
 8008780:	429d      	cmp	r5, r3
 8008782:	d101      	bne.n	8008788 <_vfiprintf_r+0x60>
 8008784:	68b5      	ldr	r5, [r6, #8]
 8008786:	e7df      	b.n	8008748 <_vfiprintf_r+0x20>
 8008788:	4b79      	ldr	r3, [pc, #484]	; (8008970 <_vfiprintf_r+0x248>)
 800878a:	429d      	cmp	r5, r3
 800878c:	bf08      	it	eq
 800878e:	68f5      	ldreq	r5, [r6, #12]
 8008790:	e7da      	b.n	8008748 <_vfiprintf_r+0x20>
 8008792:	89ab      	ldrh	r3, [r5, #12]
 8008794:	0598      	lsls	r0, r3, #22
 8008796:	d4ed      	bmi.n	8008774 <_vfiprintf_r+0x4c>
 8008798:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800879a:	f000 fd28 	bl	80091ee <__retarget_lock_release_recursive>
 800879e:	e7e9      	b.n	8008774 <_vfiprintf_r+0x4c>
 80087a0:	2300      	movs	r3, #0
 80087a2:	9309      	str	r3, [sp, #36]	; 0x24
 80087a4:	2320      	movs	r3, #32
 80087a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087aa:	2330      	movs	r3, #48	; 0x30
 80087ac:	f04f 0901 	mov.w	r9, #1
 80087b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80087b4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008974 <_vfiprintf_r+0x24c>
 80087b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087bc:	4623      	mov	r3, r4
 80087be:	469a      	mov	sl, r3
 80087c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087c4:	b10a      	cbz	r2, 80087ca <_vfiprintf_r+0xa2>
 80087c6:	2a25      	cmp	r2, #37	; 0x25
 80087c8:	d1f9      	bne.n	80087be <_vfiprintf_r+0x96>
 80087ca:	ebba 0b04 	subs.w	fp, sl, r4
 80087ce:	d00b      	beq.n	80087e8 <_vfiprintf_r+0xc0>
 80087d0:	465b      	mov	r3, fp
 80087d2:	4622      	mov	r2, r4
 80087d4:	4629      	mov	r1, r5
 80087d6:	4630      	mov	r0, r6
 80087d8:	f7ff ff93 	bl	8008702 <__sfputs_r>
 80087dc:	3001      	adds	r0, #1
 80087de:	f000 80aa 	beq.w	8008936 <_vfiprintf_r+0x20e>
 80087e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087e4:	445a      	add	r2, fp
 80087e6:	9209      	str	r2, [sp, #36]	; 0x24
 80087e8:	f89a 3000 	ldrb.w	r3, [sl]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f000 80a2 	beq.w	8008936 <_vfiprintf_r+0x20e>
 80087f2:	2300      	movs	r3, #0
 80087f4:	f04f 32ff 	mov.w	r2, #4294967295
 80087f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087fc:	f10a 0a01 	add.w	sl, sl, #1
 8008800:	9304      	str	r3, [sp, #16]
 8008802:	9307      	str	r3, [sp, #28]
 8008804:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008808:	931a      	str	r3, [sp, #104]	; 0x68
 800880a:	4654      	mov	r4, sl
 800880c:	2205      	movs	r2, #5
 800880e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008812:	4858      	ldr	r0, [pc, #352]	; (8008974 <_vfiprintf_r+0x24c>)
 8008814:	f000 fd52 	bl	80092bc <memchr>
 8008818:	9a04      	ldr	r2, [sp, #16]
 800881a:	b9d8      	cbnz	r0, 8008854 <_vfiprintf_r+0x12c>
 800881c:	06d1      	lsls	r1, r2, #27
 800881e:	bf44      	itt	mi
 8008820:	2320      	movmi	r3, #32
 8008822:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008826:	0713      	lsls	r3, r2, #28
 8008828:	bf44      	itt	mi
 800882a:	232b      	movmi	r3, #43	; 0x2b
 800882c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008830:	f89a 3000 	ldrb.w	r3, [sl]
 8008834:	2b2a      	cmp	r3, #42	; 0x2a
 8008836:	d015      	beq.n	8008864 <_vfiprintf_r+0x13c>
 8008838:	4654      	mov	r4, sl
 800883a:	2000      	movs	r0, #0
 800883c:	f04f 0c0a 	mov.w	ip, #10
 8008840:	9a07      	ldr	r2, [sp, #28]
 8008842:	4621      	mov	r1, r4
 8008844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008848:	3b30      	subs	r3, #48	; 0x30
 800884a:	2b09      	cmp	r3, #9
 800884c:	d94e      	bls.n	80088ec <_vfiprintf_r+0x1c4>
 800884e:	b1b0      	cbz	r0, 800887e <_vfiprintf_r+0x156>
 8008850:	9207      	str	r2, [sp, #28]
 8008852:	e014      	b.n	800887e <_vfiprintf_r+0x156>
 8008854:	eba0 0308 	sub.w	r3, r0, r8
 8008858:	fa09 f303 	lsl.w	r3, r9, r3
 800885c:	4313      	orrs	r3, r2
 800885e:	46a2      	mov	sl, r4
 8008860:	9304      	str	r3, [sp, #16]
 8008862:	e7d2      	b.n	800880a <_vfiprintf_r+0xe2>
 8008864:	9b03      	ldr	r3, [sp, #12]
 8008866:	1d19      	adds	r1, r3, #4
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	9103      	str	r1, [sp, #12]
 800886c:	2b00      	cmp	r3, #0
 800886e:	bfbb      	ittet	lt
 8008870:	425b      	neglt	r3, r3
 8008872:	f042 0202 	orrlt.w	r2, r2, #2
 8008876:	9307      	strge	r3, [sp, #28]
 8008878:	9307      	strlt	r3, [sp, #28]
 800887a:	bfb8      	it	lt
 800887c:	9204      	strlt	r2, [sp, #16]
 800887e:	7823      	ldrb	r3, [r4, #0]
 8008880:	2b2e      	cmp	r3, #46	; 0x2e
 8008882:	d10c      	bne.n	800889e <_vfiprintf_r+0x176>
 8008884:	7863      	ldrb	r3, [r4, #1]
 8008886:	2b2a      	cmp	r3, #42	; 0x2a
 8008888:	d135      	bne.n	80088f6 <_vfiprintf_r+0x1ce>
 800888a:	9b03      	ldr	r3, [sp, #12]
 800888c:	3402      	adds	r4, #2
 800888e:	1d1a      	adds	r2, r3, #4
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	9203      	str	r2, [sp, #12]
 8008894:	2b00      	cmp	r3, #0
 8008896:	bfb8      	it	lt
 8008898:	f04f 33ff 	movlt.w	r3, #4294967295
 800889c:	9305      	str	r3, [sp, #20]
 800889e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008978 <_vfiprintf_r+0x250>
 80088a2:	2203      	movs	r2, #3
 80088a4:	4650      	mov	r0, sl
 80088a6:	7821      	ldrb	r1, [r4, #0]
 80088a8:	f000 fd08 	bl	80092bc <memchr>
 80088ac:	b140      	cbz	r0, 80088c0 <_vfiprintf_r+0x198>
 80088ae:	2340      	movs	r3, #64	; 0x40
 80088b0:	eba0 000a 	sub.w	r0, r0, sl
 80088b4:	fa03 f000 	lsl.w	r0, r3, r0
 80088b8:	9b04      	ldr	r3, [sp, #16]
 80088ba:	3401      	adds	r4, #1
 80088bc:	4303      	orrs	r3, r0
 80088be:	9304      	str	r3, [sp, #16]
 80088c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c4:	2206      	movs	r2, #6
 80088c6:	482d      	ldr	r0, [pc, #180]	; (800897c <_vfiprintf_r+0x254>)
 80088c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088cc:	f000 fcf6 	bl	80092bc <memchr>
 80088d0:	2800      	cmp	r0, #0
 80088d2:	d03f      	beq.n	8008954 <_vfiprintf_r+0x22c>
 80088d4:	4b2a      	ldr	r3, [pc, #168]	; (8008980 <_vfiprintf_r+0x258>)
 80088d6:	bb1b      	cbnz	r3, 8008920 <_vfiprintf_r+0x1f8>
 80088d8:	9b03      	ldr	r3, [sp, #12]
 80088da:	3307      	adds	r3, #7
 80088dc:	f023 0307 	bic.w	r3, r3, #7
 80088e0:	3308      	adds	r3, #8
 80088e2:	9303      	str	r3, [sp, #12]
 80088e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e6:	443b      	add	r3, r7
 80088e8:	9309      	str	r3, [sp, #36]	; 0x24
 80088ea:	e767      	b.n	80087bc <_vfiprintf_r+0x94>
 80088ec:	460c      	mov	r4, r1
 80088ee:	2001      	movs	r0, #1
 80088f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80088f4:	e7a5      	b.n	8008842 <_vfiprintf_r+0x11a>
 80088f6:	2300      	movs	r3, #0
 80088f8:	f04f 0c0a 	mov.w	ip, #10
 80088fc:	4619      	mov	r1, r3
 80088fe:	3401      	adds	r4, #1
 8008900:	9305      	str	r3, [sp, #20]
 8008902:	4620      	mov	r0, r4
 8008904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008908:	3a30      	subs	r2, #48	; 0x30
 800890a:	2a09      	cmp	r2, #9
 800890c:	d903      	bls.n	8008916 <_vfiprintf_r+0x1ee>
 800890e:	2b00      	cmp	r3, #0
 8008910:	d0c5      	beq.n	800889e <_vfiprintf_r+0x176>
 8008912:	9105      	str	r1, [sp, #20]
 8008914:	e7c3      	b.n	800889e <_vfiprintf_r+0x176>
 8008916:	4604      	mov	r4, r0
 8008918:	2301      	movs	r3, #1
 800891a:	fb0c 2101 	mla	r1, ip, r1, r2
 800891e:	e7f0      	b.n	8008902 <_vfiprintf_r+0x1da>
 8008920:	ab03      	add	r3, sp, #12
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	462a      	mov	r2, r5
 8008926:	4630      	mov	r0, r6
 8008928:	4b16      	ldr	r3, [pc, #88]	; (8008984 <_vfiprintf_r+0x25c>)
 800892a:	a904      	add	r1, sp, #16
 800892c:	f3af 8000 	nop.w
 8008930:	4607      	mov	r7, r0
 8008932:	1c78      	adds	r0, r7, #1
 8008934:	d1d6      	bne.n	80088e4 <_vfiprintf_r+0x1bc>
 8008936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008938:	07d9      	lsls	r1, r3, #31
 800893a:	d405      	bmi.n	8008948 <_vfiprintf_r+0x220>
 800893c:	89ab      	ldrh	r3, [r5, #12]
 800893e:	059a      	lsls	r2, r3, #22
 8008940:	d402      	bmi.n	8008948 <_vfiprintf_r+0x220>
 8008942:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008944:	f000 fc53 	bl	80091ee <__retarget_lock_release_recursive>
 8008948:	89ab      	ldrh	r3, [r5, #12]
 800894a:	065b      	lsls	r3, r3, #25
 800894c:	f53f af12 	bmi.w	8008774 <_vfiprintf_r+0x4c>
 8008950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008952:	e711      	b.n	8008778 <_vfiprintf_r+0x50>
 8008954:	ab03      	add	r3, sp, #12
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	462a      	mov	r2, r5
 800895a:	4630      	mov	r0, r6
 800895c:	4b09      	ldr	r3, [pc, #36]	; (8008984 <_vfiprintf_r+0x25c>)
 800895e:	a904      	add	r1, sp, #16
 8008960:	f000 f882 	bl	8008a68 <_printf_i>
 8008964:	e7e4      	b.n	8008930 <_vfiprintf_r+0x208>
 8008966:	bf00      	nop
 8008968:	0800a02c 	.word	0x0800a02c
 800896c:	0800a04c 	.word	0x0800a04c
 8008970:	0800a00c 	.word	0x0800a00c
 8008974:	08009fd8 	.word	0x08009fd8
 8008978:	08009fde 	.word	0x08009fde
 800897c:	08009fe2 	.word	0x08009fe2
 8008980:	00000000 	.word	0x00000000
 8008984:	08008703 	.word	0x08008703

08008988 <_printf_common>:
 8008988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800898c:	4616      	mov	r6, r2
 800898e:	4699      	mov	r9, r3
 8008990:	688a      	ldr	r2, [r1, #8]
 8008992:	690b      	ldr	r3, [r1, #16]
 8008994:	4607      	mov	r7, r0
 8008996:	4293      	cmp	r3, r2
 8008998:	bfb8      	it	lt
 800899a:	4613      	movlt	r3, r2
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089a2:	460c      	mov	r4, r1
 80089a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089a8:	b10a      	cbz	r2, 80089ae <_printf_common+0x26>
 80089aa:	3301      	adds	r3, #1
 80089ac:	6033      	str	r3, [r6, #0]
 80089ae:	6823      	ldr	r3, [r4, #0]
 80089b0:	0699      	lsls	r1, r3, #26
 80089b2:	bf42      	ittt	mi
 80089b4:	6833      	ldrmi	r3, [r6, #0]
 80089b6:	3302      	addmi	r3, #2
 80089b8:	6033      	strmi	r3, [r6, #0]
 80089ba:	6825      	ldr	r5, [r4, #0]
 80089bc:	f015 0506 	ands.w	r5, r5, #6
 80089c0:	d106      	bne.n	80089d0 <_printf_common+0x48>
 80089c2:	f104 0a19 	add.w	sl, r4, #25
 80089c6:	68e3      	ldr	r3, [r4, #12]
 80089c8:	6832      	ldr	r2, [r6, #0]
 80089ca:	1a9b      	subs	r3, r3, r2
 80089cc:	42ab      	cmp	r3, r5
 80089ce:	dc28      	bgt.n	8008a22 <_printf_common+0x9a>
 80089d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089d4:	1e13      	subs	r3, r2, #0
 80089d6:	6822      	ldr	r2, [r4, #0]
 80089d8:	bf18      	it	ne
 80089da:	2301      	movne	r3, #1
 80089dc:	0692      	lsls	r2, r2, #26
 80089de:	d42d      	bmi.n	8008a3c <_printf_common+0xb4>
 80089e0:	4649      	mov	r1, r9
 80089e2:	4638      	mov	r0, r7
 80089e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089e8:	47c0      	blx	r8
 80089ea:	3001      	adds	r0, #1
 80089ec:	d020      	beq.n	8008a30 <_printf_common+0xa8>
 80089ee:	6823      	ldr	r3, [r4, #0]
 80089f0:	68e5      	ldr	r5, [r4, #12]
 80089f2:	f003 0306 	and.w	r3, r3, #6
 80089f6:	2b04      	cmp	r3, #4
 80089f8:	bf18      	it	ne
 80089fa:	2500      	movne	r5, #0
 80089fc:	6832      	ldr	r2, [r6, #0]
 80089fe:	f04f 0600 	mov.w	r6, #0
 8008a02:	68a3      	ldr	r3, [r4, #8]
 8008a04:	bf08      	it	eq
 8008a06:	1aad      	subeq	r5, r5, r2
 8008a08:	6922      	ldr	r2, [r4, #16]
 8008a0a:	bf08      	it	eq
 8008a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a10:	4293      	cmp	r3, r2
 8008a12:	bfc4      	itt	gt
 8008a14:	1a9b      	subgt	r3, r3, r2
 8008a16:	18ed      	addgt	r5, r5, r3
 8008a18:	341a      	adds	r4, #26
 8008a1a:	42b5      	cmp	r5, r6
 8008a1c:	d11a      	bne.n	8008a54 <_printf_common+0xcc>
 8008a1e:	2000      	movs	r0, #0
 8008a20:	e008      	b.n	8008a34 <_printf_common+0xac>
 8008a22:	2301      	movs	r3, #1
 8008a24:	4652      	mov	r2, sl
 8008a26:	4649      	mov	r1, r9
 8008a28:	4638      	mov	r0, r7
 8008a2a:	47c0      	blx	r8
 8008a2c:	3001      	adds	r0, #1
 8008a2e:	d103      	bne.n	8008a38 <_printf_common+0xb0>
 8008a30:	f04f 30ff 	mov.w	r0, #4294967295
 8008a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a38:	3501      	adds	r5, #1
 8008a3a:	e7c4      	b.n	80089c6 <_printf_common+0x3e>
 8008a3c:	2030      	movs	r0, #48	; 0x30
 8008a3e:	18e1      	adds	r1, r4, r3
 8008a40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a44:	1c5a      	adds	r2, r3, #1
 8008a46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a4a:	4422      	add	r2, r4
 8008a4c:	3302      	adds	r3, #2
 8008a4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a52:	e7c5      	b.n	80089e0 <_printf_common+0x58>
 8008a54:	2301      	movs	r3, #1
 8008a56:	4622      	mov	r2, r4
 8008a58:	4649      	mov	r1, r9
 8008a5a:	4638      	mov	r0, r7
 8008a5c:	47c0      	blx	r8
 8008a5e:	3001      	adds	r0, #1
 8008a60:	d0e6      	beq.n	8008a30 <_printf_common+0xa8>
 8008a62:	3601      	adds	r6, #1
 8008a64:	e7d9      	b.n	8008a1a <_printf_common+0x92>
	...

08008a68 <_printf_i>:
 8008a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a6c:	7e0f      	ldrb	r7, [r1, #24]
 8008a6e:	4691      	mov	r9, r2
 8008a70:	2f78      	cmp	r7, #120	; 0x78
 8008a72:	4680      	mov	r8, r0
 8008a74:	460c      	mov	r4, r1
 8008a76:	469a      	mov	sl, r3
 8008a78:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a7e:	d807      	bhi.n	8008a90 <_printf_i+0x28>
 8008a80:	2f62      	cmp	r7, #98	; 0x62
 8008a82:	d80a      	bhi.n	8008a9a <_printf_i+0x32>
 8008a84:	2f00      	cmp	r7, #0
 8008a86:	f000 80d9 	beq.w	8008c3c <_printf_i+0x1d4>
 8008a8a:	2f58      	cmp	r7, #88	; 0x58
 8008a8c:	f000 80a4 	beq.w	8008bd8 <_printf_i+0x170>
 8008a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a98:	e03a      	b.n	8008b10 <_printf_i+0xa8>
 8008a9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a9e:	2b15      	cmp	r3, #21
 8008aa0:	d8f6      	bhi.n	8008a90 <_printf_i+0x28>
 8008aa2:	a101      	add	r1, pc, #4	; (adr r1, 8008aa8 <_printf_i+0x40>)
 8008aa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008aa8:	08008b01 	.word	0x08008b01
 8008aac:	08008b15 	.word	0x08008b15
 8008ab0:	08008a91 	.word	0x08008a91
 8008ab4:	08008a91 	.word	0x08008a91
 8008ab8:	08008a91 	.word	0x08008a91
 8008abc:	08008a91 	.word	0x08008a91
 8008ac0:	08008b15 	.word	0x08008b15
 8008ac4:	08008a91 	.word	0x08008a91
 8008ac8:	08008a91 	.word	0x08008a91
 8008acc:	08008a91 	.word	0x08008a91
 8008ad0:	08008a91 	.word	0x08008a91
 8008ad4:	08008c23 	.word	0x08008c23
 8008ad8:	08008b45 	.word	0x08008b45
 8008adc:	08008c05 	.word	0x08008c05
 8008ae0:	08008a91 	.word	0x08008a91
 8008ae4:	08008a91 	.word	0x08008a91
 8008ae8:	08008c45 	.word	0x08008c45
 8008aec:	08008a91 	.word	0x08008a91
 8008af0:	08008b45 	.word	0x08008b45
 8008af4:	08008a91 	.word	0x08008a91
 8008af8:	08008a91 	.word	0x08008a91
 8008afc:	08008c0d 	.word	0x08008c0d
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	1d1a      	adds	r2, r3, #4
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	602a      	str	r2, [r5, #0]
 8008b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b10:	2301      	movs	r3, #1
 8008b12:	e0a4      	b.n	8008c5e <_printf_i+0x1f6>
 8008b14:	6820      	ldr	r0, [r4, #0]
 8008b16:	6829      	ldr	r1, [r5, #0]
 8008b18:	0606      	lsls	r6, r0, #24
 8008b1a:	f101 0304 	add.w	r3, r1, #4
 8008b1e:	d50a      	bpl.n	8008b36 <_printf_i+0xce>
 8008b20:	680e      	ldr	r6, [r1, #0]
 8008b22:	602b      	str	r3, [r5, #0]
 8008b24:	2e00      	cmp	r6, #0
 8008b26:	da03      	bge.n	8008b30 <_printf_i+0xc8>
 8008b28:	232d      	movs	r3, #45	; 0x2d
 8008b2a:	4276      	negs	r6, r6
 8008b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b30:	230a      	movs	r3, #10
 8008b32:	485e      	ldr	r0, [pc, #376]	; (8008cac <_printf_i+0x244>)
 8008b34:	e019      	b.n	8008b6a <_printf_i+0x102>
 8008b36:	680e      	ldr	r6, [r1, #0]
 8008b38:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b3c:	602b      	str	r3, [r5, #0]
 8008b3e:	bf18      	it	ne
 8008b40:	b236      	sxthne	r6, r6
 8008b42:	e7ef      	b.n	8008b24 <_printf_i+0xbc>
 8008b44:	682b      	ldr	r3, [r5, #0]
 8008b46:	6820      	ldr	r0, [r4, #0]
 8008b48:	1d19      	adds	r1, r3, #4
 8008b4a:	6029      	str	r1, [r5, #0]
 8008b4c:	0601      	lsls	r1, r0, #24
 8008b4e:	d501      	bpl.n	8008b54 <_printf_i+0xec>
 8008b50:	681e      	ldr	r6, [r3, #0]
 8008b52:	e002      	b.n	8008b5a <_printf_i+0xf2>
 8008b54:	0646      	lsls	r6, r0, #25
 8008b56:	d5fb      	bpl.n	8008b50 <_printf_i+0xe8>
 8008b58:	881e      	ldrh	r6, [r3, #0]
 8008b5a:	2f6f      	cmp	r7, #111	; 0x6f
 8008b5c:	bf0c      	ite	eq
 8008b5e:	2308      	moveq	r3, #8
 8008b60:	230a      	movne	r3, #10
 8008b62:	4852      	ldr	r0, [pc, #328]	; (8008cac <_printf_i+0x244>)
 8008b64:	2100      	movs	r1, #0
 8008b66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b6a:	6865      	ldr	r5, [r4, #4]
 8008b6c:	2d00      	cmp	r5, #0
 8008b6e:	bfa8      	it	ge
 8008b70:	6821      	ldrge	r1, [r4, #0]
 8008b72:	60a5      	str	r5, [r4, #8]
 8008b74:	bfa4      	itt	ge
 8008b76:	f021 0104 	bicge.w	r1, r1, #4
 8008b7a:	6021      	strge	r1, [r4, #0]
 8008b7c:	b90e      	cbnz	r6, 8008b82 <_printf_i+0x11a>
 8008b7e:	2d00      	cmp	r5, #0
 8008b80:	d04d      	beq.n	8008c1e <_printf_i+0x1b6>
 8008b82:	4615      	mov	r5, r2
 8008b84:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b88:	fb03 6711 	mls	r7, r3, r1, r6
 8008b8c:	5dc7      	ldrb	r7, [r0, r7]
 8008b8e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b92:	4637      	mov	r7, r6
 8008b94:	42bb      	cmp	r3, r7
 8008b96:	460e      	mov	r6, r1
 8008b98:	d9f4      	bls.n	8008b84 <_printf_i+0x11c>
 8008b9a:	2b08      	cmp	r3, #8
 8008b9c:	d10b      	bne.n	8008bb6 <_printf_i+0x14e>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	07de      	lsls	r6, r3, #31
 8008ba2:	d508      	bpl.n	8008bb6 <_printf_i+0x14e>
 8008ba4:	6923      	ldr	r3, [r4, #16]
 8008ba6:	6861      	ldr	r1, [r4, #4]
 8008ba8:	4299      	cmp	r1, r3
 8008baa:	bfde      	ittt	le
 8008bac:	2330      	movle	r3, #48	; 0x30
 8008bae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008bb2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008bb6:	1b52      	subs	r2, r2, r5
 8008bb8:	6122      	str	r2, [r4, #16]
 8008bba:	464b      	mov	r3, r9
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	f8cd a000 	str.w	sl, [sp]
 8008bc4:	aa03      	add	r2, sp, #12
 8008bc6:	f7ff fedf 	bl	8008988 <_printf_common>
 8008bca:	3001      	adds	r0, #1
 8008bcc:	d14c      	bne.n	8008c68 <_printf_i+0x200>
 8008bce:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd2:	b004      	add	sp, #16
 8008bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd8:	4834      	ldr	r0, [pc, #208]	; (8008cac <_printf_i+0x244>)
 8008bda:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008bde:	6829      	ldr	r1, [r5, #0]
 8008be0:	6823      	ldr	r3, [r4, #0]
 8008be2:	f851 6b04 	ldr.w	r6, [r1], #4
 8008be6:	6029      	str	r1, [r5, #0]
 8008be8:	061d      	lsls	r5, r3, #24
 8008bea:	d514      	bpl.n	8008c16 <_printf_i+0x1ae>
 8008bec:	07df      	lsls	r7, r3, #31
 8008bee:	bf44      	itt	mi
 8008bf0:	f043 0320 	orrmi.w	r3, r3, #32
 8008bf4:	6023      	strmi	r3, [r4, #0]
 8008bf6:	b91e      	cbnz	r6, 8008c00 <_printf_i+0x198>
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	f023 0320 	bic.w	r3, r3, #32
 8008bfe:	6023      	str	r3, [r4, #0]
 8008c00:	2310      	movs	r3, #16
 8008c02:	e7af      	b.n	8008b64 <_printf_i+0xfc>
 8008c04:	6823      	ldr	r3, [r4, #0]
 8008c06:	f043 0320 	orr.w	r3, r3, #32
 8008c0a:	6023      	str	r3, [r4, #0]
 8008c0c:	2378      	movs	r3, #120	; 0x78
 8008c0e:	4828      	ldr	r0, [pc, #160]	; (8008cb0 <_printf_i+0x248>)
 8008c10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c14:	e7e3      	b.n	8008bde <_printf_i+0x176>
 8008c16:	0659      	lsls	r1, r3, #25
 8008c18:	bf48      	it	mi
 8008c1a:	b2b6      	uxthmi	r6, r6
 8008c1c:	e7e6      	b.n	8008bec <_printf_i+0x184>
 8008c1e:	4615      	mov	r5, r2
 8008c20:	e7bb      	b.n	8008b9a <_printf_i+0x132>
 8008c22:	682b      	ldr	r3, [r5, #0]
 8008c24:	6826      	ldr	r6, [r4, #0]
 8008c26:	1d18      	adds	r0, r3, #4
 8008c28:	6961      	ldr	r1, [r4, #20]
 8008c2a:	6028      	str	r0, [r5, #0]
 8008c2c:	0635      	lsls	r5, r6, #24
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	d501      	bpl.n	8008c36 <_printf_i+0x1ce>
 8008c32:	6019      	str	r1, [r3, #0]
 8008c34:	e002      	b.n	8008c3c <_printf_i+0x1d4>
 8008c36:	0670      	lsls	r0, r6, #25
 8008c38:	d5fb      	bpl.n	8008c32 <_printf_i+0x1ca>
 8008c3a:	8019      	strh	r1, [r3, #0]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	4615      	mov	r5, r2
 8008c40:	6123      	str	r3, [r4, #16]
 8008c42:	e7ba      	b.n	8008bba <_printf_i+0x152>
 8008c44:	682b      	ldr	r3, [r5, #0]
 8008c46:	2100      	movs	r1, #0
 8008c48:	1d1a      	adds	r2, r3, #4
 8008c4a:	602a      	str	r2, [r5, #0]
 8008c4c:	681d      	ldr	r5, [r3, #0]
 8008c4e:	6862      	ldr	r2, [r4, #4]
 8008c50:	4628      	mov	r0, r5
 8008c52:	f000 fb33 	bl	80092bc <memchr>
 8008c56:	b108      	cbz	r0, 8008c5c <_printf_i+0x1f4>
 8008c58:	1b40      	subs	r0, r0, r5
 8008c5a:	6060      	str	r0, [r4, #4]
 8008c5c:	6863      	ldr	r3, [r4, #4]
 8008c5e:	6123      	str	r3, [r4, #16]
 8008c60:	2300      	movs	r3, #0
 8008c62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c66:	e7a8      	b.n	8008bba <_printf_i+0x152>
 8008c68:	462a      	mov	r2, r5
 8008c6a:	4649      	mov	r1, r9
 8008c6c:	4640      	mov	r0, r8
 8008c6e:	6923      	ldr	r3, [r4, #16]
 8008c70:	47d0      	blx	sl
 8008c72:	3001      	adds	r0, #1
 8008c74:	d0ab      	beq.n	8008bce <_printf_i+0x166>
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	079b      	lsls	r3, r3, #30
 8008c7a:	d413      	bmi.n	8008ca4 <_printf_i+0x23c>
 8008c7c:	68e0      	ldr	r0, [r4, #12]
 8008c7e:	9b03      	ldr	r3, [sp, #12]
 8008c80:	4298      	cmp	r0, r3
 8008c82:	bfb8      	it	lt
 8008c84:	4618      	movlt	r0, r3
 8008c86:	e7a4      	b.n	8008bd2 <_printf_i+0x16a>
 8008c88:	2301      	movs	r3, #1
 8008c8a:	4632      	mov	r2, r6
 8008c8c:	4649      	mov	r1, r9
 8008c8e:	4640      	mov	r0, r8
 8008c90:	47d0      	blx	sl
 8008c92:	3001      	adds	r0, #1
 8008c94:	d09b      	beq.n	8008bce <_printf_i+0x166>
 8008c96:	3501      	adds	r5, #1
 8008c98:	68e3      	ldr	r3, [r4, #12]
 8008c9a:	9903      	ldr	r1, [sp, #12]
 8008c9c:	1a5b      	subs	r3, r3, r1
 8008c9e:	42ab      	cmp	r3, r5
 8008ca0:	dcf2      	bgt.n	8008c88 <_printf_i+0x220>
 8008ca2:	e7eb      	b.n	8008c7c <_printf_i+0x214>
 8008ca4:	2500      	movs	r5, #0
 8008ca6:	f104 0619 	add.w	r6, r4, #25
 8008caa:	e7f5      	b.n	8008c98 <_printf_i+0x230>
 8008cac:	08009fe9 	.word	0x08009fe9
 8008cb0:	08009ffa 	.word	0x08009ffa

08008cb4 <siprintf>:
 8008cb4:	b40e      	push	{r1, r2, r3}
 8008cb6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008cba:	b500      	push	{lr}
 8008cbc:	b09c      	sub	sp, #112	; 0x70
 8008cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8008cc0:	9002      	str	r0, [sp, #8]
 8008cc2:	9006      	str	r0, [sp, #24]
 8008cc4:	9107      	str	r1, [sp, #28]
 8008cc6:	9104      	str	r1, [sp, #16]
 8008cc8:	4808      	ldr	r0, [pc, #32]	; (8008cec <siprintf+0x38>)
 8008cca:	4909      	ldr	r1, [pc, #36]	; (8008cf0 <siprintf+0x3c>)
 8008ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cd0:	9105      	str	r1, [sp, #20]
 8008cd2:	6800      	ldr	r0, [r0, #0]
 8008cd4:	a902      	add	r1, sp, #8
 8008cd6:	9301      	str	r3, [sp, #4]
 8008cd8:	f000 fc7e 	bl	80095d8 <_svfiprintf_r>
 8008cdc:	2200      	movs	r2, #0
 8008cde:	9b02      	ldr	r3, [sp, #8]
 8008ce0:	701a      	strb	r2, [r3, #0]
 8008ce2:	b01c      	add	sp, #112	; 0x70
 8008ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ce8:	b003      	add	sp, #12
 8008cea:	4770      	bx	lr
 8008cec:	200000dc 	.word	0x200000dc
 8008cf0:	ffff0208 	.word	0xffff0208

08008cf4 <__swbuf_r>:
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf6:	460e      	mov	r6, r1
 8008cf8:	4614      	mov	r4, r2
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	b118      	cbz	r0, 8008d06 <__swbuf_r+0x12>
 8008cfe:	6983      	ldr	r3, [r0, #24]
 8008d00:	b90b      	cbnz	r3, 8008d06 <__swbuf_r+0x12>
 8008d02:	f000 f9d5 	bl	80090b0 <__sinit>
 8008d06:	4b21      	ldr	r3, [pc, #132]	; (8008d8c <__swbuf_r+0x98>)
 8008d08:	429c      	cmp	r4, r3
 8008d0a:	d12b      	bne.n	8008d64 <__swbuf_r+0x70>
 8008d0c:	686c      	ldr	r4, [r5, #4]
 8008d0e:	69a3      	ldr	r3, [r4, #24]
 8008d10:	60a3      	str	r3, [r4, #8]
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	071a      	lsls	r2, r3, #28
 8008d16:	d52f      	bpl.n	8008d78 <__swbuf_r+0x84>
 8008d18:	6923      	ldr	r3, [r4, #16]
 8008d1a:	b36b      	cbz	r3, 8008d78 <__swbuf_r+0x84>
 8008d1c:	6923      	ldr	r3, [r4, #16]
 8008d1e:	6820      	ldr	r0, [r4, #0]
 8008d20:	b2f6      	uxtb	r6, r6
 8008d22:	1ac0      	subs	r0, r0, r3
 8008d24:	6963      	ldr	r3, [r4, #20]
 8008d26:	4637      	mov	r7, r6
 8008d28:	4283      	cmp	r3, r0
 8008d2a:	dc04      	bgt.n	8008d36 <__swbuf_r+0x42>
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	4628      	mov	r0, r5
 8008d30:	f000 f92a 	bl	8008f88 <_fflush_r>
 8008d34:	bb30      	cbnz	r0, 8008d84 <__swbuf_r+0x90>
 8008d36:	68a3      	ldr	r3, [r4, #8]
 8008d38:	3001      	adds	r0, #1
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	60a3      	str	r3, [r4, #8]
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	1c5a      	adds	r2, r3, #1
 8008d42:	6022      	str	r2, [r4, #0]
 8008d44:	701e      	strb	r6, [r3, #0]
 8008d46:	6963      	ldr	r3, [r4, #20]
 8008d48:	4283      	cmp	r3, r0
 8008d4a:	d004      	beq.n	8008d56 <__swbuf_r+0x62>
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	07db      	lsls	r3, r3, #31
 8008d50:	d506      	bpl.n	8008d60 <__swbuf_r+0x6c>
 8008d52:	2e0a      	cmp	r6, #10
 8008d54:	d104      	bne.n	8008d60 <__swbuf_r+0x6c>
 8008d56:	4621      	mov	r1, r4
 8008d58:	4628      	mov	r0, r5
 8008d5a:	f000 f915 	bl	8008f88 <_fflush_r>
 8008d5e:	b988      	cbnz	r0, 8008d84 <__swbuf_r+0x90>
 8008d60:	4638      	mov	r0, r7
 8008d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d64:	4b0a      	ldr	r3, [pc, #40]	; (8008d90 <__swbuf_r+0x9c>)
 8008d66:	429c      	cmp	r4, r3
 8008d68:	d101      	bne.n	8008d6e <__swbuf_r+0x7a>
 8008d6a:	68ac      	ldr	r4, [r5, #8]
 8008d6c:	e7cf      	b.n	8008d0e <__swbuf_r+0x1a>
 8008d6e:	4b09      	ldr	r3, [pc, #36]	; (8008d94 <__swbuf_r+0xa0>)
 8008d70:	429c      	cmp	r4, r3
 8008d72:	bf08      	it	eq
 8008d74:	68ec      	ldreq	r4, [r5, #12]
 8008d76:	e7ca      	b.n	8008d0e <__swbuf_r+0x1a>
 8008d78:	4621      	mov	r1, r4
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	f000 f80c 	bl	8008d98 <__swsetup_r>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d0cb      	beq.n	8008d1c <__swbuf_r+0x28>
 8008d84:	f04f 37ff 	mov.w	r7, #4294967295
 8008d88:	e7ea      	b.n	8008d60 <__swbuf_r+0x6c>
 8008d8a:	bf00      	nop
 8008d8c:	0800a02c 	.word	0x0800a02c
 8008d90:	0800a04c 	.word	0x0800a04c
 8008d94:	0800a00c 	.word	0x0800a00c

08008d98 <__swsetup_r>:
 8008d98:	4b32      	ldr	r3, [pc, #200]	; (8008e64 <__swsetup_r+0xcc>)
 8008d9a:	b570      	push	{r4, r5, r6, lr}
 8008d9c:	681d      	ldr	r5, [r3, #0]
 8008d9e:	4606      	mov	r6, r0
 8008da0:	460c      	mov	r4, r1
 8008da2:	b125      	cbz	r5, 8008dae <__swsetup_r+0x16>
 8008da4:	69ab      	ldr	r3, [r5, #24]
 8008da6:	b913      	cbnz	r3, 8008dae <__swsetup_r+0x16>
 8008da8:	4628      	mov	r0, r5
 8008daa:	f000 f981 	bl	80090b0 <__sinit>
 8008dae:	4b2e      	ldr	r3, [pc, #184]	; (8008e68 <__swsetup_r+0xd0>)
 8008db0:	429c      	cmp	r4, r3
 8008db2:	d10f      	bne.n	8008dd4 <__swsetup_r+0x3c>
 8008db4:	686c      	ldr	r4, [r5, #4]
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dbc:	0719      	lsls	r1, r3, #28
 8008dbe:	d42c      	bmi.n	8008e1a <__swsetup_r+0x82>
 8008dc0:	06dd      	lsls	r5, r3, #27
 8008dc2:	d411      	bmi.n	8008de8 <__swsetup_r+0x50>
 8008dc4:	2309      	movs	r3, #9
 8008dc6:	6033      	str	r3, [r6, #0]
 8008dc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd0:	81a3      	strh	r3, [r4, #12]
 8008dd2:	e03e      	b.n	8008e52 <__swsetup_r+0xba>
 8008dd4:	4b25      	ldr	r3, [pc, #148]	; (8008e6c <__swsetup_r+0xd4>)
 8008dd6:	429c      	cmp	r4, r3
 8008dd8:	d101      	bne.n	8008dde <__swsetup_r+0x46>
 8008dda:	68ac      	ldr	r4, [r5, #8]
 8008ddc:	e7eb      	b.n	8008db6 <__swsetup_r+0x1e>
 8008dde:	4b24      	ldr	r3, [pc, #144]	; (8008e70 <__swsetup_r+0xd8>)
 8008de0:	429c      	cmp	r4, r3
 8008de2:	bf08      	it	eq
 8008de4:	68ec      	ldreq	r4, [r5, #12]
 8008de6:	e7e6      	b.n	8008db6 <__swsetup_r+0x1e>
 8008de8:	0758      	lsls	r0, r3, #29
 8008dea:	d512      	bpl.n	8008e12 <__swsetup_r+0x7a>
 8008dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dee:	b141      	cbz	r1, 8008e02 <__swsetup_r+0x6a>
 8008df0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008df4:	4299      	cmp	r1, r3
 8008df6:	d002      	beq.n	8008dfe <__swsetup_r+0x66>
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f000 fa87 	bl	800930c <_free_r>
 8008dfe:	2300      	movs	r3, #0
 8008e00:	6363      	str	r3, [r4, #52]	; 0x34
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e08:	81a3      	strh	r3, [r4, #12]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	6063      	str	r3, [r4, #4]
 8008e0e:	6923      	ldr	r3, [r4, #16]
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	89a3      	ldrh	r3, [r4, #12]
 8008e14:	f043 0308 	orr.w	r3, r3, #8
 8008e18:	81a3      	strh	r3, [r4, #12]
 8008e1a:	6923      	ldr	r3, [r4, #16]
 8008e1c:	b94b      	cbnz	r3, 8008e32 <__swsetup_r+0x9a>
 8008e1e:	89a3      	ldrh	r3, [r4, #12]
 8008e20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e28:	d003      	beq.n	8008e32 <__swsetup_r+0x9a>
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	f000 fa05 	bl	800923c <__smakebuf_r>
 8008e32:	89a0      	ldrh	r0, [r4, #12]
 8008e34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e38:	f010 0301 	ands.w	r3, r0, #1
 8008e3c:	d00a      	beq.n	8008e54 <__swsetup_r+0xbc>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	60a3      	str	r3, [r4, #8]
 8008e42:	6963      	ldr	r3, [r4, #20]
 8008e44:	425b      	negs	r3, r3
 8008e46:	61a3      	str	r3, [r4, #24]
 8008e48:	6923      	ldr	r3, [r4, #16]
 8008e4a:	b943      	cbnz	r3, 8008e5e <__swsetup_r+0xc6>
 8008e4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e50:	d1ba      	bne.n	8008dc8 <__swsetup_r+0x30>
 8008e52:	bd70      	pop	{r4, r5, r6, pc}
 8008e54:	0781      	lsls	r1, r0, #30
 8008e56:	bf58      	it	pl
 8008e58:	6963      	ldrpl	r3, [r4, #20]
 8008e5a:	60a3      	str	r3, [r4, #8]
 8008e5c:	e7f4      	b.n	8008e48 <__swsetup_r+0xb0>
 8008e5e:	2000      	movs	r0, #0
 8008e60:	e7f7      	b.n	8008e52 <__swsetup_r+0xba>
 8008e62:	bf00      	nop
 8008e64:	200000dc 	.word	0x200000dc
 8008e68:	0800a02c 	.word	0x0800a02c
 8008e6c:	0800a04c 	.word	0x0800a04c
 8008e70:	0800a00c 	.word	0x0800a00c

08008e74 <abort>:
 8008e74:	2006      	movs	r0, #6
 8008e76:	b508      	push	{r3, lr}
 8008e78:	f000 fce6 	bl	8009848 <raise>
 8008e7c:	2001      	movs	r0, #1
 8008e7e:	f7fa fd78 	bl	8003972 <_exit>
	...

08008e84 <__sflush_r>:
 8008e84:	898a      	ldrh	r2, [r1, #12]
 8008e86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e88:	4605      	mov	r5, r0
 8008e8a:	0710      	lsls	r0, r2, #28
 8008e8c:	460c      	mov	r4, r1
 8008e8e:	d457      	bmi.n	8008f40 <__sflush_r+0xbc>
 8008e90:	684b      	ldr	r3, [r1, #4]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	dc04      	bgt.n	8008ea0 <__sflush_r+0x1c>
 8008e96:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	dc01      	bgt.n	8008ea0 <__sflush_r+0x1c>
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ea2:	2e00      	cmp	r6, #0
 8008ea4:	d0fa      	beq.n	8008e9c <__sflush_r+0x18>
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008eac:	682f      	ldr	r7, [r5, #0]
 8008eae:	602b      	str	r3, [r5, #0]
 8008eb0:	d032      	beq.n	8008f18 <__sflush_r+0x94>
 8008eb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	075a      	lsls	r2, r3, #29
 8008eb8:	d505      	bpl.n	8008ec6 <__sflush_r+0x42>
 8008eba:	6863      	ldr	r3, [r4, #4]
 8008ebc:	1ac0      	subs	r0, r0, r3
 8008ebe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ec0:	b10b      	cbz	r3, 8008ec6 <__sflush_r+0x42>
 8008ec2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ec4:	1ac0      	subs	r0, r0, r3
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	4602      	mov	r2, r0
 8008eca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ecc:	4628      	mov	r0, r5
 8008ece:	6a21      	ldr	r1, [r4, #32]
 8008ed0:	47b0      	blx	r6
 8008ed2:	1c43      	adds	r3, r0, #1
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	d106      	bne.n	8008ee6 <__sflush_r+0x62>
 8008ed8:	6829      	ldr	r1, [r5, #0]
 8008eda:	291d      	cmp	r1, #29
 8008edc:	d82c      	bhi.n	8008f38 <__sflush_r+0xb4>
 8008ede:	4a29      	ldr	r2, [pc, #164]	; (8008f84 <__sflush_r+0x100>)
 8008ee0:	40ca      	lsrs	r2, r1
 8008ee2:	07d6      	lsls	r6, r2, #31
 8008ee4:	d528      	bpl.n	8008f38 <__sflush_r+0xb4>
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	6062      	str	r2, [r4, #4]
 8008eea:	6922      	ldr	r2, [r4, #16]
 8008eec:	04d9      	lsls	r1, r3, #19
 8008eee:	6022      	str	r2, [r4, #0]
 8008ef0:	d504      	bpl.n	8008efc <__sflush_r+0x78>
 8008ef2:	1c42      	adds	r2, r0, #1
 8008ef4:	d101      	bne.n	8008efa <__sflush_r+0x76>
 8008ef6:	682b      	ldr	r3, [r5, #0]
 8008ef8:	b903      	cbnz	r3, 8008efc <__sflush_r+0x78>
 8008efa:	6560      	str	r0, [r4, #84]	; 0x54
 8008efc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008efe:	602f      	str	r7, [r5, #0]
 8008f00:	2900      	cmp	r1, #0
 8008f02:	d0cb      	beq.n	8008e9c <__sflush_r+0x18>
 8008f04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f08:	4299      	cmp	r1, r3
 8008f0a:	d002      	beq.n	8008f12 <__sflush_r+0x8e>
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	f000 f9fd 	bl	800930c <_free_r>
 8008f12:	2000      	movs	r0, #0
 8008f14:	6360      	str	r0, [r4, #52]	; 0x34
 8008f16:	e7c2      	b.n	8008e9e <__sflush_r+0x1a>
 8008f18:	6a21      	ldr	r1, [r4, #32]
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	47b0      	blx	r6
 8008f20:	1c41      	adds	r1, r0, #1
 8008f22:	d1c7      	bne.n	8008eb4 <__sflush_r+0x30>
 8008f24:	682b      	ldr	r3, [r5, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d0c4      	beq.n	8008eb4 <__sflush_r+0x30>
 8008f2a:	2b1d      	cmp	r3, #29
 8008f2c:	d001      	beq.n	8008f32 <__sflush_r+0xae>
 8008f2e:	2b16      	cmp	r3, #22
 8008f30:	d101      	bne.n	8008f36 <__sflush_r+0xb2>
 8008f32:	602f      	str	r7, [r5, #0]
 8008f34:	e7b2      	b.n	8008e9c <__sflush_r+0x18>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3c:	81a3      	strh	r3, [r4, #12]
 8008f3e:	e7ae      	b.n	8008e9e <__sflush_r+0x1a>
 8008f40:	690f      	ldr	r7, [r1, #16]
 8008f42:	2f00      	cmp	r7, #0
 8008f44:	d0aa      	beq.n	8008e9c <__sflush_r+0x18>
 8008f46:	0793      	lsls	r3, r2, #30
 8008f48:	bf18      	it	ne
 8008f4a:	2300      	movne	r3, #0
 8008f4c:	680e      	ldr	r6, [r1, #0]
 8008f4e:	bf08      	it	eq
 8008f50:	694b      	ldreq	r3, [r1, #20]
 8008f52:	1bf6      	subs	r6, r6, r7
 8008f54:	600f      	str	r7, [r1, #0]
 8008f56:	608b      	str	r3, [r1, #8]
 8008f58:	2e00      	cmp	r6, #0
 8008f5a:	dd9f      	ble.n	8008e9c <__sflush_r+0x18>
 8008f5c:	4633      	mov	r3, r6
 8008f5e:	463a      	mov	r2, r7
 8008f60:	4628      	mov	r0, r5
 8008f62:	6a21      	ldr	r1, [r4, #32]
 8008f64:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008f68:	47e0      	blx	ip
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	dc06      	bgt.n	8008f7c <__sflush_r+0xf8>
 8008f6e:	89a3      	ldrh	r3, [r4, #12]
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f78:	81a3      	strh	r3, [r4, #12]
 8008f7a:	e790      	b.n	8008e9e <__sflush_r+0x1a>
 8008f7c:	4407      	add	r7, r0
 8008f7e:	1a36      	subs	r6, r6, r0
 8008f80:	e7ea      	b.n	8008f58 <__sflush_r+0xd4>
 8008f82:	bf00      	nop
 8008f84:	20400001 	.word	0x20400001

08008f88 <_fflush_r>:
 8008f88:	b538      	push	{r3, r4, r5, lr}
 8008f8a:	690b      	ldr	r3, [r1, #16]
 8008f8c:	4605      	mov	r5, r0
 8008f8e:	460c      	mov	r4, r1
 8008f90:	b913      	cbnz	r3, 8008f98 <_fflush_r+0x10>
 8008f92:	2500      	movs	r5, #0
 8008f94:	4628      	mov	r0, r5
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	b118      	cbz	r0, 8008fa2 <_fflush_r+0x1a>
 8008f9a:	6983      	ldr	r3, [r0, #24]
 8008f9c:	b90b      	cbnz	r3, 8008fa2 <_fflush_r+0x1a>
 8008f9e:	f000 f887 	bl	80090b0 <__sinit>
 8008fa2:	4b14      	ldr	r3, [pc, #80]	; (8008ff4 <_fflush_r+0x6c>)
 8008fa4:	429c      	cmp	r4, r3
 8008fa6:	d11b      	bne.n	8008fe0 <_fflush_r+0x58>
 8008fa8:	686c      	ldr	r4, [r5, #4]
 8008faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d0ef      	beq.n	8008f92 <_fflush_r+0xa>
 8008fb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fb4:	07d0      	lsls	r0, r2, #31
 8008fb6:	d404      	bmi.n	8008fc2 <_fflush_r+0x3a>
 8008fb8:	0599      	lsls	r1, r3, #22
 8008fba:	d402      	bmi.n	8008fc2 <_fflush_r+0x3a>
 8008fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fbe:	f000 f915 	bl	80091ec <__retarget_lock_acquire_recursive>
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	f7ff ff5d 	bl	8008e84 <__sflush_r>
 8008fca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fcc:	4605      	mov	r5, r0
 8008fce:	07da      	lsls	r2, r3, #31
 8008fd0:	d4e0      	bmi.n	8008f94 <_fflush_r+0xc>
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	059b      	lsls	r3, r3, #22
 8008fd6:	d4dd      	bmi.n	8008f94 <_fflush_r+0xc>
 8008fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fda:	f000 f908 	bl	80091ee <__retarget_lock_release_recursive>
 8008fde:	e7d9      	b.n	8008f94 <_fflush_r+0xc>
 8008fe0:	4b05      	ldr	r3, [pc, #20]	; (8008ff8 <_fflush_r+0x70>)
 8008fe2:	429c      	cmp	r4, r3
 8008fe4:	d101      	bne.n	8008fea <_fflush_r+0x62>
 8008fe6:	68ac      	ldr	r4, [r5, #8]
 8008fe8:	e7df      	b.n	8008faa <_fflush_r+0x22>
 8008fea:	4b04      	ldr	r3, [pc, #16]	; (8008ffc <_fflush_r+0x74>)
 8008fec:	429c      	cmp	r4, r3
 8008fee:	bf08      	it	eq
 8008ff0:	68ec      	ldreq	r4, [r5, #12]
 8008ff2:	e7da      	b.n	8008faa <_fflush_r+0x22>
 8008ff4:	0800a02c 	.word	0x0800a02c
 8008ff8:	0800a04c 	.word	0x0800a04c
 8008ffc:	0800a00c 	.word	0x0800a00c

08009000 <std>:
 8009000:	2300      	movs	r3, #0
 8009002:	b510      	push	{r4, lr}
 8009004:	4604      	mov	r4, r0
 8009006:	e9c0 3300 	strd	r3, r3, [r0]
 800900a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800900e:	6083      	str	r3, [r0, #8]
 8009010:	8181      	strh	r1, [r0, #12]
 8009012:	6643      	str	r3, [r0, #100]	; 0x64
 8009014:	81c2      	strh	r2, [r0, #14]
 8009016:	6183      	str	r3, [r0, #24]
 8009018:	4619      	mov	r1, r3
 800901a:	2208      	movs	r2, #8
 800901c:	305c      	adds	r0, #92	; 0x5c
 800901e:	f7ff fb53 	bl	80086c8 <memset>
 8009022:	4b05      	ldr	r3, [pc, #20]	; (8009038 <std+0x38>)
 8009024:	6224      	str	r4, [r4, #32]
 8009026:	6263      	str	r3, [r4, #36]	; 0x24
 8009028:	4b04      	ldr	r3, [pc, #16]	; (800903c <std+0x3c>)
 800902a:	62a3      	str	r3, [r4, #40]	; 0x28
 800902c:	4b04      	ldr	r3, [pc, #16]	; (8009040 <std+0x40>)
 800902e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009030:	4b04      	ldr	r3, [pc, #16]	; (8009044 <std+0x44>)
 8009032:	6323      	str	r3, [r4, #48]	; 0x30
 8009034:	bd10      	pop	{r4, pc}
 8009036:	bf00      	nop
 8009038:	08009881 	.word	0x08009881
 800903c:	080098a3 	.word	0x080098a3
 8009040:	080098db 	.word	0x080098db
 8009044:	080098ff 	.word	0x080098ff

08009048 <_cleanup_r>:
 8009048:	4901      	ldr	r1, [pc, #4]	; (8009050 <_cleanup_r+0x8>)
 800904a:	f000 b8af 	b.w	80091ac <_fwalk_reent>
 800904e:	bf00      	nop
 8009050:	08008f89 	.word	0x08008f89

08009054 <__sfmoreglue>:
 8009054:	2268      	movs	r2, #104	; 0x68
 8009056:	b570      	push	{r4, r5, r6, lr}
 8009058:	1e4d      	subs	r5, r1, #1
 800905a:	4355      	muls	r5, r2
 800905c:	460e      	mov	r6, r1
 800905e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009062:	f000 f9bb 	bl	80093dc <_malloc_r>
 8009066:	4604      	mov	r4, r0
 8009068:	b140      	cbz	r0, 800907c <__sfmoreglue+0x28>
 800906a:	2100      	movs	r1, #0
 800906c:	e9c0 1600 	strd	r1, r6, [r0]
 8009070:	300c      	adds	r0, #12
 8009072:	60a0      	str	r0, [r4, #8]
 8009074:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009078:	f7ff fb26 	bl	80086c8 <memset>
 800907c:	4620      	mov	r0, r4
 800907e:	bd70      	pop	{r4, r5, r6, pc}

08009080 <__sfp_lock_acquire>:
 8009080:	4801      	ldr	r0, [pc, #4]	; (8009088 <__sfp_lock_acquire+0x8>)
 8009082:	f000 b8b3 	b.w	80091ec <__retarget_lock_acquire_recursive>
 8009086:	bf00      	nop
 8009088:	20000541 	.word	0x20000541

0800908c <__sfp_lock_release>:
 800908c:	4801      	ldr	r0, [pc, #4]	; (8009094 <__sfp_lock_release+0x8>)
 800908e:	f000 b8ae 	b.w	80091ee <__retarget_lock_release_recursive>
 8009092:	bf00      	nop
 8009094:	20000541 	.word	0x20000541

08009098 <__sinit_lock_acquire>:
 8009098:	4801      	ldr	r0, [pc, #4]	; (80090a0 <__sinit_lock_acquire+0x8>)
 800909a:	f000 b8a7 	b.w	80091ec <__retarget_lock_acquire_recursive>
 800909e:	bf00      	nop
 80090a0:	20000542 	.word	0x20000542

080090a4 <__sinit_lock_release>:
 80090a4:	4801      	ldr	r0, [pc, #4]	; (80090ac <__sinit_lock_release+0x8>)
 80090a6:	f000 b8a2 	b.w	80091ee <__retarget_lock_release_recursive>
 80090aa:	bf00      	nop
 80090ac:	20000542 	.word	0x20000542

080090b0 <__sinit>:
 80090b0:	b510      	push	{r4, lr}
 80090b2:	4604      	mov	r4, r0
 80090b4:	f7ff fff0 	bl	8009098 <__sinit_lock_acquire>
 80090b8:	69a3      	ldr	r3, [r4, #24]
 80090ba:	b11b      	cbz	r3, 80090c4 <__sinit+0x14>
 80090bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090c0:	f7ff bff0 	b.w	80090a4 <__sinit_lock_release>
 80090c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80090c8:	6523      	str	r3, [r4, #80]	; 0x50
 80090ca:	4b13      	ldr	r3, [pc, #76]	; (8009118 <__sinit+0x68>)
 80090cc:	4a13      	ldr	r2, [pc, #76]	; (800911c <__sinit+0x6c>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80090d2:	42a3      	cmp	r3, r4
 80090d4:	bf08      	it	eq
 80090d6:	2301      	moveq	r3, #1
 80090d8:	4620      	mov	r0, r4
 80090da:	bf08      	it	eq
 80090dc:	61a3      	streq	r3, [r4, #24]
 80090de:	f000 f81f 	bl	8009120 <__sfp>
 80090e2:	6060      	str	r0, [r4, #4]
 80090e4:	4620      	mov	r0, r4
 80090e6:	f000 f81b 	bl	8009120 <__sfp>
 80090ea:	60a0      	str	r0, [r4, #8]
 80090ec:	4620      	mov	r0, r4
 80090ee:	f000 f817 	bl	8009120 <__sfp>
 80090f2:	2200      	movs	r2, #0
 80090f4:	2104      	movs	r1, #4
 80090f6:	60e0      	str	r0, [r4, #12]
 80090f8:	6860      	ldr	r0, [r4, #4]
 80090fa:	f7ff ff81 	bl	8009000 <std>
 80090fe:	2201      	movs	r2, #1
 8009100:	2109      	movs	r1, #9
 8009102:	68a0      	ldr	r0, [r4, #8]
 8009104:	f7ff ff7c 	bl	8009000 <std>
 8009108:	2202      	movs	r2, #2
 800910a:	2112      	movs	r1, #18
 800910c:	68e0      	ldr	r0, [r4, #12]
 800910e:	f7ff ff77 	bl	8009000 <std>
 8009112:	2301      	movs	r3, #1
 8009114:	61a3      	str	r3, [r4, #24]
 8009116:	e7d1      	b.n	80090bc <__sinit+0xc>
 8009118:	08009fd4 	.word	0x08009fd4
 800911c:	08009049 	.word	0x08009049

08009120 <__sfp>:
 8009120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009122:	4607      	mov	r7, r0
 8009124:	f7ff ffac 	bl	8009080 <__sfp_lock_acquire>
 8009128:	4b1e      	ldr	r3, [pc, #120]	; (80091a4 <__sfp+0x84>)
 800912a:	681e      	ldr	r6, [r3, #0]
 800912c:	69b3      	ldr	r3, [r6, #24]
 800912e:	b913      	cbnz	r3, 8009136 <__sfp+0x16>
 8009130:	4630      	mov	r0, r6
 8009132:	f7ff ffbd 	bl	80090b0 <__sinit>
 8009136:	3648      	adds	r6, #72	; 0x48
 8009138:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800913c:	3b01      	subs	r3, #1
 800913e:	d503      	bpl.n	8009148 <__sfp+0x28>
 8009140:	6833      	ldr	r3, [r6, #0]
 8009142:	b30b      	cbz	r3, 8009188 <__sfp+0x68>
 8009144:	6836      	ldr	r6, [r6, #0]
 8009146:	e7f7      	b.n	8009138 <__sfp+0x18>
 8009148:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800914c:	b9d5      	cbnz	r5, 8009184 <__sfp+0x64>
 800914e:	4b16      	ldr	r3, [pc, #88]	; (80091a8 <__sfp+0x88>)
 8009150:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009154:	60e3      	str	r3, [r4, #12]
 8009156:	6665      	str	r5, [r4, #100]	; 0x64
 8009158:	f000 f847 	bl	80091ea <__retarget_lock_init_recursive>
 800915c:	f7ff ff96 	bl	800908c <__sfp_lock_release>
 8009160:	2208      	movs	r2, #8
 8009162:	4629      	mov	r1, r5
 8009164:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009168:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800916c:	6025      	str	r5, [r4, #0]
 800916e:	61a5      	str	r5, [r4, #24]
 8009170:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009174:	f7ff faa8 	bl	80086c8 <memset>
 8009178:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800917c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009180:	4620      	mov	r0, r4
 8009182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009184:	3468      	adds	r4, #104	; 0x68
 8009186:	e7d9      	b.n	800913c <__sfp+0x1c>
 8009188:	2104      	movs	r1, #4
 800918a:	4638      	mov	r0, r7
 800918c:	f7ff ff62 	bl	8009054 <__sfmoreglue>
 8009190:	4604      	mov	r4, r0
 8009192:	6030      	str	r0, [r6, #0]
 8009194:	2800      	cmp	r0, #0
 8009196:	d1d5      	bne.n	8009144 <__sfp+0x24>
 8009198:	f7ff ff78 	bl	800908c <__sfp_lock_release>
 800919c:	230c      	movs	r3, #12
 800919e:	603b      	str	r3, [r7, #0]
 80091a0:	e7ee      	b.n	8009180 <__sfp+0x60>
 80091a2:	bf00      	nop
 80091a4:	08009fd4 	.word	0x08009fd4
 80091a8:	ffff0001 	.word	0xffff0001

080091ac <_fwalk_reent>:
 80091ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091b0:	4606      	mov	r6, r0
 80091b2:	4688      	mov	r8, r1
 80091b4:	2700      	movs	r7, #0
 80091b6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091be:	f1b9 0901 	subs.w	r9, r9, #1
 80091c2:	d505      	bpl.n	80091d0 <_fwalk_reent+0x24>
 80091c4:	6824      	ldr	r4, [r4, #0]
 80091c6:	2c00      	cmp	r4, #0
 80091c8:	d1f7      	bne.n	80091ba <_fwalk_reent+0xe>
 80091ca:	4638      	mov	r0, r7
 80091cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091d0:	89ab      	ldrh	r3, [r5, #12]
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d907      	bls.n	80091e6 <_fwalk_reent+0x3a>
 80091d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091da:	3301      	adds	r3, #1
 80091dc:	d003      	beq.n	80091e6 <_fwalk_reent+0x3a>
 80091de:	4629      	mov	r1, r5
 80091e0:	4630      	mov	r0, r6
 80091e2:	47c0      	blx	r8
 80091e4:	4307      	orrs	r7, r0
 80091e6:	3568      	adds	r5, #104	; 0x68
 80091e8:	e7e9      	b.n	80091be <_fwalk_reent+0x12>

080091ea <__retarget_lock_init_recursive>:
 80091ea:	4770      	bx	lr

080091ec <__retarget_lock_acquire_recursive>:
 80091ec:	4770      	bx	lr

080091ee <__retarget_lock_release_recursive>:
 80091ee:	4770      	bx	lr

080091f0 <__swhatbuf_r>:
 80091f0:	b570      	push	{r4, r5, r6, lr}
 80091f2:	460e      	mov	r6, r1
 80091f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f8:	4614      	mov	r4, r2
 80091fa:	2900      	cmp	r1, #0
 80091fc:	461d      	mov	r5, r3
 80091fe:	b096      	sub	sp, #88	; 0x58
 8009200:	da08      	bge.n	8009214 <__swhatbuf_r+0x24>
 8009202:	2200      	movs	r2, #0
 8009204:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009208:	602a      	str	r2, [r5, #0]
 800920a:	061a      	lsls	r2, r3, #24
 800920c:	d410      	bmi.n	8009230 <__swhatbuf_r+0x40>
 800920e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009212:	e00e      	b.n	8009232 <__swhatbuf_r+0x42>
 8009214:	466a      	mov	r2, sp
 8009216:	f000 fb99 	bl	800994c <_fstat_r>
 800921a:	2800      	cmp	r0, #0
 800921c:	dbf1      	blt.n	8009202 <__swhatbuf_r+0x12>
 800921e:	9a01      	ldr	r2, [sp, #4]
 8009220:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009224:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009228:	425a      	negs	r2, r3
 800922a:	415a      	adcs	r2, r3
 800922c:	602a      	str	r2, [r5, #0]
 800922e:	e7ee      	b.n	800920e <__swhatbuf_r+0x1e>
 8009230:	2340      	movs	r3, #64	; 0x40
 8009232:	2000      	movs	r0, #0
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	b016      	add	sp, #88	; 0x58
 8009238:	bd70      	pop	{r4, r5, r6, pc}
	...

0800923c <__smakebuf_r>:
 800923c:	898b      	ldrh	r3, [r1, #12]
 800923e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009240:	079d      	lsls	r5, r3, #30
 8009242:	4606      	mov	r6, r0
 8009244:	460c      	mov	r4, r1
 8009246:	d507      	bpl.n	8009258 <__smakebuf_r+0x1c>
 8009248:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800924c:	6023      	str	r3, [r4, #0]
 800924e:	6123      	str	r3, [r4, #16]
 8009250:	2301      	movs	r3, #1
 8009252:	6163      	str	r3, [r4, #20]
 8009254:	b002      	add	sp, #8
 8009256:	bd70      	pop	{r4, r5, r6, pc}
 8009258:	466a      	mov	r2, sp
 800925a:	ab01      	add	r3, sp, #4
 800925c:	f7ff ffc8 	bl	80091f0 <__swhatbuf_r>
 8009260:	9900      	ldr	r1, [sp, #0]
 8009262:	4605      	mov	r5, r0
 8009264:	4630      	mov	r0, r6
 8009266:	f000 f8b9 	bl	80093dc <_malloc_r>
 800926a:	b948      	cbnz	r0, 8009280 <__smakebuf_r+0x44>
 800926c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009270:	059a      	lsls	r2, r3, #22
 8009272:	d4ef      	bmi.n	8009254 <__smakebuf_r+0x18>
 8009274:	f023 0303 	bic.w	r3, r3, #3
 8009278:	f043 0302 	orr.w	r3, r3, #2
 800927c:	81a3      	strh	r3, [r4, #12]
 800927e:	e7e3      	b.n	8009248 <__smakebuf_r+0xc>
 8009280:	4b0d      	ldr	r3, [pc, #52]	; (80092b8 <__smakebuf_r+0x7c>)
 8009282:	62b3      	str	r3, [r6, #40]	; 0x28
 8009284:	89a3      	ldrh	r3, [r4, #12]
 8009286:	6020      	str	r0, [r4, #0]
 8009288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800928c:	81a3      	strh	r3, [r4, #12]
 800928e:	9b00      	ldr	r3, [sp, #0]
 8009290:	6120      	str	r0, [r4, #16]
 8009292:	6163      	str	r3, [r4, #20]
 8009294:	9b01      	ldr	r3, [sp, #4]
 8009296:	b15b      	cbz	r3, 80092b0 <__smakebuf_r+0x74>
 8009298:	4630      	mov	r0, r6
 800929a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800929e:	f000 fb67 	bl	8009970 <_isatty_r>
 80092a2:	b128      	cbz	r0, 80092b0 <__smakebuf_r+0x74>
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	f023 0303 	bic.w	r3, r3, #3
 80092aa:	f043 0301 	orr.w	r3, r3, #1
 80092ae:	81a3      	strh	r3, [r4, #12]
 80092b0:	89a0      	ldrh	r0, [r4, #12]
 80092b2:	4305      	orrs	r5, r0
 80092b4:	81a5      	strh	r5, [r4, #12]
 80092b6:	e7cd      	b.n	8009254 <__smakebuf_r+0x18>
 80092b8:	08009049 	.word	0x08009049

080092bc <memchr>:
 80092bc:	4603      	mov	r3, r0
 80092be:	b510      	push	{r4, lr}
 80092c0:	b2c9      	uxtb	r1, r1
 80092c2:	4402      	add	r2, r0
 80092c4:	4293      	cmp	r3, r2
 80092c6:	4618      	mov	r0, r3
 80092c8:	d101      	bne.n	80092ce <memchr+0x12>
 80092ca:	2000      	movs	r0, #0
 80092cc:	e003      	b.n	80092d6 <memchr+0x1a>
 80092ce:	7804      	ldrb	r4, [r0, #0]
 80092d0:	3301      	adds	r3, #1
 80092d2:	428c      	cmp	r4, r1
 80092d4:	d1f6      	bne.n	80092c4 <memchr+0x8>
 80092d6:	bd10      	pop	{r4, pc}

080092d8 <memmove>:
 80092d8:	4288      	cmp	r0, r1
 80092da:	b510      	push	{r4, lr}
 80092dc:	eb01 0402 	add.w	r4, r1, r2
 80092e0:	d902      	bls.n	80092e8 <memmove+0x10>
 80092e2:	4284      	cmp	r4, r0
 80092e4:	4623      	mov	r3, r4
 80092e6:	d807      	bhi.n	80092f8 <memmove+0x20>
 80092e8:	1e43      	subs	r3, r0, #1
 80092ea:	42a1      	cmp	r1, r4
 80092ec:	d008      	beq.n	8009300 <memmove+0x28>
 80092ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092f6:	e7f8      	b.n	80092ea <memmove+0x12>
 80092f8:	4601      	mov	r1, r0
 80092fa:	4402      	add	r2, r0
 80092fc:	428a      	cmp	r2, r1
 80092fe:	d100      	bne.n	8009302 <memmove+0x2a>
 8009300:	bd10      	pop	{r4, pc}
 8009302:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009306:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800930a:	e7f7      	b.n	80092fc <memmove+0x24>

0800930c <_free_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	4605      	mov	r5, r0
 8009310:	2900      	cmp	r1, #0
 8009312:	d040      	beq.n	8009396 <_free_r+0x8a>
 8009314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009318:	1f0c      	subs	r4, r1, #4
 800931a:	2b00      	cmp	r3, #0
 800931c:	bfb8      	it	lt
 800931e:	18e4      	addlt	r4, r4, r3
 8009320:	f000 fb48 	bl	80099b4 <__malloc_lock>
 8009324:	4a1c      	ldr	r2, [pc, #112]	; (8009398 <_free_r+0x8c>)
 8009326:	6813      	ldr	r3, [r2, #0]
 8009328:	b933      	cbnz	r3, 8009338 <_free_r+0x2c>
 800932a:	6063      	str	r3, [r4, #4]
 800932c:	6014      	str	r4, [r2, #0]
 800932e:	4628      	mov	r0, r5
 8009330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009334:	f000 bb44 	b.w	80099c0 <__malloc_unlock>
 8009338:	42a3      	cmp	r3, r4
 800933a:	d908      	bls.n	800934e <_free_r+0x42>
 800933c:	6820      	ldr	r0, [r4, #0]
 800933e:	1821      	adds	r1, r4, r0
 8009340:	428b      	cmp	r3, r1
 8009342:	bf01      	itttt	eq
 8009344:	6819      	ldreq	r1, [r3, #0]
 8009346:	685b      	ldreq	r3, [r3, #4]
 8009348:	1809      	addeq	r1, r1, r0
 800934a:	6021      	streq	r1, [r4, #0]
 800934c:	e7ed      	b.n	800932a <_free_r+0x1e>
 800934e:	461a      	mov	r2, r3
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	b10b      	cbz	r3, 8009358 <_free_r+0x4c>
 8009354:	42a3      	cmp	r3, r4
 8009356:	d9fa      	bls.n	800934e <_free_r+0x42>
 8009358:	6811      	ldr	r1, [r2, #0]
 800935a:	1850      	adds	r0, r2, r1
 800935c:	42a0      	cmp	r0, r4
 800935e:	d10b      	bne.n	8009378 <_free_r+0x6c>
 8009360:	6820      	ldr	r0, [r4, #0]
 8009362:	4401      	add	r1, r0
 8009364:	1850      	adds	r0, r2, r1
 8009366:	4283      	cmp	r3, r0
 8009368:	6011      	str	r1, [r2, #0]
 800936a:	d1e0      	bne.n	800932e <_free_r+0x22>
 800936c:	6818      	ldr	r0, [r3, #0]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	4401      	add	r1, r0
 8009372:	6011      	str	r1, [r2, #0]
 8009374:	6053      	str	r3, [r2, #4]
 8009376:	e7da      	b.n	800932e <_free_r+0x22>
 8009378:	d902      	bls.n	8009380 <_free_r+0x74>
 800937a:	230c      	movs	r3, #12
 800937c:	602b      	str	r3, [r5, #0]
 800937e:	e7d6      	b.n	800932e <_free_r+0x22>
 8009380:	6820      	ldr	r0, [r4, #0]
 8009382:	1821      	adds	r1, r4, r0
 8009384:	428b      	cmp	r3, r1
 8009386:	bf01      	itttt	eq
 8009388:	6819      	ldreq	r1, [r3, #0]
 800938a:	685b      	ldreq	r3, [r3, #4]
 800938c:	1809      	addeq	r1, r1, r0
 800938e:	6021      	streq	r1, [r4, #0]
 8009390:	6063      	str	r3, [r4, #4]
 8009392:	6054      	str	r4, [r2, #4]
 8009394:	e7cb      	b.n	800932e <_free_r+0x22>
 8009396:	bd38      	pop	{r3, r4, r5, pc}
 8009398:	20000544 	.word	0x20000544

0800939c <sbrk_aligned>:
 800939c:	b570      	push	{r4, r5, r6, lr}
 800939e:	4e0e      	ldr	r6, [pc, #56]	; (80093d8 <sbrk_aligned+0x3c>)
 80093a0:	460c      	mov	r4, r1
 80093a2:	6831      	ldr	r1, [r6, #0]
 80093a4:	4605      	mov	r5, r0
 80093a6:	b911      	cbnz	r1, 80093ae <sbrk_aligned+0x12>
 80093a8:	f000 fa16 	bl	80097d8 <_sbrk_r>
 80093ac:	6030      	str	r0, [r6, #0]
 80093ae:	4621      	mov	r1, r4
 80093b0:	4628      	mov	r0, r5
 80093b2:	f000 fa11 	bl	80097d8 <_sbrk_r>
 80093b6:	1c43      	adds	r3, r0, #1
 80093b8:	d00a      	beq.n	80093d0 <sbrk_aligned+0x34>
 80093ba:	1cc4      	adds	r4, r0, #3
 80093bc:	f024 0403 	bic.w	r4, r4, #3
 80093c0:	42a0      	cmp	r0, r4
 80093c2:	d007      	beq.n	80093d4 <sbrk_aligned+0x38>
 80093c4:	1a21      	subs	r1, r4, r0
 80093c6:	4628      	mov	r0, r5
 80093c8:	f000 fa06 	bl	80097d8 <_sbrk_r>
 80093cc:	3001      	adds	r0, #1
 80093ce:	d101      	bne.n	80093d4 <sbrk_aligned+0x38>
 80093d0:	f04f 34ff 	mov.w	r4, #4294967295
 80093d4:	4620      	mov	r0, r4
 80093d6:	bd70      	pop	{r4, r5, r6, pc}
 80093d8:	20000548 	.word	0x20000548

080093dc <_malloc_r>:
 80093dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093e0:	1ccd      	adds	r5, r1, #3
 80093e2:	f025 0503 	bic.w	r5, r5, #3
 80093e6:	3508      	adds	r5, #8
 80093e8:	2d0c      	cmp	r5, #12
 80093ea:	bf38      	it	cc
 80093ec:	250c      	movcc	r5, #12
 80093ee:	2d00      	cmp	r5, #0
 80093f0:	4607      	mov	r7, r0
 80093f2:	db01      	blt.n	80093f8 <_malloc_r+0x1c>
 80093f4:	42a9      	cmp	r1, r5
 80093f6:	d905      	bls.n	8009404 <_malloc_r+0x28>
 80093f8:	230c      	movs	r3, #12
 80093fa:	2600      	movs	r6, #0
 80093fc:	603b      	str	r3, [r7, #0]
 80093fe:	4630      	mov	r0, r6
 8009400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009404:	4e2e      	ldr	r6, [pc, #184]	; (80094c0 <_malloc_r+0xe4>)
 8009406:	f000 fad5 	bl	80099b4 <__malloc_lock>
 800940a:	6833      	ldr	r3, [r6, #0]
 800940c:	461c      	mov	r4, r3
 800940e:	bb34      	cbnz	r4, 800945e <_malloc_r+0x82>
 8009410:	4629      	mov	r1, r5
 8009412:	4638      	mov	r0, r7
 8009414:	f7ff ffc2 	bl	800939c <sbrk_aligned>
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	4604      	mov	r4, r0
 800941c:	d14d      	bne.n	80094ba <_malloc_r+0xde>
 800941e:	6834      	ldr	r4, [r6, #0]
 8009420:	4626      	mov	r6, r4
 8009422:	2e00      	cmp	r6, #0
 8009424:	d140      	bne.n	80094a8 <_malloc_r+0xcc>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	4631      	mov	r1, r6
 800942a:	4638      	mov	r0, r7
 800942c:	eb04 0803 	add.w	r8, r4, r3
 8009430:	f000 f9d2 	bl	80097d8 <_sbrk_r>
 8009434:	4580      	cmp	r8, r0
 8009436:	d13a      	bne.n	80094ae <_malloc_r+0xd2>
 8009438:	6821      	ldr	r1, [r4, #0]
 800943a:	3503      	adds	r5, #3
 800943c:	1a6d      	subs	r5, r5, r1
 800943e:	f025 0503 	bic.w	r5, r5, #3
 8009442:	3508      	adds	r5, #8
 8009444:	2d0c      	cmp	r5, #12
 8009446:	bf38      	it	cc
 8009448:	250c      	movcc	r5, #12
 800944a:	4638      	mov	r0, r7
 800944c:	4629      	mov	r1, r5
 800944e:	f7ff ffa5 	bl	800939c <sbrk_aligned>
 8009452:	3001      	adds	r0, #1
 8009454:	d02b      	beq.n	80094ae <_malloc_r+0xd2>
 8009456:	6823      	ldr	r3, [r4, #0]
 8009458:	442b      	add	r3, r5
 800945a:	6023      	str	r3, [r4, #0]
 800945c:	e00e      	b.n	800947c <_malloc_r+0xa0>
 800945e:	6822      	ldr	r2, [r4, #0]
 8009460:	1b52      	subs	r2, r2, r5
 8009462:	d41e      	bmi.n	80094a2 <_malloc_r+0xc6>
 8009464:	2a0b      	cmp	r2, #11
 8009466:	d916      	bls.n	8009496 <_malloc_r+0xba>
 8009468:	1961      	adds	r1, r4, r5
 800946a:	42a3      	cmp	r3, r4
 800946c:	6025      	str	r5, [r4, #0]
 800946e:	bf18      	it	ne
 8009470:	6059      	strne	r1, [r3, #4]
 8009472:	6863      	ldr	r3, [r4, #4]
 8009474:	bf08      	it	eq
 8009476:	6031      	streq	r1, [r6, #0]
 8009478:	5162      	str	r2, [r4, r5]
 800947a:	604b      	str	r3, [r1, #4]
 800947c:	4638      	mov	r0, r7
 800947e:	f104 060b 	add.w	r6, r4, #11
 8009482:	f000 fa9d 	bl	80099c0 <__malloc_unlock>
 8009486:	f026 0607 	bic.w	r6, r6, #7
 800948a:	1d23      	adds	r3, r4, #4
 800948c:	1af2      	subs	r2, r6, r3
 800948e:	d0b6      	beq.n	80093fe <_malloc_r+0x22>
 8009490:	1b9b      	subs	r3, r3, r6
 8009492:	50a3      	str	r3, [r4, r2]
 8009494:	e7b3      	b.n	80093fe <_malloc_r+0x22>
 8009496:	6862      	ldr	r2, [r4, #4]
 8009498:	42a3      	cmp	r3, r4
 800949a:	bf0c      	ite	eq
 800949c:	6032      	streq	r2, [r6, #0]
 800949e:	605a      	strne	r2, [r3, #4]
 80094a0:	e7ec      	b.n	800947c <_malloc_r+0xa0>
 80094a2:	4623      	mov	r3, r4
 80094a4:	6864      	ldr	r4, [r4, #4]
 80094a6:	e7b2      	b.n	800940e <_malloc_r+0x32>
 80094a8:	4634      	mov	r4, r6
 80094aa:	6876      	ldr	r6, [r6, #4]
 80094ac:	e7b9      	b.n	8009422 <_malloc_r+0x46>
 80094ae:	230c      	movs	r3, #12
 80094b0:	4638      	mov	r0, r7
 80094b2:	603b      	str	r3, [r7, #0]
 80094b4:	f000 fa84 	bl	80099c0 <__malloc_unlock>
 80094b8:	e7a1      	b.n	80093fe <_malloc_r+0x22>
 80094ba:	6025      	str	r5, [r4, #0]
 80094bc:	e7de      	b.n	800947c <_malloc_r+0xa0>
 80094be:	bf00      	nop
 80094c0:	20000544 	.word	0x20000544

080094c4 <_realloc_r>:
 80094c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094c8:	4680      	mov	r8, r0
 80094ca:	4614      	mov	r4, r2
 80094cc:	460e      	mov	r6, r1
 80094ce:	b921      	cbnz	r1, 80094da <_realloc_r+0x16>
 80094d0:	4611      	mov	r1, r2
 80094d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094d6:	f7ff bf81 	b.w	80093dc <_malloc_r>
 80094da:	b92a      	cbnz	r2, 80094e8 <_realloc_r+0x24>
 80094dc:	f7ff ff16 	bl	800930c <_free_r>
 80094e0:	4625      	mov	r5, r4
 80094e2:	4628      	mov	r0, r5
 80094e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e8:	f000 fa70 	bl	80099cc <_malloc_usable_size_r>
 80094ec:	4284      	cmp	r4, r0
 80094ee:	4607      	mov	r7, r0
 80094f0:	d802      	bhi.n	80094f8 <_realloc_r+0x34>
 80094f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094f6:	d812      	bhi.n	800951e <_realloc_r+0x5a>
 80094f8:	4621      	mov	r1, r4
 80094fa:	4640      	mov	r0, r8
 80094fc:	f7ff ff6e 	bl	80093dc <_malloc_r>
 8009500:	4605      	mov	r5, r0
 8009502:	2800      	cmp	r0, #0
 8009504:	d0ed      	beq.n	80094e2 <_realloc_r+0x1e>
 8009506:	42bc      	cmp	r4, r7
 8009508:	4622      	mov	r2, r4
 800950a:	4631      	mov	r1, r6
 800950c:	bf28      	it	cs
 800950e:	463a      	movcs	r2, r7
 8009510:	f7ff f8cc 	bl	80086ac <memcpy>
 8009514:	4631      	mov	r1, r6
 8009516:	4640      	mov	r0, r8
 8009518:	f7ff fef8 	bl	800930c <_free_r>
 800951c:	e7e1      	b.n	80094e2 <_realloc_r+0x1e>
 800951e:	4635      	mov	r5, r6
 8009520:	e7df      	b.n	80094e2 <_realloc_r+0x1e>

08009522 <__ssputs_r>:
 8009522:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009526:	688e      	ldr	r6, [r1, #8]
 8009528:	4682      	mov	sl, r0
 800952a:	429e      	cmp	r6, r3
 800952c:	460c      	mov	r4, r1
 800952e:	4690      	mov	r8, r2
 8009530:	461f      	mov	r7, r3
 8009532:	d838      	bhi.n	80095a6 <__ssputs_r+0x84>
 8009534:	898a      	ldrh	r2, [r1, #12]
 8009536:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800953a:	d032      	beq.n	80095a2 <__ssputs_r+0x80>
 800953c:	6825      	ldr	r5, [r4, #0]
 800953e:	6909      	ldr	r1, [r1, #16]
 8009540:	3301      	adds	r3, #1
 8009542:	eba5 0901 	sub.w	r9, r5, r1
 8009546:	6965      	ldr	r5, [r4, #20]
 8009548:	444b      	add	r3, r9
 800954a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800954e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009552:	106d      	asrs	r5, r5, #1
 8009554:	429d      	cmp	r5, r3
 8009556:	bf38      	it	cc
 8009558:	461d      	movcc	r5, r3
 800955a:	0553      	lsls	r3, r2, #21
 800955c:	d531      	bpl.n	80095c2 <__ssputs_r+0xa0>
 800955e:	4629      	mov	r1, r5
 8009560:	f7ff ff3c 	bl	80093dc <_malloc_r>
 8009564:	4606      	mov	r6, r0
 8009566:	b950      	cbnz	r0, 800957e <__ssputs_r+0x5c>
 8009568:	230c      	movs	r3, #12
 800956a:	f04f 30ff 	mov.w	r0, #4294967295
 800956e:	f8ca 3000 	str.w	r3, [sl]
 8009572:	89a3      	ldrh	r3, [r4, #12]
 8009574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009578:	81a3      	strh	r3, [r4, #12]
 800957a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800957e:	464a      	mov	r2, r9
 8009580:	6921      	ldr	r1, [r4, #16]
 8009582:	f7ff f893 	bl	80086ac <memcpy>
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800958c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009590:	81a3      	strh	r3, [r4, #12]
 8009592:	6126      	str	r6, [r4, #16]
 8009594:	444e      	add	r6, r9
 8009596:	6026      	str	r6, [r4, #0]
 8009598:	463e      	mov	r6, r7
 800959a:	6165      	str	r5, [r4, #20]
 800959c:	eba5 0509 	sub.w	r5, r5, r9
 80095a0:	60a5      	str	r5, [r4, #8]
 80095a2:	42be      	cmp	r6, r7
 80095a4:	d900      	bls.n	80095a8 <__ssputs_r+0x86>
 80095a6:	463e      	mov	r6, r7
 80095a8:	4632      	mov	r2, r6
 80095aa:	4641      	mov	r1, r8
 80095ac:	6820      	ldr	r0, [r4, #0]
 80095ae:	f7ff fe93 	bl	80092d8 <memmove>
 80095b2:	68a3      	ldr	r3, [r4, #8]
 80095b4:	2000      	movs	r0, #0
 80095b6:	1b9b      	subs	r3, r3, r6
 80095b8:	60a3      	str	r3, [r4, #8]
 80095ba:	6823      	ldr	r3, [r4, #0]
 80095bc:	4433      	add	r3, r6
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	e7db      	b.n	800957a <__ssputs_r+0x58>
 80095c2:	462a      	mov	r2, r5
 80095c4:	f7ff ff7e 	bl	80094c4 <_realloc_r>
 80095c8:	4606      	mov	r6, r0
 80095ca:	2800      	cmp	r0, #0
 80095cc:	d1e1      	bne.n	8009592 <__ssputs_r+0x70>
 80095ce:	4650      	mov	r0, sl
 80095d0:	6921      	ldr	r1, [r4, #16]
 80095d2:	f7ff fe9b 	bl	800930c <_free_r>
 80095d6:	e7c7      	b.n	8009568 <__ssputs_r+0x46>

080095d8 <_svfiprintf_r>:
 80095d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095dc:	4698      	mov	r8, r3
 80095de:	898b      	ldrh	r3, [r1, #12]
 80095e0:	4607      	mov	r7, r0
 80095e2:	061b      	lsls	r3, r3, #24
 80095e4:	460d      	mov	r5, r1
 80095e6:	4614      	mov	r4, r2
 80095e8:	b09d      	sub	sp, #116	; 0x74
 80095ea:	d50e      	bpl.n	800960a <_svfiprintf_r+0x32>
 80095ec:	690b      	ldr	r3, [r1, #16]
 80095ee:	b963      	cbnz	r3, 800960a <_svfiprintf_r+0x32>
 80095f0:	2140      	movs	r1, #64	; 0x40
 80095f2:	f7ff fef3 	bl	80093dc <_malloc_r>
 80095f6:	6028      	str	r0, [r5, #0]
 80095f8:	6128      	str	r0, [r5, #16]
 80095fa:	b920      	cbnz	r0, 8009606 <_svfiprintf_r+0x2e>
 80095fc:	230c      	movs	r3, #12
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	e0d1      	b.n	80097aa <_svfiprintf_r+0x1d2>
 8009606:	2340      	movs	r3, #64	; 0x40
 8009608:	616b      	str	r3, [r5, #20]
 800960a:	2300      	movs	r3, #0
 800960c:	9309      	str	r3, [sp, #36]	; 0x24
 800960e:	2320      	movs	r3, #32
 8009610:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009614:	2330      	movs	r3, #48	; 0x30
 8009616:	f04f 0901 	mov.w	r9, #1
 800961a:	f8cd 800c 	str.w	r8, [sp, #12]
 800961e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80097c4 <_svfiprintf_r+0x1ec>
 8009622:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009626:	4623      	mov	r3, r4
 8009628:	469a      	mov	sl, r3
 800962a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800962e:	b10a      	cbz	r2, 8009634 <_svfiprintf_r+0x5c>
 8009630:	2a25      	cmp	r2, #37	; 0x25
 8009632:	d1f9      	bne.n	8009628 <_svfiprintf_r+0x50>
 8009634:	ebba 0b04 	subs.w	fp, sl, r4
 8009638:	d00b      	beq.n	8009652 <_svfiprintf_r+0x7a>
 800963a:	465b      	mov	r3, fp
 800963c:	4622      	mov	r2, r4
 800963e:	4629      	mov	r1, r5
 8009640:	4638      	mov	r0, r7
 8009642:	f7ff ff6e 	bl	8009522 <__ssputs_r>
 8009646:	3001      	adds	r0, #1
 8009648:	f000 80aa 	beq.w	80097a0 <_svfiprintf_r+0x1c8>
 800964c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800964e:	445a      	add	r2, fp
 8009650:	9209      	str	r2, [sp, #36]	; 0x24
 8009652:	f89a 3000 	ldrb.w	r3, [sl]
 8009656:	2b00      	cmp	r3, #0
 8009658:	f000 80a2 	beq.w	80097a0 <_svfiprintf_r+0x1c8>
 800965c:	2300      	movs	r3, #0
 800965e:	f04f 32ff 	mov.w	r2, #4294967295
 8009662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009666:	f10a 0a01 	add.w	sl, sl, #1
 800966a:	9304      	str	r3, [sp, #16]
 800966c:	9307      	str	r3, [sp, #28]
 800966e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009672:	931a      	str	r3, [sp, #104]	; 0x68
 8009674:	4654      	mov	r4, sl
 8009676:	2205      	movs	r2, #5
 8009678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800967c:	4851      	ldr	r0, [pc, #324]	; (80097c4 <_svfiprintf_r+0x1ec>)
 800967e:	f7ff fe1d 	bl	80092bc <memchr>
 8009682:	9a04      	ldr	r2, [sp, #16]
 8009684:	b9d8      	cbnz	r0, 80096be <_svfiprintf_r+0xe6>
 8009686:	06d0      	lsls	r0, r2, #27
 8009688:	bf44      	itt	mi
 800968a:	2320      	movmi	r3, #32
 800968c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009690:	0711      	lsls	r1, r2, #28
 8009692:	bf44      	itt	mi
 8009694:	232b      	movmi	r3, #43	; 0x2b
 8009696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800969a:	f89a 3000 	ldrb.w	r3, [sl]
 800969e:	2b2a      	cmp	r3, #42	; 0x2a
 80096a0:	d015      	beq.n	80096ce <_svfiprintf_r+0xf6>
 80096a2:	4654      	mov	r4, sl
 80096a4:	2000      	movs	r0, #0
 80096a6:	f04f 0c0a 	mov.w	ip, #10
 80096aa:	9a07      	ldr	r2, [sp, #28]
 80096ac:	4621      	mov	r1, r4
 80096ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b2:	3b30      	subs	r3, #48	; 0x30
 80096b4:	2b09      	cmp	r3, #9
 80096b6:	d94e      	bls.n	8009756 <_svfiprintf_r+0x17e>
 80096b8:	b1b0      	cbz	r0, 80096e8 <_svfiprintf_r+0x110>
 80096ba:	9207      	str	r2, [sp, #28]
 80096bc:	e014      	b.n	80096e8 <_svfiprintf_r+0x110>
 80096be:	eba0 0308 	sub.w	r3, r0, r8
 80096c2:	fa09 f303 	lsl.w	r3, r9, r3
 80096c6:	4313      	orrs	r3, r2
 80096c8:	46a2      	mov	sl, r4
 80096ca:	9304      	str	r3, [sp, #16]
 80096cc:	e7d2      	b.n	8009674 <_svfiprintf_r+0x9c>
 80096ce:	9b03      	ldr	r3, [sp, #12]
 80096d0:	1d19      	adds	r1, r3, #4
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	9103      	str	r1, [sp, #12]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	bfbb      	ittet	lt
 80096da:	425b      	neglt	r3, r3
 80096dc:	f042 0202 	orrlt.w	r2, r2, #2
 80096e0:	9307      	strge	r3, [sp, #28]
 80096e2:	9307      	strlt	r3, [sp, #28]
 80096e4:	bfb8      	it	lt
 80096e6:	9204      	strlt	r2, [sp, #16]
 80096e8:	7823      	ldrb	r3, [r4, #0]
 80096ea:	2b2e      	cmp	r3, #46	; 0x2e
 80096ec:	d10c      	bne.n	8009708 <_svfiprintf_r+0x130>
 80096ee:	7863      	ldrb	r3, [r4, #1]
 80096f0:	2b2a      	cmp	r3, #42	; 0x2a
 80096f2:	d135      	bne.n	8009760 <_svfiprintf_r+0x188>
 80096f4:	9b03      	ldr	r3, [sp, #12]
 80096f6:	3402      	adds	r4, #2
 80096f8:	1d1a      	adds	r2, r3, #4
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	9203      	str	r2, [sp, #12]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	bfb8      	it	lt
 8009702:	f04f 33ff 	movlt.w	r3, #4294967295
 8009706:	9305      	str	r3, [sp, #20]
 8009708:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80097c8 <_svfiprintf_r+0x1f0>
 800970c:	2203      	movs	r2, #3
 800970e:	4650      	mov	r0, sl
 8009710:	7821      	ldrb	r1, [r4, #0]
 8009712:	f7ff fdd3 	bl	80092bc <memchr>
 8009716:	b140      	cbz	r0, 800972a <_svfiprintf_r+0x152>
 8009718:	2340      	movs	r3, #64	; 0x40
 800971a:	eba0 000a 	sub.w	r0, r0, sl
 800971e:	fa03 f000 	lsl.w	r0, r3, r0
 8009722:	9b04      	ldr	r3, [sp, #16]
 8009724:	3401      	adds	r4, #1
 8009726:	4303      	orrs	r3, r0
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800972e:	2206      	movs	r2, #6
 8009730:	4826      	ldr	r0, [pc, #152]	; (80097cc <_svfiprintf_r+0x1f4>)
 8009732:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009736:	f7ff fdc1 	bl	80092bc <memchr>
 800973a:	2800      	cmp	r0, #0
 800973c:	d038      	beq.n	80097b0 <_svfiprintf_r+0x1d8>
 800973e:	4b24      	ldr	r3, [pc, #144]	; (80097d0 <_svfiprintf_r+0x1f8>)
 8009740:	bb1b      	cbnz	r3, 800978a <_svfiprintf_r+0x1b2>
 8009742:	9b03      	ldr	r3, [sp, #12]
 8009744:	3307      	adds	r3, #7
 8009746:	f023 0307 	bic.w	r3, r3, #7
 800974a:	3308      	adds	r3, #8
 800974c:	9303      	str	r3, [sp, #12]
 800974e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009750:	4433      	add	r3, r6
 8009752:	9309      	str	r3, [sp, #36]	; 0x24
 8009754:	e767      	b.n	8009626 <_svfiprintf_r+0x4e>
 8009756:	460c      	mov	r4, r1
 8009758:	2001      	movs	r0, #1
 800975a:	fb0c 3202 	mla	r2, ip, r2, r3
 800975e:	e7a5      	b.n	80096ac <_svfiprintf_r+0xd4>
 8009760:	2300      	movs	r3, #0
 8009762:	f04f 0c0a 	mov.w	ip, #10
 8009766:	4619      	mov	r1, r3
 8009768:	3401      	adds	r4, #1
 800976a:	9305      	str	r3, [sp, #20]
 800976c:	4620      	mov	r0, r4
 800976e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009772:	3a30      	subs	r2, #48	; 0x30
 8009774:	2a09      	cmp	r2, #9
 8009776:	d903      	bls.n	8009780 <_svfiprintf_r+0x1a8>
 8009778:	2b00      	cmp	r3, #0
 800977a:	d0c5      	beq.n	8009708 <_svfiprintf_r+0x130>
 800977c:	9105      	str	r1, [sp, #20]
 800977e:	e7c3      	b.n	8009708 <_svfiprintf_r+0x130>
 8009780:	4604      	mov	r4, r0
 8009782:	2301      	movs	r3, #1
 8009784:	fb0c 2101 	mla	r1, ip, r1, r2
 8009788:	e7f0      	b.n	800976c <_svfiprintf_r+0x194>
 800978a:	ab03      	add	r3, sp, #12
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	462a      	mov	r2, r5
 8009790:	4638      	mov	r0, r7
 8009792:	4b10      	ldr	r3, [pc, #64]	; (80097d4 <_svfiprintf_r+0x1fc>)
 8009794:	a904      	add	r1, sp, #16
 8009796:	f3af 8000 	nop.w
 800979a:	1c42      	adds	r2, r0, #1
 800979c:	4606      	mov	r6, r0
 800979e:	d1d6      	bne.n	800974e <_svfiprintf_r+0x176>
 80097a0:	89ab      	ldrh	r3, [r5, #12]
 80097a2:	065b      	lsls	r3, r3, #25
 80097a4:	f53f af2c 	bmi.w	8009600 <_svfiprintf_r+0x28>
 80097a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097aa:	b01d      	add	sp, #116	; 0x74
 80097ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b0:	ab03      	add	r3, sp, #12
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	462a      	mov	r2, r5
 80097b6:	4638      	mov	r0, r7
 80097b8:	4b06      	ldr	r3, [pc, #24]	; (80097d4 <_svfiprintf_r+0x1fc>)
 80097ba:	a904      	add	r1, sp, #16
 80097bc:	f7ff f954 	bl	8008a68 <_printf_i>
 80097c0:	e7eb      	b.n	800979a <_svfiprintf_r+0x1c2>
 80097c2:	bf00      	nop
 80097c4:	08009fd8 	.word	0x08009fd8
 80097c8:	08009fde 	.word	0x08009fde
 80097cc:	08009fe2 	.word	0x08009fe2
 80097d0:	00000000 	.word	0x00000000
 80097d4:	08009523 	.word	0x08009523

080097d8 <_sbrk_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	2300      	movs	r3, #0
 80097dc:	4d05      	ldr	r5, [pc, #20]	; (80097f4 <_sbrk_r+0x1c>)
 80097de:	4604      	mov	r4, r0
 80097e0:	4608      	mov	r0, r1
 80097e2:	602b      	str	r3, [r5, #0]
 80097e4:	f7fa f938 	bl	8003a58 <_sbrk>
 80097e8:	1c43      	adds	r3, r0, #1
 80097ea:	d102      	bne.n	80097f2 <_sbrk_r+0x1a>
 80097ec:	682b      	ldr	r3, [r5, #0]
 80097ee:	b103      	cbz	r3, 80097f2 <_sbrk_r+0x1a>
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	bd38      	pop	{r3, r4, r5, pc}
 80097f4:	2000054c 	.word	0x2000054c

080097f8 <_raise_r>:
 80097f8:	291f      	cmp	r1, #31
 80097fa:	b538      	push	{r3, r4, r5, lr}
 80097fc:	4604      	mov	r4, r0
 80097fe:	460d      	mov	r5, r1
 8009800:	d904      	bls.n	800980c <_raise_r+0x14>
 8009802:	2316      	movs	r3, #22
 8009804:	6003      	str	r3, [r0, #0]
 8009806:	f04f 30ff 	mov.w	r0, #4294967295
 800980a:	bd38      	pop	{r3, r4, r5, pc}
 800980c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800980e:	b112      	cbz	r2, 8009816 <_raise_r+0x1e>
 8009810:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009814:	b94b      	cbnz	r3, 800982a <_raise_r+0x32>
 8009816:	4620      	mov	r0, r4
 8009818:	f000 f830 	bl	800987c <_getpid_r>
 800981c:	462a      	mov	r2, r5
 800981e:	4601      	mov	r1, r0
 8009820:	4620      	mov	r0, r4
 8009822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009826:	f000 b817 	b.w	8009858 <_kill_r>
 800982a:	2b01      	cmp	r3, #1
 800982c:	d00a      	beq.n	8009844 <_raise_r+0x4c>
 800982e:	1c59      	adds	r1, r3, #1
 8009830:	d103      	bne.n	800983a <_raise_r+0x42>
 8009832:	2316      	movs	r3, #22
 8009834:	6003      	str	r3, [r0, #0]
 8009836:	2001      	movs	r0, #1
 8009838:	e7e7      	b.n	800980a <_raise_r+0x12>
 800983a:	2400      	movs	r4, #0
 800983c:	4628      	mov	r0, r5
 800983e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009842:	4798      	blx	r3
 8009844:	2000      	movs	r0, #0
 8009846:	e7e0      	b.n	800980a <_raise_r+0x12>

08009848 <raise>:
 8009848:	4b02      	ldr	r3, [pc, #8]	; (8009854 <raise+0xc>)
 800984a:	4601      	mov	r1, r0
 800984c:	6818      	ldr	r0, [r3, #0]
 800984e:	f7ff bfd3 	b.w	80097f8 <_raise_r>
 8009852:	bf00      	nop
 8009854:	200000dc 	.word	0x200000dc

08009858 <_kill_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	2300      	movs	r3, #0
 800985c:	4d06      	ldr	r5, [pc, #24]	; (8009878 <_kill_r+0x20>)
 800985e:	4604      	mov	r4, r0
 8009860:	4608      	mov	r0, r1
 8009862:	4611      	mov	r1, r2
 8009864:	602b      	str	r3, [r5, #0]
 8009866:	f7fa f874 	bl	8003952 <_kill>
 800986a:	1c43      	adds	r3, r0, #1
 800986c:	d102      	bne.n	8009874 <_kill_r+0x1c>
 800986e:	682b      	ldr	r3, [r5, #0]
 8009870:	b103      	cbz	r3, 8009874 <_kill_r+0x1c>
 8009872:	6023      	str	r3, [r4, #0]
 8009874:	bd38      	pop	{r3, r4, r5, pc}
 8009876:	bf00      	nop
 8009878:	2000054c 	.word	0x2000054c

0800987c <_getpid_r>:
 800987c:	f7fa b862 	b.w	8003944 <_getpid>

08009880 <__sread>:
 8009880:	b510      	push	{r4, lr}
 8009882:	460c      	mov	r4, r1
 8009884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009888:	f000 f8a8 	bl	80099dc <_read_r>
 800988c:	2800      	cmp	r0, #0
 800988e:	bfab      	itete	ge
 8009890:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009892:	89a3      	ldrhlt	r3, [r4, #12]
 8009894:	181b      	addge	r3, r3, r0
 8009896:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800989a:	bfac      	ite	ge
 800989c:	6563      	strge	r3, [r4, #84]	; 0x54
 800989e:	81a3      	strhlt	r3, [r4, #12]
 80098a0:	bd10      	pop	{r4, pc}

080098a2 <__swrite>:
 80098a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a6:	461f      	mov	r7, r3
 80098a8:	898b      	ldrh	r3, [r1, #12]
 80098aa:	4605      	mov	r5, r0
 80098ac:	05db      	lsls	r3, r3, #23
 80098ae:	460c      	mov	r4, r1
 80098b0:	4616      	mov	r6, r2
 80098b2:	d505      	bpl.n	80098c0 <__swrite+0x1e>
 80098b4:	2302      	movs	r3, #2
 80098b6:	2200      	movs	r2, #0
 80098b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098bc:	f000 f868 	bl	8009990 <_lseek_r>
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	4632      	mov	r2, r6
 80098c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098c8:	81a3      	strh	r3, [r4, #12]
 80098ca:	4628      	mov	r0, r5
 80098cc:	463b      	mov	r3, r7
 80098ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d6:	f000 b817 	b.w	8009908 <_write_r>

080098da <__sseek>:
 80098da:	b510      	push	{r4, lr}
 80098dc:	460c      	mov	r4, r1
 80098de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e2:	f000 f855 	bl	8009990 <_lseek_r>
 80098e6:	1c43      	adds	r3, r0, #1
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	bf15      	itete	ne
 80098ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80098ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098f6:	81a3      	strheq	r3, [r4, #12]
 80098f8:	bf18      	it	ne
 80098fa:	81a3      	strhne	r3, [r4, #12]
 80098fc:	bd10      	pop	{r4, pc}

080098fe <__sclose>:
 80098fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009902:	f000 b813 	b.w	800992c <_close_r>
	...

08009908 <_write_r>:
 8009908:	b538      	push	{r3, r4, r5, lr}
 800990a:	4604      	mov	r4, r0
 800990c:	4608      	mov	r0, r1
 800990e:	4611      	mov	r1, r2
 8009910:	2200      	movs	r2, #0
 8009912:	4d05      	ldr	r5, [pc, #20]	; (8009928 <_write_r+0x20>)
 8009914:	602a      	str	r2, [r5, #0]
 8009916:	461a      	mov	r2, r3
 8009918:	f7fa f852 	bl	80039c0 <_write>
 800991c:	1c43      	adds	r3, r0, #1
 800991e:	d102      	bne.n	8009926 <_write_r+0x1e>
 8009920:	682b      	ldr	r3, [r5, #0]
 8009922:	b103      	cbz	r3, 8009926 <_write_r+0x1e>
 8009924:	6023      	str	r3, [r4, #0]
 8009926:	bd38      	pop	{r3, r4, r5, pc}
 8009928:	2000054c 	.word	0x2000054c

0800992c <_close_r>:
 800992c:	b538      	push	{r3, r4, r5, lr}
 800992e:	2300      	movs	r3, #0
 8009930:	4d05      	ldr	r5, [pc, #20]	; (8009948 <_close_r+0x1c>)
 8009932:	4604      	mov	r4, r0
 8009934:	4608      	mov	r0, r1
 8009936:	602b      	str	r3, [r5, #0]
 8009938:	f7fa f85e 	bl	80039f8 <_close>
 800993c:	1c43      	adds	r3, r0, #1
 800993e:	d102      	bne.n	8009946 <_close_r+0x1a>
 8009940:	682b      	ldr	r3, [r5, #0]
 8009942:	b103      	cbz	r3, 8009946 <_close_r+0x1a>
 8009944:	6023      	str	r3, [r4, #0]
 8009946:	bd38      	pop	{r3, r4, r5, pc}
 8009948:	2000054c 	.word	0x2000054c

0800994c <_fstat_r>:
 800994c:	b538      	push	{r3, r4, r5, lr}
 800994e:	2300      	movs	r3, #0
 8009950:	4d06      	ldr	r5, [pc, #24]	; (800996c <_fstat_r+0x20>)
 8009952:	4604      	mov	r4, r0
 8009954:	4608      	mov	r0, r1
 8009956:	4611      	mov	r1, r2
 8009958:	602b      	str	r3, [r5, #0]
 800995a:	f7fa f858 	bl	8003a0e <_fstat>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	d102      	bne.n	8009968 <_fstat_r+0x1c>
 8009962:	682b      	ldr	r3, [r5, #0]
 8009964:	b103      	cbz	r3, 8009968 <_fstat_r+0x1c>
 8009966:	6023      	str	r3, [r4, #0]
 8009968:	bd38      	pop	{r3, r4, r5, pc}
 800996a:	bf00      	nop
 800996c:	2000054c 	.word	0x2000054c

08009970 <_isatty_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	2300      	movs	r3, #0
 8009974:	4d05      	ldr	r5, [pc, #20]	; (800998c <_isatty_r+0x1c>)
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	602b      	str	r3, [r5, #0]
 800997c:	f7fa f856 	bl	8003a2c <_isatty>
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	d102      	bne.n	800998a <_isatty_r+0x1a>
 8009984:	682b      	ldr	r3, [r5, #0]
 8009986:	b103      	cbz	r3, 800998a <_isatty_r+0x1a>
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	2000054c 	.word	0x2000054c

08009990 <_lseek_r>:
 8009990:	b538      	push	{r3, r4, r5, lr}
 8009992:	4604      	mov	r4, r0
 8009994:	4608      	mov	r0, r1
 8009996:	4611      	mov	r1, r2
 8009998:	2200      	movs	r2, #0
 800999a:	4d05      	ldr	r5, [pc, #20]	; (80099b0 <_lseek_r+0x20>)
 800999c:	602a      	str	r2, [r5, #0]
 800999e:	461a      	mov	r2, r3
 80099a0:	f7fa f84e 	bl	8003a40 <_lseek>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	d102      	bne.n	80099ae <_lseek_r+0x1e>
 80099a8:	682b      	ldr	r3, [r5, #0]
 80099aa:	b103      	cbz	r3, 80099ae <_lseek_r+0x1e>
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	bd38      	pop	{r3, r4, r5, pc}
 80099b0:	2000054c 	.word	0x2000054c

080099b4 <__malloc_lock>:
 80099b4:	4801      	ldr	r0, [pc, #4]	; (80099bc <__malloc_lock+0x8>)
 80099b6:	f7ff bc19 	b.w	80091ec <__retarget_lock_acquire_recursive>
 80099ba:	bf00      	nop
 80099bc:	20000540 	.word	0x20000540

080099c0 <__malloc_unlock>:
 80099c0:	4801      	ldr	r0, [pc, #4]	; (80099c8 <__malloc_unlock+0x8>)
 80099c2:	f7ff bc14 	b.w	80091ee <__retarget_lock_release_recursive>
 80099c6:	bf00      	nop
 80099c8:	20000540 	.word	0x20000540

080099cc <_malloc_usable_size_r>:
 80099cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099d0:	1f18      	subs	r0, r3, #4
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	bfbc      	itt	lt
 80099d6:	580b      	ldrlt	r3, [r1, r0]
 80099d8:	18c0      	addlt	r0, r0, r3
 80099da:	4770      	bx	lr

080099dc <_read_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	4604      	mov	r4, r0
 80099e0:	4608      	mov	r0, r1
 80099e2:	4611      	mov	r1, r2
 80099e4:	2200      	movs	r2, #0
 80099e6:	4d05      	ldr	r5, [pc, #20]	; (80099fc <_read_r+0x20>)
 80099e8:	602a      	str	r2, [r5, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	f7f9 ffcb 	bl	8003986 <_read>
 80099f0:	1c43      	adds	r3, r0, #1
 80099f2:	d102      	bne.n	80099fa <_read_r+0x1e>
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	b103      	cbz	r3, 80099fa <_read_r+0x1e>
 80099f8:	6023      	str	r3, [r4, #0]
 80099fa:	bd38      	pop	{r3, r4, r5, pc}
 80099fc:	2000054c 	.word	0x2000054c

08009a00 <_init>:
 8009a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a02:	bf00      	nop
 8009a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a06:	bc08      	pop	{r3}
 8009a08:	469e      	mov	lr, r3
 8009a0a:	4770      	bx	lr

08009a0c <_fini>:
 8009a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a0e:	bf00      	nop
 8009a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a12:	bc08      	pop	{r3}
 8009a14:	469e      	mov	lr, r3
 8009a16:	4770      	bx	lr
