#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 31 17:42:59 2018
# Process ID: 9102
# Current directory: /home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1
# Command line: vivado -log interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source interface.tcl
# Log file: /home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/interface.vds
# Journal file: /home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source interface.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top interface -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9114 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1297.832 ; gain = 85.984 ; free physical = 106 ; free virtual = 5678
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interface' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:53]
INFO: [Synth 8-3491] module 'PLL_phase_wrapper' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd:14' bound to instance 'PLL_INST' of component 'PLL_phase_wrapper' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:159]
INFO: [Synth 8-638] synthesizing module 'PLL_phase_wrapper' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'PLL_phase' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/synth/PLL_phase.vhd:14' bound to instance 'PLL_phase_i' of component 'PLL_phase' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'PLL_phase' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/synth/PLL_phase.vhd:27]
INFO: [Synth 8-3491] module 'PLL_phase_clk_wiz_0_0' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/realtime/PLL_phase_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'PLL_phase_clk_wiz_0_0' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/synth/PLL_phase.vhd:67]
INFO: [Synth 8-638] synthesizing module 'PLL_phase_clk_wiz_0_0' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/realtime/PLL_phase_clk_wiz_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'PLL_phase_xlconcat_0_0' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/realtime/PLL_phase_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'PLL_phase_xlconcat_0_0' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/synth/PLL_phase.vhd:79]
INFO: [Synth 8-638] synthesizing module 'PLL_phase_xlconcat_0_0' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/realtime/PLL_phase_xlconcat_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'PLL_phase' (1#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/synth/PLL_phase.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'PLL_phase_wrapper' (2#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-638] synthesizing module 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:31]
INFO: [Synth 8-3491] module 'DDRshift' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRshift.vhd:20' bound to instance 'SHIFT_GEN' of component 'DDRshift' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'DDRshift' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRshift.vhd:27]
INFO: [Synth 8-3491] module 'DDRblock' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRblock.vhd:23' bound to instance 'DDRBLOCK_GEN' of component 'DDRblock' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRshift.vhd:54]
INFO: [Synth 8-638] synthesizing module 'DDRblock' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRblock.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DDRblock' (3#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRblock.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DDRshift' (4#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRshift.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'DDRlatch' (5#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:31]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-3491] module 'DDRlatch' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/DDRlatch.vhd:23' bound to instance 'SHIFT_GEN' of component 'DDRlatch' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:168]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-638] synthesizing module 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:33]
WARNING: [Synth 8-614] signal 'train_en' is read in the process but is not in the sensitivity list [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'match' (6#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:33]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-3491] module 'match' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:24' bound to instance 'SHIFT_COMPARE' of component 'match' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:184]
INFO: [Synth 8-3491] module 'bit_sum' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:22' bound to instance 'SUM' of component 'bit_sum' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:239]
INFO: [Synth 8-638] synthesizing module 'bit_sum' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'bit_sum' (7#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:29]
INFO: [Synth 8-3491] module 'gap_counter' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/gap_counter.vhd:26' bound to instance 'GAPS' of component 'gap_counter' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:246]
INFO: [Synth 8-638] synthesizing module 'gap_counter' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/gap_counter.vhd:32]
INFO: [Synth 8-3491] module 'bit_sum' declared at '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:22' bound to instance 'COUNTER' of component 'bit_sum' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/gap_counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'gap_counter' (8#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/gap_counter.vhd:32]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:275]
WARNING: [Synth 8-614] signal 'train_en' is read in the process but is not in the sensitivity list [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:275]
WARNING: [Synth 8-614] signal 'pll_locked' is read in the process but is not in the sensitivity list [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'interface' (9#1) [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:53]
WARNING: [Synth 8-3917] design interface has port latch_sig driven by constant 0
WARNING: [Synth 8-3331] design DDRblock has unconnected port rst
WARNING: [Synth 8-3331] design bit_sum has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.363 ; gain = 127.516 ; free physical = 160 ; free virtual = 5692
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.363 ; gain = 127.516 ; free physical = 161 ; free virtual = 5693
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp2/PLL_phase_clk_wiz_0_0_in_context.xdc] for cell 'PLL_INST/PLL_phase_i/clk_wiz_0'
Finished Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp2/PLL_phase_clk_wiz_0_0_in_context.xdc] for cell 'PLL_INST/PLL_phase_i/clk_wiz_0'
Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp3/PLL_phase_xlconcat_0_0_in_context.xdc] for cell 'PLL_INST/PLL_phase_i/xlconcat_0'
Finished Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp3/PLL_phase_xlconcat_0_0_in_context.xdc] for cell 'PLL_INST/PLL_phase_i/xlconcat_0'
Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_100'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'clk_100'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:2]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:6]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vga*'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'clk_100'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED[2]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED[3]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vga4_blue[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vga4_blue[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vga4_blue[2]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vga4_blue[3]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vga4_green[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vga4_green[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vga4_green[2]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vga4_green[3]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vga4_red[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vga4_red[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'vga4_red[2]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'vga4_red[3]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[2]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[3]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[4]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[5]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[6]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[7]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[8]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[9]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[10]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[11]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[12]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[13]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[14]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[15]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[16]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[17]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[18]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[19]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[20]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[21]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[22]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[23]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[24]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[25]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[26]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[27]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[28]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[29]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[30]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[31]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[32]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[33]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[34]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[35]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[36]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[37]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[38]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[39]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[40]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[41]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[42]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[43]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[44]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[45]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[46]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[47]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[48]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[49]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[50]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[51]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[52]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[53]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[54]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'PS_GPIO[55]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'otg_oc'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'smbus_addr[0]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'smbus_addr[1]'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'smb_sclk'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'smb_sdata'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'audio_dac'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'audio_adc'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'audio_bclk'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'audio_lrclk'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'audio_mclk'. [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc:136]
Finished Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/constrs_1/imports/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/interface_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1680.207 ; gain = 0.000 ; free physical = 108 ; free virtual = 5376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 188 ; free virtual = 5456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 188 ; free virtual = 5456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp2/PLL_phase_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/.Xil/Vivado-9102-eaglesat-p6-2020t/dcp2/PLL_phase_clk_wiz_0_0_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for PLL_INST/PLL_phase_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL_INST/PLL_phase_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL_INST/PLL_phase_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 189 ; free virtual = 5458
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:35]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:35]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/add.vhd:35]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:62]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:62]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:62]
INFO: [Synth 8-5545] ROM "clk_choice" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'int_count_reg' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'int_shift_reg' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/new/match.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'end_choice_reg' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:282]
WARNING: [Synth 8-327] inferring latch for variable 'start_choice_reg' [/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.srcs/sources_1/imports/vhdl/interface.vhd:281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 180 ; free virtual = 5449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   5 Input      3 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 8     
+---Registers : 
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 4     
	  10 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module bit_sum 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
Module DDRblock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module DDRshift 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module DDRlatch 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module match 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_choice" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design interface has port latch_sig driven by constant 0
INFO: [Synth 8-3886] merging instance 'start_choice_reg[3]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[3]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[4]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[4]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[5]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[5]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[6]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[6]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[7]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[7]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[8]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[8]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[9]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[9]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[10]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[10]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[11]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[11]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[12]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[12]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[13]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[13]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[14]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[14]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[15]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[15]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[16]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[16]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[17]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[17]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[18]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[18]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[19]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[19]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[20]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[20]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[21]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[21]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[22]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[22]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[23]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[23]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[24]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[24]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[25]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[25]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[26]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[26]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[27]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[27]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[28]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[28]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[29]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[29]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'start_choice_reg[30]' (LDC) to 'start_choice_reg[31]'
INFO: [Synth 8-3886] merging instance 'end_choice_reg[30]' (LDC) to 'end_choice_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\end_choice_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_choice_reg[31] )
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[4]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[5]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[6]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[7]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[8]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[9]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[10]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[11]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[12]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[13]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[14]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[15]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[16]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[17]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[18]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[19]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[20]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[21]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[22]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[23]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[24]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[25]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[26]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[27]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[28]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[29]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_shift_reg[30]' (LD) to 'match:/int_shift_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (match:/\int_shift_reg[31] )
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[4]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[5]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[6]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[7]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[8]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[9]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[10]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[11]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[12]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[13]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[14]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[15]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[16]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[17]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[18]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[19]' (LD) to 'match:/int_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'match:/int_count_reg[20]' (LD) to 'match:/int_count_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (match:/\int_count_reg[31] )
WARNING: [Synth 8-3332] Sequential element (int_count_reg[31]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (int_shift_reg[31]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (int_shift_reg[3]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (int_shift_reg[2]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (int_shift_reg[1]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (int_shift_reg[0]) is unused and will be removed from module match.
WARNING: [Synth 8-3332] Sequential element (end_choice_reg[31]) is unused and will be removed from module interface.
WARNING: [Synth 8-3332] Sequential element (start_choice_reg[31]) is unused and will be removed from module interface.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 156 ; free virtual = 5427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out1' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out2' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out3' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out4' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out5' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_INST/PLL_phase_i/clk_wiz_0/clk_out6' to pin 'PLL_INST/PLL_phase_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 116 ; free virtual = 5304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1680.207 ; gain = 468.359 ; free physical = 115 ; free virtual = 5303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |PLL_phase_clk_wiz_0_0  |         1|
|2     |PLL_phase_xlconcat_0_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |PLL_phase_clk_wiz_0_0_bbox_0  |     1|
|2     |PLL_phase_xlconcat_0_0_bbox_1 |     1|
|3     |BUFG                          |     2|
|4     |CARRY4                        |   183|
|5     |LUT1                          |    20|
|6     |LUT2                          |   224|
|7     |LUT3                          |    69|
|8     |LUT4                          |   141|
|9     |LUT5                          |    83|
|10    |LUT6                          |   490|
|11    |MUXF7                         |     2|
|12    |FDRE                          |   138|
|13    |LD                            |    24|
|14    |LDC                           |     6|
|15    |IBUF                          |    14|
|16    |OBUF                          |    10|
+------+------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+------------------+------+
|      |Instance                     |Module            |Cells |
+------+-----------------------------+------------------+------+
|1     |top                          |                  |  1419|
|2     |  \COMPARE[0].SHIFT_COMPARE  |match             |    12|
|3     |  \COMPARE[1].SHIFT_COMPARE  |match_0           |    15|
|4     |  \COMPARE[2].SHIFT_COMPARE  |match_1           |     9|
|5     |  \COMPARE[3].SHIFT_COMPARE  |match_2           |    24|
|6     |  \COMPARE[4].SHIFT_COMPARE  |match_3           |    15|
|7     |  \COMPARE[5].SHIFT_COMPARE  |match_4           |    10|
|8     |  PLL_INST                   |PLL_phase_wrapper |    14|
|9     |    PLL_phase_i              |PLL_phase         |    13|
|10    |  \SHIFT6x10[0].SHIFT_GEN    |DDRlatch          |    96|
|11    |    SHIFT_GEN                |DDRshift_18       |    13|
|12    |      DDRBLOCK_GEN           |DDRblock_19       |     3|
|13    |  \SHIFT6x10[1].SHIFT_GEN    |DDRlatch_5        |    88|
|14    |    SHIFT_GEN                |DDRshift_16       |    13|
|15    |      DDRBLOCK_GEN           |DDRblock_17       |     3|
|16    |  \SHIFT6x10[2].SHIFT_GEN    |DDRlatch_6        |    96|
|17    |    SHIFT_GEN                |DDRshift_14       |    13|
|18    |      DDRBLOCK_GEN           |DDRblock_15       |     3|
|19    |  \SHIFT6x10[3].SHIFT_GEN    |DDRlatch_7        |    88|
|20    |    SHIFT_GEN                |DDRshift_12       |    13|
|21    |      DDRBLOCK_GEN           |DDRblock_13       |     3|
|22    |  \SHIFT6x10[4].SHIFT_GEN    |DDRlatch_8        |    96|
|23    |    SHIFT_GEN                |DDRshift_10       |    13|
|24    |      DDRBLOCK_GEN           |DDRblock_11       |     3|
|25    |  \SHIFT6x10[5].SHIFT_GEN    |DDRlatch_9        |    88|
|26    |    SHIFT_GEN                |DDRshift          |    13|
|27    |      DDRBLOCK_GEN           |DDRblock          |     3|
+------+-----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.223 ; gain = 485.375 ; free physical = 127 ; free virtual = 5297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.223 ; gain = 144.531 ; free physical = 184 ; free virtual = 5355
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1697.230 ; gain = 485.375 ; free physical = 184 ; free virtual = 5355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  LD => LDCE: 24 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 1697.230 ; gain = 510.223 ; free physical = 178 ; free virtual = 5351
INFO: [Common 17-1381] The checkpoint '/home/eaglesat/Documents/plugsin/plugsin_PL/plugsin_PL.runs/synth_1/interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interface_utilization_synth.rpt -pb interface_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1721.234 ; gain = 0.000 ; free physical = 178 ; free virtual = 5351
INFO: [Common 17-206] Exiting Vivado at Sat Mar 31 17:44:48 2018...
