#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d54820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d549b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1d66d60 .functor NOT 1, L_0x1d938a0, C4<0>, C4<0>, C4<0>;
L_0x1d93150 .functor XOR 5, L_0x1d935b0, L_0x1d93650, C4<00000>, C4<00000>;
L_0x1d93790 .functor XOR 5, L_0x1d93150, L_0x1d936f0, C4<00000>, C4<00000>;
v0x1d8f820_0 .net *"_ivl_10", 4 0, L_0x1d936f0;  1 drivers
v0x1d8f920_0 .net *"_ivl_12", 4 0, L_0x1d93790;  1 drivers
v0x1d8fa00_0 .net *"_ivl_2", 4 0, L_0x1d93510;  1 drivers
v0x1d8fac0_0 .net *"_ivl_4", 4 0, L_0x1d935b0;  1 drivers
v0x1d8fba0_0 .net *"_ivl_6", 4 0, L_0x1d93650;  1 drivers
v0x1d8fcd0_0 .net *"_ivl_8", 4 0, L_0x1d93150;  1 drivers
v0x1d8fdb0_0 .var "clk", 0 0;
v0x1d8fe50_0 .net "in", 0 0, v0x1d8d190_0;  1 drivers
v0x1d8fef0_0 .net "next_state_dut", 3 0, L_0x1d92dc0;  1 drivers
v0x1d8ff90_0 .net "next_state_ref", 3 0, L_0x1d91490;  1 drivers
v0x1d90030_0 .net "out_dut", 0 0, L_0x1d933a0;  1 drivers
v0x1d90100_0 .net "out_ref", 0 0, L_0x1d918d0;  1 drivers
v0x1d901d0_0 .net "state", 3 0, v0x1d8d330_0;  1 drivers
v0x1d90270_0 .var/2u "stats1", 223 0;
v0x1d90310_0 .var/2u "strobe", 0 0;
v0x1d903d0_0 .net "tb_match", 0 0, L_0x1d938a0;  1 drivers
v0x1d904a0_0 .net "tb_mismatch", 0 0, L_0x1d66d60;  1 drivers
L_0x1d93510 .concat [ 1 4 0 0], L_0x1d918d0, L_0x1d91490;
L_0x1d935b0 .concat [ 1 4 0 0], L_0x1d918d0, L_0x1d91490;
L_0x1d93650 .concat [ 1 4 0 0], L_0x1d933a0, L_0x1d92dc0;
L_0x1d936f0 .concat [ 1 4 0 0], L_0x1d918d0, L_0x1d91490;
L_0x1d938a0 .cmp/eeq 5, L_0x1d93510, L_0x1d93790;
S_0x1d54b40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1d549b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x1d40d80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1d40dc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1d40e00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1d40e40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x1d3efb0 .functor OR 1, L_0x1d906a0, L_0x1d90740, C4<0>, C4<0>;
L_0x1d554f0 .functor NOT 1, v0x1d8d190_0, C4<0>, C4<0>, C4<0>;
L_0x1d68e90 .functor AND 1, L_0x1d3efb0, L_0x1d554f0, C4<1>, C4<1>;
L_0x1d90b00 .functor OR 1, L_0x1d90990, L_0x1d90a30, C4<0>, C4<0>;
L_0x1d90e20 .functor OR 1, L_0x1d90b00, L_0x1d90c70, C4<0>, C4<0>;
L_0x1d90f30 .functor AND 1, L_0x1d90e20, v0x1d8d190_0, C4<1>, C4<1>;
L_0x1d911b0 .functor OR 1, L_0x1d91030, L_0x1d91110, C4<0>, C4<0>;
L_0x1d912c0 .functor NOT 1, v0x1d8d190_0, C4<0>, C4<0>, C4<0>;
L_0x1d91380 .functor AND 1, L_0x1d911b0, L_0x1d912c0, C4<1>, C4<1>;
L_0x1d91760 .functor AND 1, L_0x1d916c0, v0x1d8d190_0, C4<1>, C4<1>;
v0x1d66ed0_0 .net *"_ivl_10", 0 0, L_0x1d68e90;  1 drivers
v0x1d66f70_0 .net *"_ivl_15", 0 0, L_0x1d90990;  1 drivers
v0x1d3f0c0_0 .net *"_ivl_17", 0 0, L_0x1d90a30;  1 drivers
v0x1d3f190_0 .net *"_ivl_18", 0 0, L_0x1d90b00;  1 drivers
v0x1d8bc10_0 .net *"_ivl_21", 0 0, L_0x1d90c70;  1 drivers
v0x1d8bd40_0 .net *"_ivl_22", 0 0, L_0x1d90e20;  1 drivers
v0x1d8be20_0 .net *"_ivl_24", 0 0, L_0x1d90f30;  1 drivers
v0x1d8bf00_0 .net *"_ivl_29", 0 0, L_0x1d91030;  1 drivers
v0x1d8bfe0_0 .net *"_ivl_3", 0 0, L_0x1d906a0;  1 drivers
v0x1d8c150_0 .net *"_ivl_31", 0 0, L_0x1d91110;  1 drivers
v0x1d8c230_0 .net *"_ivl_32", 0 0, L_0x1d911b0;  1 drivers
v0x1d8c310_0 .net *"_ivl_34", 0 0, L_0x1d912c0;  1 drivers
v0x1d8c3f0_0 .net *"_ivl_36", 0 0, L_0x1d91380;  1 drivers
v0x1d8c4d0_0 .net *"_ivl_42", 0 0, L_0x1d916c0;  1 drivers
v0x1d8c5b0_0 .net *"_ivl_43", 0 0, L_0x1d91760;  1 drivers
v0x1d8c690_0 .net *"_ivl_5", 0 0, L_0x1d90740;  1 drivers
v0x1d8c770_0 .net *"_ivl_6", 0 0, L_0x1d3efb0;  1 drivers
v0x1d8c960_0 .net *"_ivl_8", 0 0, L_0x1d554f0;  1 drivers
v0x1d8ca40_0 .net "in", 0 0, v0x1d8d190_0;  alias, 1 drivers
v0x1d8cb00_0 .net "next_state", 3 0, L_0x1d91490;  alias, 1 drivers
v0x1d8cbe0_0 .net "out", 0 0, L_0x1d918d0;  alias, 1 drivers
v0x1d8cca0_0 .net "state", 3 0, v0x1d8d330_0;  alias, 1 drivers
L_0x1d906a0 .part v0x1d8d330_0, 0, 1;
L_0x1d90740 .part v0x1d8d330_0, 2, 1;
L_0x1d90990 .part v0x1d8d330_0, 0, 1;
L_0x1d90a30 .part v0x1d8d330_0, 1, 1;
L_0x1d90c70 .part v0x1d8d330_0, 3, 1;
L_0x1d91030 .part v0x1d8d330_0, 1, 1;
L_0x1d91110 .part v0x1d8d330_0, 3, 1;
L_0x1d91490 .concat8 [ 1 1 1 1], L_0x1d68e90, L_0x1d90f30, L_0x1d91380, L_0x1d91760;
L_0x1d916c0 .part v0x1d8d330_0, 2, 1;
L_0x1d918d0 .part v0x1d8d330_0, 3, 1;
S_0x1d8ce00 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x1d549b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x1d8cfd0_0 .net "clk", 0 0, v0x1d8fdb0_0;  1 drivers
v0x1d8d0b0_0 .var/2s "errored1", 31 0;
v0x1d8d190_0 .var "in", 0 0;
v0x1d8d290_0 .var/2s "onehot_error", 31 0;
v0x1d8d330_0 .var "state", 3 0;
v0x1d8d440_0 .net "tb_match", 0 0, L_0x1d938a0;  alias, 1 drivers
E_0x1d4dfa0/0 .event negedge, v0x1d8cfd0_0;
E_0x1d4dfa0/1 .event posedge, v0x1d8cfd0_0;
E_0x1d4dfa0 .event/or E_0x1d4dfa0/0, E_0x1d4dfa0/1;
S_0x1d8d590 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1d549b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f012bc5d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d919d0 .functor XNOR 1, v0x1d8d190_0, L_0x7f012bc5d018, C4<0>, C4<0>;
L_0x1d91c90 .functor OR 1, L_0x1d91b50, L_0x1d91bf0, C4<0>, C4<0>;
L_0x7f012bc5d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d91f30 .functor XNOR 1, v0x1d8d190_0, L_0x7f012bc5d0a8, C4<0>, C4<0>;
L_0x1d92370 .functor OR 1, L_0x1d91ff0, L_0x1d920c0, C4<0>, C4<0>;
L_0x1d92590 .functor OR 1, L_0x1d92370, L_0x1d924b0, C4<0>, C4<0>;
L_0x7f012bc5d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d92880 .functor XNOR 1, v0x1d8d190_0, L_0x7f012bc5d138, C4<0>, C4<0>;
L_0x1d92b10 .functor OR 1, L_0x1d92980, L_0x1d92a70, C4<0>, C4<0>;
L_0x7f012bc5d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d92fa0 .functor XNOR 1, v0x1d8d190_0, L_0x7f012bc5d1c8, C4<0>, C4<0>;
v0x1d8d830_0 .net *"_ivl_10", 0 0, L_0x1d91c90;  1 drivers
L_0x7f012bc5d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8d910_0 .net/2u *"_ivl_12", 0 0, L_0x7f012bc5d060;  1 drivers
v0x1d8d9f0_0 .net *"_ivl_14", 0 0, L_0x1d91da0;  1 drivers
v0x1d8dae0_0 .net/2u *"_ivl_18", 0 0, L_0x7f012bc5d0a8;  1 drivers
v0x1d8dbc0_0 .net/2u *"_ivl_2", 0 0, L_0x7f012bc5d018;  1 drivers
v0x1d8dcf0_0 .net *"_ivl_20", 0 0, L_0x1d91f30;  1 drivers
L_0x7f012bc5d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8ddb0_0 .net/2u *"_ivl_22", 0 0, L_0x7f012bc5d0f0;  1 drivers
v0x1d8de90_0 .net *"_ivl_25", 0 0, L_0x1d91ff0;  1 drivers
v0x1d8df70_0 .net *"_ivl_27", 0 0, L_0x1d920c0;  1 drivers
v0x1d8e0e0_0 .net *"_ivl_28", 0 0, L_0x1d92370;  1 drivers
v0x1d8e1c0_0 .net *"_ivl_31", 0 0, L_0x1d924b0;  1 drivers
v0x1d8e2a0_0 .net *"_ivl_32", 0 0, L_0x1d92590;  1 drivers
v0x1d8e380_0 .net *"_ivl_34", 0 0, L_0x1d926a0;  1 drivers
v0x1d8e460_0 .net/2u *"_ivl_38", 0 0, L_0x7f012bc5d138;  1 drivers
v0x1d8e540_0 .net *"_ivl_4", 0 0, L_0x1d919d0;  1 drivers
v0x1d8e600_0 .net *"_ivl_40", 0 0, L_0x1d92880;  1 drivers
v0x1d8e6c0_0 .net *"_ivl_43", 0 0, L_0x1d92980;  1 drivers
v0x1d8e8b0_0 .net *"_ivl_45", 0 0, L_0x1d92a70;  1 drivers
v0x1d8e990_0 .net *"_ivl_46", 0 0, L_0x1d92b10;  1 drivers
L_0x7f012bc5d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8ea70_0 .net/2u *"_ivl_48", 0 0, L_0x7f012bc5d180;  1 drivers
v0x1d8eb50_0 .net *"_ivl_50", 0 0, L_0x1d92c20;  1 drivers
v0x1d8ec30_0 .net/2u *"_ivl_55", 0 0, L_0x7f012bc5d1c8;  1 drivers
v0x1d8ed10_0 .net *"_ivl_57", 0 0, L_0x1d92fa0;  1 drivers
L_0x7f012bc5d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8edd0_0 .net/2u *"_ivl_59", 0 0, L_0x7f012bc5d210;  1 drivers
v0x1d8eeb0_0 .net *"_ivl_62", 0 0, L_0x1d930b0;  1 drivers
v0x1d8ef90_0 .net *"_ivl_63", 0 0, L_0x1d931c0;  1 drivers
v0x1d8f070_0 .net *"_ivl_7", 0 0, L_0x1d91b50;  1 drivers
v0x1d8f150_0 .net *"_ivl_9", 0 0, L_0x1d91bf0;  1 drivers
v0x1d8f230_0 .net "in", 0 0, v0x1d8d190_0;  alias, 1 drivers
v0x1d8f2d0_0 .net "next_state", 3 0, L_0x1d92dc0;  alias, 1 drivers
v0x1d8f3b0_0 .net "out", 0 0, L_0x1d933a0;  alias, 1 drivers
v0x1d8f470_0 .net "state", 3 0, v0x1d8d330_0;  alias, 1 drivers
L_0x1d91b50 .part v0x1d8d330_0, 0, 1;
L_0x1d91bf0 .part v0x1d8d330_0, 2, 1;
L_0x1d91da0 .functor MUXZ 1, L_0x7f012bc5d060, L_0x1d91c90, L_0x1d919d0, C4<>;
L_0x1d91ff0 .part v0x1d8d330_0, 0, 1;
L_0x1d920c0 .part v0x1d8d330_0, 1, 1;
L_0x1d924b0 .part v0x1d8d330_0, 3, 1;
L_0x1d926a0 .functor MUXZ 1, L_0x1d92590, L_0x7f012bc5d0f0, L_0x1d91f30, C4<>;
L_0x1d92980 .part v0x1d8d330_0, 1, 1;
L_0x1d92a70 .part v0x1d8d330_0, 3, 1;
L_0x1d92c20 .functor MUXZ 1, L_0x7f012bc5d180, L_0x1d92b10, L_0x1d92880, C4<>;
L_0x1d92dc0 .concat8 [ 1 1 1 1], L_0x1d91da0, L_0x1d926a0, L_0x1d92c20, L_0x1d931c0;
L_0x1d930b0 .part v0x1d8d330_0, 2, 1;
L_0x1d931c0 .functor MUXZ 1, L_0x1d930b0, L_0x7f012bc5d210, L_0x1d92fa0, C4<>;
L_0x1d933a0 .part v0x1d8d330_0, 3, 1;
S_0x1d8f600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1d549b0;
 .timescale -12 -12;
E_0x1d4e260 .event anyedge, v0x1d90310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d90310_0;
    %nor/r;
    %assign/vec4 v0x1d90310_0, 0;
    %wait E_0x1d4e260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8ce00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8d0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8d290_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1d8ce00;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d4dfa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d8d330_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d8d190_0, 0;
    %load/vec4 v0x1d8d440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8d290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d8d290_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8d0b0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d4dfa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1d8d330_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d8d190_0, 0;
    %load/vec4 v0x1d8d440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8d0b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d8d0b0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1d8d290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x1d8d0b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x1d8d290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1d8d0b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1d549b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d90310_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d549b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d8fdb0_0;
    %inv;
    %store/vec4 v0x1d8fdb0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1d549b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8cfd0_0, v0x1d904a0_0, v0x1d8fe50_0, v0x1d901d0_0, v0x1d8ff90_0, v0x1d8fef0_0, v0x1d90100_0, v0x1d90030_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d549b0;
T_6 ;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1d549b0;
T_7 ;
    %wait E_0x1d4dfa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
    %load/vec4 v0x1d903d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90270_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d8ff90_0;
    %load/vec4 v0x1d8ff90_0;
    %load/vec4 v0x1d8fef0_0;
    %xor;
    %load/vec4 v0x1d8ff90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1d90100_0;
    %load/vec4 v0x1d90100_0;
    %load/vec4 v0x1d90030_0;
    %xor;
    %load/vec4 v0x1d90100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1d90270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90270_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm3onehot/iter0/response49/top_module.sv";
