<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PruebaSPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Prueba_PruebaSPITx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Prueba_PruebaSPITx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Prueba_PruebaSPITx_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Prueba_PruebaSPITx_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UARTTransmiter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UARTTransmiter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UARTTransmiter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UARTTransmiter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UARTTransmiter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UARTTransmiter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UARTTransmiter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UARTTransmiter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UARTTransmiter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UARTTransmiter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTTransmiter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UARTTransmiter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UARTTransmiter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UARTTransmiter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UARTTransmiter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UARTTransmiter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UARTTransmiter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UARTTransmiter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UARTTransmiter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UARTTransmiter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UARTTransmiter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UARTTransmiter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UARTTransmiter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UARTTransmiter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UARTTransmiter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UARTTransmiter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTTransmiter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTTransmiter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UARTTransmiter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UARTTransmiter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTTransmiter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UARTTransmiter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UARTTransmiter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UARTTransmiter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTTransmiter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uarttransmiter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="uarttransmiter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="uarttransmiter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1399752132" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1399752132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399756194" xil_pn:in_ck="-2967124230226486147" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1399756194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Conta2b.v"/>
      <outfile xil_pn:name="Conta3b.v"/>
      <outfile xil_pn:name="Conta5b.v"/>
      <outfile xil_pn:name="Conta6b.v"/>
      <outfile xil_pn:name="DetectorFlancos.v"/>
      <outfile xil_pn:name="FSMFLancos.v"/>
      <outfile xil_pn:name="FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Prueba_PruebaSPITx.v"/>
      <outfile xil_pn:name="Reg8b.v"/>
      <outfile xil_pn:name="SPIController.v"/>
      <outfile xil_pn:name="SPISegmentoControlado.v"/>
      <outfile xil_pn:name="ShiftRegPISOIzq.v"/>
      <outfile xil_pn:name="ShiftRegSIPOIzq.v"/>
      <outfile xil_pn:name="UARTTransmiter.v"/>
      <outfile xil_pn:name="asd.v"/>
      <outfile xil_pn:name="async.v"/>
    </transform>
    <transform xil_pn:end_ts="1399752136" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1281045162645595732" xil_pn:start_ts="1399752136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752136" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5063379793724945646" xil_pn:start_ts="1399752136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752136" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3365395133096020484" xil_pn:start_ts="1399752136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399756250" xil_pn:in_ck="-2967124230226486147" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1399756250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Conta2b.v"/>
      <outfile xil_pn:name="Conta3b.v"/>
      <outfile xil_pn:name="Conta5b.v"/>
      <outfile xil_pn:name="Conta6b.v"/>
      <outfile xil_pn:name="DetectorFlancos.v"/>
      <outfile xil_pn:name="FSMFLancos.v"/>
      <outfile xil_pn:name="FSMPrincipalSPI.v"/>
      <outfile xil_pn:name="Prueba_PruebaSPITx.v"/>
      <outfile xil_pn:name="Reg8b.v"/>
      <outfile xil_pn:name="SPIController.v"/>
      <outfile xil_pn:name="SPISegmentoControlado.v"/>
      <outfile xil_pn:name="ShiftRegPISOIzq.v"/>
      <outfile xil_pn:name="ShiftRegSIPOIzq.v"/>
      <outfile xil_pn:name="UARTTransmiter.v"/>
      <outfile xil_pn:name="asd.v"/>
      <outfile xil_pn:name="async.v"/>
    </transform>
    <transform xil_pn:end_ts="1399756253" xil_pn:in_ck="-2967124230226486147" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="891864609009838265" xil_pn:start_ts="1399756250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Prueba_PruebaSPITx_beh.prj"/>
      <outfile xil_pn:name="Prueba_PruebaSPITx_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1399756253" xil_pn:in_ck="-7456892352039250300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8672358697035948700" xil_pn:start_ts="1399756253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Prueba_PruebaSPITx_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5757901573688207586" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3365395133096020484" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="379343373276091996" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399752292" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="849955220207077006" xil_pn:start_ts="1399752292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399759319" xil_pn:in_ck="-8519832413834740188" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2666729994713248535" xil_pn:start_ts="1399759310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UARTTransmiter.lso"/>
      <outfile xil_pn:name="UARTTransmiter.ngc"/>
      <outfile xil_pn:name="UARTTransmiter.ngr"/>
      <outfile xil_pn:name="UARTTransmiter.prj"/>
      <outfile xil_pn:name="UARTTransmiter.stx"/>
      <outfile xil_pn:name="UARTTransmiter.syr"/>
      <outfile xil_pn:name="UARTTransmiter.xst"/>
      <outfile xil_pn:name="UARTTransmiter_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399758612" xil_pn:in_ck="7421376924619958225" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4333998048428600057" xil_pn:start_ts="1399758612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399759330" xil_pn:in_ck="-7339843735321601636" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7897310423835212793" xil_pn:start_ts="1399759325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTTransmiter.bld"/>
      <outfile xil_pn:name="UARTTransmiter.ngd"/>
      <outfile xil_pn:name="UARTTransmiter_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399759334" xil_pn:in_ck="-7339843735321601635" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8571773217065845482" xil_pn:start_ts="1399759330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UARTTransmiter.pcf"/>
      <outfile xil_pn:name="UARTTransmiter_map.map"/>
      <outfile xil_pn:name="UARTTransmiter_map.mrp"/>
      <outfile xil_pn:name="UARTTransmiter_map.ncd"/>
      <outfile xil_pn:name="UARTTransmiter_map.ngm"/>
      <outfile xil_pn:name="UARTTransmiter_map.xrpt"/>
      <outfile xil_pn:name="UARTTransmiter_summary.xml"/>
      <outfile xil_pn:name="UARTTransmiter_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399759354" xil_pn:in_ck="8750371157491445558" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1399759334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTTransmiter.ncd"/>
      <outfile xil_pn:name="UARTTransmiter.pad"/>
      <outfile xil_pn:name="UARTTransmiter.par"/>
      <outfile xil_pn:name="UARTTransmiter.ptwx"/>
      <outfile xil_pn:name="UARTTransmiter.unroutes"/>
      <outfile xil_pn:name="UARTTransmiter.xpi"/>
      <outfile xil_pn:name="UARTTransmiter_pad.csv"/>
      <outfile xil_pn:name="UARTTransmiter_pad.txt"/>
      <outfile xil_pn:name="UARTTransmiter_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399759364" xil_pn:in_ck="6111166611412317960" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1399759354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTTransmiter.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="uarttransmiter.bgn"/>
      <outfile xil_pn:name="uarttransmiter.bit"/>
      <outfile xil_pn:name="uarttransmiter.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399758660" xil_pn:in_ck="-8854923263427513998" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1399758660">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1399759354" xil_pn:in_ck="-7339843735321601767" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1399759351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTTransmiter.twr"/>
      <outfile xil_pn:name="UARTTransmiter.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
