// Seed: 4073401648
`timescale 1ps / 1ps
module module_0 #(
    parameter id_2 = 32'd62,
    parameter id_3 = 32'd23
) (
    input id_1,
    input _id_2,
    output _id_3,
    input reg id_4,
    output reg id_5
    , id_6,
    output id_7
);
  assign id_2 = id_6;
  initial begin
    id_4[1'b0 : 1] = 1;
    id_4 <= id_5;
    if (id_6[1]) id_4 <= 1 <= id_5;
    else begin
      id_2[1'b0] <= id_1[id_3];
    end
  end
  always @(negedge 1 or posedge 1) begin
    id_1 <= id_7;
    id_4 <= id_6;
    if (id_5) begin
      id_5[1] <= 1;
    end else begin
      id_4 <= #1 id_7 * id_2 + id_5;
      id_5[((id_2)) : 1'b0] = 1;
    end
  end
endmodule
