

================================================================
== Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_s'
================================================================
* Date:           Tue May 14 17:39:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Reshape_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1           |        ?|        ?|         3|          -|          -|       ?|        no|
        |- Loop 2           |        0|      310|        10|          -|          -|  0 ~ 31|        no|
        |- VITIS_LOOP_17_1  |        ?|        ?|         2|          -|          -|       ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 9 
12 --> 13 22 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 12 
22 --> 23 
23 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 24 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%COLS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %COLS"   --->   Operation 25 'read' 'COLS_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ROWS_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ROWS"   --->   Operation 26 'read' 'ROWS_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_data_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr"   --->   Operation 27 'read' 'input_data_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs"   --->   Operation 28 'read' 'inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %COLS_c10, i32 %COLS_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ROWS_c9, i32 %ROWS_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_data_addr_c, i32 %input_data_addr_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%ram = alloca i64 1"   --->   Operation 32 'alloca' 'ram' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (3.42ns)   --->   "%mul_ln13 = mul i32 %COLS_read, i32 %ROWS_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 33 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ram_depth = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln13, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 34 'partselect' 'ram_depth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %input_data_addr_read, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i37 %shl_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 37 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln15 = add i64 %zext_ln15, i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 38 'add' 'add_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i32 %mul_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 39 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln15, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 40 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %loop_index"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i59 %p_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 43 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%reshape_data_addr = getelementptr i256 %reshape_data, i64 %p_cast_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 44 'getelementptr' 'reshape_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [7/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 45 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [6/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 46 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 47 [5/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 47 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [4/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 48 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [3/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 49 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 50 [2/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 50 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in1, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reshape_data, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:16]   --->   Operation 56 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %ram"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i32 %mul_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 58 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %trunc_ln15_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 59 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.01ns)   --->   "%sub_ln15 = sub i33 %zext_ln15_1, i33 %zext_ln15_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 60 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%sub_ln15_cast5 = sext i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 61 'sext' 'sub_ln15_cast5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/7] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %reshape_data_addr, i32 %zext_ln13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 63 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%loop_index_load = load i27 %loop_index"   --->   Operation 65 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i27 %loop_index_load"   --->   Operation 66 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.02ns)   --->   "%exitcond6 = icmp_eq  i27 %loop_index_load, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 67 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.96ns)   --->   "%empty_110 = add i27 %loop_index_load, i27 1"   --->   Operation 68 'add' 'empty_110' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %exitcond6, void %loop-memcpy-expansion.split, void %loop-memcpy-residual.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13]   --->   Operation 69 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 %empty_110, i27 %loop_index"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!exitcond6)> <Delay = 0.42>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%residual_loop_index = alloca i32 1"   --->   Operation 71 'alloca' 'residual_loop_index' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_111 = trunc i33 %sub_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 72 'trunc' 'empty_111' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %residual_loop_index"   --->   Operation 73 'store' 'store_ln0' <Predicate = (exitcond6)> <Delay = 0.42>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual"   --->   Operation 74 'br' 'br_ln0' <Predicate = (exitcond6)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 75 [1/1] (7.30ns)   --->   "%reshape_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %reshape_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 75 'read' 'reshape_data_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%ram_addr = getelementptr i256 %ram, i64 0, i64 %loop_index_cast"   --->   Operation 76 'getelementptr' 'ram_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln15 = store void @_ssdm_op_Write.bram.i256, i5 %ram_addr, i256 %reshape_data_addr_read, i32 4294967295" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 77 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.10>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%residual_loop_index_load = load i5 %residual_loop_index"   --->   Operation 79 'load' 'residual_loop_index_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%residual_loop_index_cast6 = zext i5 %residual_loop_index_load"   --->   Operation 80 'zext' 'residual_loop_index_cast6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%residual_loop_index_cast = zext i5 %residual_loop_index_load"   --->   Operation 81 'zext' 'residual_loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.75ns)   --->   "%exitcond5 = icmp_eq  i5 %residual_loop_index_load, i5 %trunc_ln15_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 82 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 0"   --->   Operation 83 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.78ns)   --->   "%empty_113 = add i5 %residual_loop_index_load, i5 1"   --->   Operation 84 'add' 'empty_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %exitcond5, void %loop-memcpy-residual.split, void %for.inc.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 85 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.78ns)   --->   "%empty_114 = add i10 %empty, i10 %residual_loop_index_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 86 'add' 'empty_114' <Predicate = (!exitcond5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.01ns)   --->   "%tmp = add i34 %sub_ln15_cast5, i34 %residual_loop_index_cast6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 87 'add' 'tmp' <Predicate = (!exitcond5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 88 'sext' 'tmp_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (1.08ns)   --->   "%empty_115 = add i64 %tmp_cast, i64 %add_ln15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 89 'add' 'empty_115' <Predicate = (!exitcond5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_115, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 90 'partselect' 'p_cast4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i5 %trunc_ln15, i5 %residual_loop_index_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 91 'add' 'tmp1' <Predicate = (!exitcond5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 92 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%empty_116 = add i5 %tmp1, i5 %empty_111" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 92 'add' 'empty_116' <Predicate = (!exitcond5)> <Delay = 0.61> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 93 [1/1] (0.78ns)   --->   "%empty_119 = add i5 %residual_loop_index_load, i5 %empty_111" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 93 'add' 'empty_119' <Predicate = (!exitcond5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %empty_114, i32 5, i32 9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 94 'partselect' 'tmp_32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 %empty_113, i5 %residual_loop_index"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 0.42>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 96 'alloca' 'i' <Predicate = (exitcond5)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln17 = store i27 0, i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 97 'store' 'store_ln17' <Predicate = (exitcond5)> <Delay = 0.42>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 98 'br' 'br_ln17' <Predicate = (exitcond5)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i59 %p_cast4" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 99 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%reshape_data_addr_32 = getelementptr i256 %reshape_data, i64 %p_cast4_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 100 'getelementptr' 'reshape_data_addr_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [7/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 101 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 102 [6/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 102 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 103 [5/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 103 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 104 [4/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 104 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 105 [3/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 105 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 106 [2/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 106 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 107 [1/7] (7.30ns)   --->   "%reshape_data_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %reshape_data_addr_32, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 107 'readreq' 'reshape_data_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 108 [1/1] (7.30ns)   --->   "%reshape_data_addr_32_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %reshape_data_addr_32" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 108 'read' 'reshape_data_addr_32_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.77>
ST_21 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_116, i3 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast11 = zext i8 %tmp_s" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 110 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%empty_117 = lshr i256 %reshape_data_addr_32_read, i256 %p_cast11" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 111 'lshr' 'empty_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%empty_118 = trunc i256 %empty_117" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 112 'trunc' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast6_cast = zext i8 %empty_118" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 113 'zext' 'p_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast12 = zext i5 %empty_119" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 114 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.68ns)   --->   "%empty_120 = shl i32 1, i32 %p_cast12" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 115 'shl' 'empty_120' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%tmp_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_119, i3 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 116 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node empty_121)   --->   "%p_cast13 = zext i8 %tmp_31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 117 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (1.53ns) (out node of the LUT)   --->   "%empty_121 = shl i256 %p_cast6_cast, i256 %p_cast13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 118 'shl' 'empty_121' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast8_cast = zext i5 %tmp_32" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 119 'zext' 'p_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%ram_addr_1 = getelementptr i256 %ram, i64 0, i64 %p_cast8_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 120 'getelementptr' 'ram_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln15 = store void @_ssdm_op_Write.bram.p0i256, i5 %ram_addr_1, i256 %empty_121, i32 %empty_120" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15]   --->   Operation 121 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.45>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%i_1 = load i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 123 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i27 %i_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 124 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (1.02ns)   --->   "%icmp_ln17 = icmp_eq  i27 %i_1, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 125 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.96ns)   --->   "%add_ln17 = add i27 %i_1, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 126 'add' 'add_ln17' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.end.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 127 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%ram_addr_2 = getelementptr i256 %ram, i64 0, i64 %zext_ln17" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 128 'getelementptr' 'ram_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_22 : Operation 129 [2/2] (1.23ns)   --->   "%ram_load = load i5 %ram_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 129 'load' 'ram_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_22 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln17 = store i27 %add_ln17, i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 130 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:20]   --->   Operation 131 'ret' 'ret_ln20' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 2.85>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 132 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/2] (1.23ns)   --->   "%ram_load = load i5 %ram_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 133 'load' 'ram_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_23 : Operation 134 [1/1] (1.62ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_in1, i256 %ram_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:18]   --->   Operation 134 'write' 'write_ln18' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17]   --->   Operation 135 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reshape_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_data_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_addr_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ROWS_c9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ COLS_c10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index                 (alloca                ) [ 011111111111000000000000]
COLS_read                  (read                  ) [ 000000000000000000000000]
ROWS_read                  (read                  ) [ 000000000000000000000000]
input_data_addr_read       (read                  ) [ 000000000000000000000000]
inputs_read                (read                  ) [ 000000000000000000000000]
write_ln0                  (write                 ) [ 000000000000000000000000]
write_ln0                  (write                 ) [ 000000000000000000000000]
write_ln0                  (write                 ) [ 000000000000000000000000]
ram                        (alloca                ) [ 001111111111111111111111]
mul_ln13                   (mul                   ) [ 001111111000000000000000]
ram_depth                  (partselect            ) [ 001111111111111111111111]
shl_ln                     (bitconcatenate        ) [ 000000000000000000000000]
zext_ln15                  (zext                  ) [ 000000000000000000000000]
trunc_ln15                 (trunc                 ) [ 001111111111111111111100]
add_ln15                   (add                   ) [ 001111111111111111111100]
trunc_ln15_1               (trunc                 ) [ 001111111111111111111100]
p_cast                     (partselect            ) [ 001000000000000000000000]
store_ln0                  (store                 ) [ 000000000000000000000000]
zext_ln13                  (zext                  ) [ 000111111000000000000000]
p_cast_cast                (sext                  ) [ 000000000000000000000000]
reshape_data_addr          (getelementptr         ) [ 000111111111000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000000000000]
specpipeline_ln16          (specpipeline          ) [ 000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000000000000]
zext_ln15_1                (zext                  ) [ 000000000000000000000000]
zext_ln15_2                (zext                  ) [ 000000000000000000000000]
sub_ln15                   (sub                   ) [ 000000000111000000000000]
sub_ln15_cast5             (sext                  ) [ 000000000111111111111100]
empty                      (trunc                 ) [ 000000000111111111111100]
empty_109                  (readreq               ) [ 000000000000000000000000]
br_ln0                     (br                    ) [ 000000000000000000000000]
loop_index_load            (load                  ) [ 000000000000000000000000]
loop_index_cast            (zext                  ) [ 000000000011000000000000]
exitcond6                  (icmp                  ) [ 000000000111000000000000]
empty_110                  (add                   ) [ 000000000000000000000000]
br_ln13                    (br                    ) [ 000000000000000000000000]
store_ln0                  (store                 ) [ 000000000000000000000000]
residual_loop_index        (alloca                ) [ 000000000111111111111100]
empty_111                  (trunc                 ) [ 000000000000111111111100]
store_ln0                  (store                 ) [ 000000000000000000000000]
br_ln0                     (br                    ) [ 000000000000000000000000]
reshape_data_addr_read     (read                  ) [ 000000000001000000000000]
ram_addr                   (getelementptr         ) [ 000000000000000000000000]
store_ln15                 (store                 ) [ 000000000000000000000000]
br_ln0                     (br                    ) [ 000000000000000000000000]
residual_loop_index_load   (load                  ) [ 000000000000000000000000]
residual_loop_index_cast6  (zext                  ) [ 000000000000000000000000]
residual_loop_index_cast   (zext                  ) [ 000000000000000000000000]
exitcond5                  (icmp                  ) [ 000000000000111111111100]
empty_112                  (speclooptripcount     ) [ 000000000000000000000000]
empty_113                  (add                   ) [ 000000000000000000000000]
br_ln15                    (br                    ) [ 000000000000000000000000]
empty_114                  (add                   ) [ 000000000000000000000000]
tmp                        (add                   ) [ 000000000000000000000000]
tmp_cast                   (sext                  ) [ 000000000000000000000000]
empty_115                  (add                   ) [ 000000000000000000000000]
p_cast4                    (partselect            ) [ 000000000000010000000000]
tmp1                       (add                   ) [ 000000000000000000000000]
empty_116                  (add                   ) [ 000000000000011111111100]
empty_119                  (add                   ) [ 000000000000011111111100]
tmp_32                     (partselect            ) [ 000000000000011111111100]
store_ln0                  (store                 ) [ 000000000000000000000000]
i                          (alloca                ) [ 000000000000111111111111]
store_ln17                 (store                 ) [ 000000000000000000000000]
br_ln17                    (br                    ) [ 000000000000000000000000]
p_cast4_cast               (sext                  ) [ 000000000000000000000000]
reshape_data_addr_32       (getelementptr         ) [ 000000000000001111111000]
reshape_data_load_req      (readreq               ) [ 000000000000000000000000]
reshape_data_addr_32_read  (read                  ) [ 000000000000000000000100]
tmp_s                      (bitconcatenate        ) [ 000000000000000000000000]
p_cast11                   (zext                  ) [ 000000000000000000000000]
empty_117                  (lshr                  ) [ 000000000000000000000000]
empty_118                  (trunc                 ) [ 000000000000000000000000]
p_cast6_cast               (zext                  ) [ 000000000000000000000000]
p_cast12                   (zext                  ) [ 000000000000000000000000]
empty_120                  (shl                   ) [ 000000000000000000000000]
tmp_31                     (bitconcatenate        ) [ 000000000000000000000000]
p_cast13                   (zext                  ) [ 000000000000000000000000]
empty_121                  (shl                   ) [ 000000000000000000000000]
p_cast8_cast               (zext                  ) [ 000000000000000000000000]
ram_addr_1                 (getelementptr         ) [ 000000000000000000000000]
store_ln15                 (store                 ) [ 000000000000000000000000]
br_ln0                     (br                    ) [ 000000000000000000000000]
i_1                        (load                  ) [ 000000000000000000000000]
zext_ln17                  (zext                  ) [ 000000000000000000000000]
icmp_ln17                  (icmp                  ) [ 000000000000000000000011]
add_ln17                   (add                   ) [ 000000000000000000000000]
br_ln17                    (br                    ) [ 000000000000000000000000]
ram_addr_2                 (getelementptr         ) [ 000000000000000000000001]
store_ln17                 (store                 ) [ 000000000000000000000000]
ret_ln20                   (ret                   ) [ 000000000000000000000000]
specloopname_ln17          (specloopname          ) [ 000000000000000000000000]
ram_load                   (load                  ) [ 000000000000000000000000]
write_ln18                 (write                 ) [ 000000000000000000000000]
br_ln17                    (br                    ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reshape_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_addr_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ROWS_c9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS_c9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="COLS_c10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS_c10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i256"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i256"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="loop_index_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ram_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ram/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="residual_loop_index_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="residual_loop_index/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="COLS_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="COLS_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ROWS_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROWS_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_data_addr_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inputs_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="0"/>
<pin id="177" dir="0" index="2" bw="27" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_109/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reshape_data_addr_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="256" slack="0"/>
<pin id="182" dir="0" index="1" bw="256" slack="8"/>
<pin id="183" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reshape_data_addr_read/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_readreq_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="256" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="reshape_data_load_req/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reshape_data_addr_32_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="0" index="1" bw="256" slack="7"/>
<pin id="195" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reshape_data_addr_32_read/20 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln18_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="256" slack="0"/>
<pin id="200" dir="0" index="2" bw="256" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/23 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ram_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="27" slack="2"/>
<pin id="208" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="256" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln15/11 store_ln15/21 ram_load/22 "/>
</bind>
</comp>

<comp id="215" class="1004" name="ram_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_addr_1/21 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ram_addr_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="27" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_addr_2/22 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ram_depth_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="27" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ram_depth/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="37" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="37" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln15_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln15_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="37" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln15_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="59" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="27" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln13_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="27" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_cast_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="59" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="reshape_data_addr_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="256" slack="0"/>
<pin id="295" dir="0" index="1" bw="59" slack="0"/>
<pin id="296" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reshape_data_addr/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln15_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="7"/>
<pin id="302" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln15_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="7"/>
<pin id="305" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sub_ln15_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln15_cast5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="33" slack="0"/>
<pin id="314" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln15_cast5/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="33" slack="0"/>
<pin id="318" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="loop_index_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="27" slack="8"/>
<pin id="322" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="loop_index_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="27" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="27" slack="0"/>
<pin id="329" dir="0" index="1" bw="27" slack="8"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_110_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="27" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="27" slack="0"/>
<pin id="340" dir="0" index="1" bw="27" slack="8"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_111_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="33" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_111/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="residual_loop_index_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="residual_loop_index_load/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="residual_loop_index_cast6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index_cast6/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="residual_loop_index_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index_cast/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="9"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_113_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_113/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_114_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="2"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_114/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="2"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="34" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_115_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="34" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="9"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_115/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_cast4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="59" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="9"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_116_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="1"/>
<pin id="410" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_116/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_119_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="1"/>
<pin id="415" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_119/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_32_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="0" index="3" bw="5" slack="0"/>
<pin id="422" dir="1" index="4" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln17_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="27" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_cast4_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="59" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4_cast/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="reshape_data_addr_32_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="256" slack="0"/>
<pin id="442" dir="0" index="1" bw="59" slack="0"/>
<pin id="443" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reshape_data_addr_32/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="9"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_cast11_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast11/21 "/>
</bind>
</comp>

<comp id="458" class="1004" name="empty_117_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="256" slack="1"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_117/21 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_118_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="256" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_118/21 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_cast6_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6_cast/21 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_cast12_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="9"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast12/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_120_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_120/21 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_31_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="9"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/21 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_cast13_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast13/21 "/>
</bind>
</comp>

<comp id="492" class="1004" name="empty_121_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_121/21 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_cast8_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="9"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8_cast/21 "/>
</bind>
</comp>

<comp id="503" class="1004" name="i_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="27" slack="1"/>
<pin id="505" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/22 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln17_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="27" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/22 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln17_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="27" slack="0"/>
<pin id="513" dir="0" index="1" bw="27" slack="10"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/22 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln17_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="27" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/22 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln17_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="27" slack="0"/>
<pin id="524" dir="0" index="1" bw="27" slack="1"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/22 "/>
</bind>
</comp>

<comp id="527" class="1005" name="loop_index_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="27" slack="0"/>
<pin id="529" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="534" class="1005" name="mul_ln13_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="7"/>
<pin id="536" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="539" class="1005" name="ram_depth_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="27" slack="1"/>
<pin id="541" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ram_depth "/>
</bind>
</comp>

<comp id="546" class="1005" name="trunc_ln15_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="9"/>
<pin id="548" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln15_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="9"/>
<pin id="553" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln15_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="7"/>
<pin id="558" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln15_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_cast_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="59" slack="1"/>
<pin id="564" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="zext_ln13_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="572" class="1005" name="reshape_data_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="256" slack="1"/>
<pin id="574" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="reshape_data_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="sub_ln15_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="33" slack="1"/>
<pin id="580" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln15 "/>
</bind>
</comp>

<comp id="583" class="1005" name="sub_ln15_cast5_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="34" slack="2"/>
<pin id="585" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln15_cast5 "/>
</bind>
</comp>

<comp id="588" class="1005" name="empty_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="2"/>
<pin id="590" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="593" class="1005" name="loop_index_cast_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="2"/>
<pin id="595" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="loop_index_cast "/>
</bind>
</comp>

<comp id="601" class="1005" name="residual_loop_index_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="residual_loop_index "/>
</bind>
</comp>

<comp id="608" class="1005" name="empty_111_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_111 "/>
</bind>
</comp>

<comp id="614" class="1005" name="reshape_data_addr_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="256" slack="1"/>
<pin id="616" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="reshape_data_addr_read "/>
</bind>
</comp>

<comp id="622" class="1005" name="p_cast4_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="59" slack="1"/>
<pin id="624" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="627" class="1005" name="empty_116_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="9"/>
<pin id="629" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="empty_116 "/>
</bind>
</comp>

<comp id="632" class="1005" name="empty_119_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="9"/>
<pin id="634" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="empty_119 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_32_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="9"/>
<pin id="640" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="643" class="1005" name="i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="27" slack="0"/>
<pin id="645" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="650" class="1005" name="reshape_data_addr_32_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="256" slack="1"/>
<pin id="652" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="reshape_data_addr_32 "/>
</bind>
</comp>

<comp id="656" class="1005" name="reshape_data_addr_32_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="256" slack="1"/>
<pin id="658" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="reshape_data_addr_32_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="ram_addr_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ram_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="126" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="132" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="138" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="94" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="96" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="108" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="210" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="233"><net_src comp="126" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="138" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="144" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="144" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="229" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="351" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="351" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="358" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="354" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="351" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="351" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="90" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="373" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="431"><net_src comp="367" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="452"><net_src comp="98" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="100" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="18" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="486"><net_src comp="98" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="100" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="467" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="515"><net_src comp="503" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="503" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="110" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="537"><net_src comp="229" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="542"><net_src comp="235" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="549"><net_src comp="257" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="554"><net_src comp="261" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="559"><net_src comp="267" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="565"><net_src comp="271" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="570"><net_src comp="286" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="575"><net_src comp="293" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="581"><net_src comp="306" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="586"><net_src comp="312" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="591"><net_src comp="316" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="596"><net_src comp="323" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="604"><net_src comp="118" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="611"><net_src comp="343" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="617"><net_src comp="180" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="625"><net_src comp="392" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="630"><net_src comp="407" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="635"><net_src comp="412" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="641"><net_src comp="417" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="646"><net_src comp="122" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="653"><net_src comp="440" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="659"><net_src comp="192" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="667"><net_src comp="221" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in1 | {23 }
	Port: input_data_addr_c | {1 }
	Port: ROWS_c9 | {1 }
	Port: COLS_c10 | {1 }
 - Input state : 
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u> : reshape_data | {2 3 4 5 6 7 8 10 13 14 15 16 17 18 19 20 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u> : inputs | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u> : input_data_addr | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u> : ROWS | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u> : COLS | {1 }
  - Chain level:
	State 1
		ram_depth : 1
		zext_ln15 : 1
		add_ln15 : 2
		trunc_ln15_1 : 1
		p_cast : 3
		store_ln0 : 1
	State 2
		reshape_data_addr : 1
		empty_109 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		sub_ln15 : 1
		sub_ln15_cast5 : 2
		empty : 2
	State 9
		loop_index_cast : 1
		exitcond6 : 1
		empty_110 : 1
		br_ln13 : 2
		store_ln0 : 2
		store_ln0 : 1
	State 10
	State 11
		store_ln15 : 1
	State 12
		residual_loop_index_cast6 : 1
		residual_loop_index_cast : 1
		exitcond5 : 1
		empty_113 : 1
		br_ln15 : 2
		empty_114 : 2
		tmp : 2
		tmp_cast : 3
		empty_115 : 4
		p_cast4 : 5
		tmp1 : 1
		empty_116 : 2
		empty_119 : 1
		tmp_32 : 3
		store_ln0 : 2
		store_ln17 : 1
	State 13
		reshape_data_addr_32 : 1
		reshape_data_load_req : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		p_cast11 : 1
		empty_117 : 2
		empty_118 : 3
		p_cast6_cast : 4
		empty_120 : 1
		p_cast13 : 1
		empty_121 : 5
		ram_addr_1 : 1
		store_ln15 : 6
	State 22
		zext_ln17 : 1
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		ram_addr_2 : 2
		ram_load : 3
		store_ln17 : 2
	State 23
		write_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   lshr   |            empty_117_fu_458           |    0    |    0    |   950   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln15_fu_261            |    0    |    0    |    71   |
|          |            empty_110_fu_332           |    0    |    0    |    34   |
|          |            empty_113_fu_367           |    0    |    0    |    12   |
|          |            empty_114_fu_373           |    0    |    0    |    17   |
|    add   |               tmp_fu_378              |    0    |    0    |    40   |
|          |            empty_115_fu_387           |    0    |    0    |    71   |
|          |              tmp1_fu_402              |    0    |    0    |    10   |
|          |            empty_116_fu_407           |    0    |    0    |    10   |
|          |            empty_119_fu_412           |    0    |    0    |    12   |
|          |            add_ln17_fu_516            |    0    |    0    |    34   |
|----------|---------------------------------------|---------|---------|---------|
|          |            exitcond6_fu_327           |    0    |    0    |    17   |
|   icmp   |            exitcond5_fu_362           |    0    |    0    |    9    |
|          |            icmp_ln17_fu_511           |    0    |    0    |    17   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |            sub_ln15_fu_306            |    0    |    0    |    39   |
|----------|---------------------------------------|---------|---------|---------|
|    shl   |            empty_120_fu_474           |    0    |    0    |    11   |
|          |            empty_121_fu_492           |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |            mul_ln13_fu_229            |    3    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|          |         COLS_read_read_fu_126         |    0    |    0    |    0    |
|          |         ROWS_read_read_fu_132         |    0    |    0    |    0    |
|   read   |    input_data_addr_read_read_fu_138   |    0    |    0    |    0    |
|          |        inputs_read_read_fu_144        |    0    |    0    |    0    |
|          |   reshape_data_addr_read_read_fu_180  |    0    |    0    |    0    |
|          | reshape_data_addr_32_read_read_fu_192 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         write_ln0_write_fu_150        |    0    |    0    |    0    |
|   write  |         write_ln0_write_fu_158        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_166        |    0    |    0    |    0    |
|          |        write_ln18_write_fu_197        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_174          |    0    |    0    |    0    |
|          |           grp_readreq_fu_185          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            ram_depth_fu_235           |    0    |    0    |    0    |
|partselect|             p_cast_fu_271             |    0    |    0    |    0    |
|          |             p_cast4_fu_392            |    0    |    0    |    0    |
|          |             tmp_32_fu_417             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             shl_ln_fu_245             |    0    |    0    |    0    |
|bitconcatenate|              tmp_s_fu_447             |    0    |    0    |    0    |
|          |             tmp_31_fu_481             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln15_fu_253           |    0    |    0    |    0    |
|          |            zext_ln13_fu_286           |    0    |    0    |    0    |
|          |           zext_ln15_1_fu_300          |    0    |    0    |    0    |
|          |           zext_ln15_2_fu_303          |    0    |    0    |    0    |
|          |         loop_index_cast_fu_323        |    0    |    0    |    0    |
|          |    residual_loop_index_cast6_fu_354   |    0    |    0    |    0    |
|   zext   |    residual_loop_index_cast_fu_358    |    0    |    0    |    0    |
|          |            p_cast11_fu_454            |    0    |    0    |    0    |
|          |          p_cast6_cast_fu_467          |    0    |    0    |    0    |
|          |            p_cast12_fu_471            |    0    |    0    |    0    |
|          |            p_cast13_fu_488            |    0    |    0    |    0    |
|          |          p_cast8_cast_fu_499          |    0    |    0    |    0    |
|          |            zext_ln17_fu_506           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           trunc_ln15_fu_257           |    0    |    0    |    0    |
|          |          trunc_ln15_1_fu_267          |    0    |    0    |    0    |
|   trunc  |              empty_fu_316             |    0    |    0    |    0    |
|          |            empty_111_fu_343           |    0    |    0    |    0    |
|          |            empty_118_fu_463           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           p_cast_cast_fu_290          |    0    |    0    |    0    |
|   sext   |         sub_ln15_cast5_fu_312         |    0    |    0    |    0    |
|          |            tmp_cast_fu_383            |    0    |    0    |    0    |
|          |          p_cast4_cast_fu_437          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    3    |    0    |   1390  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| ram|    8   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    8   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add_ln15_reg_551        |   64   |
|        empty_111_reg_608        |    5   |
|        empty_116_reg_627        |    5   |
|        empty_119_reg_632        |    5   |
|          empty_reg_588          |   10   |
|            i_reg_643            |   27   |
|     loop_index_cast_reg_593     |   64   |
|        loop_index_reg_527       |   27   |
|         mul_ln13_reg_534        |   32   |
|         p_cast4_reg_622         |   59   |
|          p_cast_reg_562         |   59   |
|        ram_addr_2_reg_664       |    5   |
|        ram_depth_reg_539        |   27   |
|reshape_data_addr_32_read_reg_656|   256  |
|   reshape_data_addr_32_reg_650  |   256  |
|  reshape_data_addr_read_reg_614 |   256  |
|    reshape_data_addr_reg_572    |   256  |
|   residual_loop_index_reg_601   |    5   |
|      sub_ln15_cast5_reg_583     |   34   |
|         sub_ln15_reg_578        |   33   |
|          tmp_32_reg_638         |    5   |
|       trunc_ln15_1_reg_556      |    5   |
|        trunc_ln15_reg_546       |    5   |
|        zext_ln13_reg_567        |   32   |
+---------------------------------+--------+
|              Total              |  1532  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_174 |  p1  |   2  |  256 |   512  ||    9    |
| grp_readreq_fu_174 |  p2  |   2  |  27  |   54   ||    9    |
| grp_readreq_fu_185 |  p1  |   2  |  256 |   512  ||    9    |
|  grp_access_fu_210 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_210 |  p1  |   2  |  256 |   512  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1600  ||  2.135  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  1390  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |  1532  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    3   |    2   |  1532  |  1435  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
