# MIPS CPU Design
Very simple **single-cycle** and **multi-cycle** CPU designs, using Verilog HDL. These are experimental projects of the Computer Organization and Design course of Sun Yat-sen University.

The files are extracted from Xilinx Vivado 2018.1 projects.