Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../work/sw/tests/test_mm_os.c
cp ./build/bin/test_mm_os ../work/sw/tests/test_mm_os.c/verif
objcopy --srec-len 1 --output-target=srec ../work/sw/tests/test_mm_os.c/verif ../work/sw/tests/test_mm_os.c/verif.s19
scripts/parse_s19.pl ../work/sw/tests/test_mm_os.c/verif.s19 > ../work/sw/tests/test_mm_os.c/verif.txt
python3 scripts/s19tomem.py ../work/sw/tests/test_mm_os.c/verif.txt ../work/sw/tests/test_mm_os.c/stim_instr.txt ../work/sw/tests/test_mm_os.c/stim_data.txt
cd ../work/sw/tests/test_mm_os.c													&& \
cp -sf ../../../../modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../../work work         			
riscv32-unknown-elf-objdump -d -S ../work/sw/tests/test_mm_os.c/verif > ../work/sw/tests/test_mm_os.c/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../work/sw/tests/test_mm_os.c/verif > ../work/sw/tests/test_mm_os.c/verif.objdump
python3 scripts/objdump2itb.py ../work/sw/tests/test_mm_os.c/verif.objdump > ../work/sw/tests/test_mm_os.c/verif.itb
cd /scratch/visachi/magia_sdk/profiling/MAGIA 												&& \
make run test=test_mm_os gui=0 mesh_dv=1
make[1]: Entering directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
cd /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c;                                                                \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb" 
# Start time: 15:13:35 on Sep 16,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__12)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__4)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__5)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__6)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__7)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__8)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__21)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [mhartid 0] timeslots: 1
# [mhartid 4] timeslots: 1
# [mhartid 8] timeslots: 1
# [mhartid 12] timeslots: 1
# [mhartid 1] timeslots: 1
# [mhartid 5] timeslots: 1
# [mhartid 9] timeslots: 1
# [mhartid 13] timeslots: 1
# [mhartid 2] timeslots: 1
# [mhartid 6] timeslots: 1
# [mhartid 10] timeslots: 1
# [mhartid 14] timeslots: 1
# [mhartid 3] timeslots: 1
# [mhartid 7] timeslots: 1
# [mhartid 11] timeslots: 1
# [mhartid 15] timeslots: 1
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015000, obi_addr=0x20000, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 54725ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc016800, obi_addr=0x820000, len=32, std=128, reps=24
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc017400, obi_addr=0xc20000, len=32, std=128, reps=24
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c00, obi_addr=0x420000, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 55325ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 55345ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 55380ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 60485ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5755ns (1151 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 61090ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 5760ns (1152 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 61110ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 5760ns (1152 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 61145ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 5760ns (1152 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc016820, obi_addr=0x920000, len=32, std=128, reps=24
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015020, obi_addr=0x120000, len=32, std=128, reps=24
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc017420, obi_addr=0xd20000, len=32, std=128, reps=24
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c20, obi_addr=0x520000, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 62555ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 62570ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 62585ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 62630ns
# [mhartid 0] LAST TIMESLOT
# [mhartid 12] LAST TIMESLOT
# [mhartid 8] LAST TIMESLOT
# [mhartid 4] LAST TIMESLOT
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015040, obi_addr=0x220000, len=32, std=128, reps=24
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc017440, obi_addr=0xe20000, len=32, std=128, reps=24
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc016840, obi_addr=0xa20000, len=32, std=128, reps=24
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c40, obi_addr=0x620000, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 69460ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 69520ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 69525ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 69600ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 70335ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 7775ns (1555 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 70345ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7770ns (1554 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 70400ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 7810ns (1562 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 70415ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 7780ns (1556 clock cycles)
# [mhartid 9] LAST TIMESLOT
# [mhartid 1] LAST TIMESLOT
# [mhartid 13] LAST TIMESLOT
# [mhartid 5] LAST TIMESLOT
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c60, obi_addr=0x720000, len=32, std=128, reps=24
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015060, obi_addr=0x320000, len=32, std=128, reps=24
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc016860, obi_addr=0xb20000, len=32, std=128, reps=24
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc017460, obi_addr=0xf20000, len=32, std=128, reps=24
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 76830ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 76840ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 76865ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 76890ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 79225ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9760ns (1952 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 79335ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 9805ns (1961 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 79375ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 9850ns (1970 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 79400ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 9795ns (1959 clock cycles)
# [mhartid 2] LAST TIMESLOT
# [mhartid 10] LAST TIMESLOT
# [mhartid 14] LAST TIMESLOT
# [mhartid 6] LAST TIMESLOT
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 88615ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11770ns (2354 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 88630ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11795ns (2359 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 88675ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11805ns (2361 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 88705ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11810ns (2362 clock cycles)
# [mhartid 3] LAST TIMESLOT
# [mhartid 7] LAST TIMESLOT
# [mhartid 11] LAST TIMESLOT
# [mhartid 15] LAST TIMESLOT
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x20300, len=128, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 103530ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x820300, len=128, std=128, reps=24
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0xc20300, len=128, std=128, reps=24
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x420300, len=128, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 104795ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 104800ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 104810ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x920300, len=128, std=128, reps=24
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x120300, len=128, std=128, reps=24
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x520300, len=128, std=128, reps=24
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0xd20300, len=128, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 118490ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 118515ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 118620ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 118680ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 125055ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 21520ns (4304 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 126340ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 21525ns (4305 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 126350ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 21550ns (4310 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 126365ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 21560ns (4312 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x220300, len=128, std=128, reps=24
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0xa20300, len=128, std=128, reps=24
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0xe20300, len=128, std=128, reps=24
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x620300, len=128, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 131925ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 131985ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 132105ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 132135ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x320300, len=128, std=128, reps=24
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x720300, len=128, std=128, reps=24
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0xf20300, len=128, std=128, reps=24
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0xb20300, len=128, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 145840ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 145850ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 145935ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 145940ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 147660ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 29165ns (5833 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 147765ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 29245ns (5849 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 147830ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 29205ns (5841 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 147990ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 29305ns (5861 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x20f00, len=32, std=128, reps=64
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 164160ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x420f00, len=32, std=128, reps=64
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x820f00, len=32, std=128, reps=64
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0xc20f00, len=32, std=128, reps=64
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 165965ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 166010ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 166060ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 168910ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 36920ns (7384 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 168935ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 37005ns (7401 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 169030ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 36920ns (7384 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 169095ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 36955ns (7391 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 178980ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 14815ns (2963 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 180830ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 14860ns (2972 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 180855ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 14840ns (2968 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 180945ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 14880ns (2976 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 190450ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 44595ns (8919 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 190485ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 44640ns (8928 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 190590ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 44650ns (8930 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 190610ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 44665ns (8933 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x920f00, len=32, std=128, reps=64
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x520f00, len=32, std=128, reps=64
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x120f00, len=32, std=128, reps=64
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 191225ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0xd20f00, len=32, std=128, reps=64
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 191295ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 191365ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 191570ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 210815ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 19585ns (3917 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 210900ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 19530ns (3906 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 210905ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 19605ns (3921 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 211120ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 19545ns (3909 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0xa20f00, len=32, std=128, reps=64
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x220f00, len=32, std=128, reps=64
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0xe20f00, len=32, std=128, reps=64
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x620f00, len=32, std=128, reps=64
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 216240ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 216285ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 216390ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 216460ns
# [mhartid 0] RedMulE with parameter: x=0x20300, w=0x20f00, y=0x20000, m=24, n=64, k=16
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 218435ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 221220ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420300, w=0x420f00, y=0x420000, m=24, n=64, k=16
# [mhartid 8] RedMulE with parameter: x=0x820300, w=0x820f00, y=0x820000, m=24, n=64, k=16
# [mhartid 12] RedMulE with parameter: x=0xc20300, w=0xc20f00, y=0xc20000, m=24, n=64, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 222145ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 222185ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 222300ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 224930ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 224970ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 225090ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2785ns (557 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 240940ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 24695ns (4939 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 240985ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 24695ns (4939 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 241105ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 24710ns (4942 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x720f00, len=32, std=128, reps=64
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 241165ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 24700ns (4940 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x320f00, len=32, std=128, reps=64
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0xf20f00, len=32, std=128, reps=64
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0xb20f00, len=32, std=128, reps=64
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 241505ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 241560ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 241730ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 241755ns
# [mhartid 9] RedMulE with parameter: x=0x920300, w=0x920f00, y=0x920000, m=24, n=64, k=16
# [mhartid 5] RedMulE with parameter: x=0x520300, w=0x520f00, y=0x520000, m=24, n=64, k=16
# [mhartid 1] RedMulE with parameter: x=0x120300, w=0x120f00, y=0x120000, m=24, n=64, k=16
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 256385ns
# [mhartid 13] RedMulE with parameter: x=0xd20300, w=0xd20f00, y=0xd20000, m=24, n=64, k=16
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 256480ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 256480ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 256745ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 259210ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 259305ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 259305ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 259570ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=1, axi_addr=0xcc015000, obi_addr=0x20000, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 260305ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 263285ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 2975ns (595 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=1, axi_addr=0xcc016800, obi_addr=0x820000, len=32, std=128, reps=24
# [mhartid 4] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c00, obi_addr=0x420000, len=32, std=128, reps=24
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc017400, obi_addr=0xc20000, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 264585ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 264615ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 264740ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 267495ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 2905ns (581 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 267540ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 2920ns (584 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 267660ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2915ns (583 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 271705ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 30195ns (6039 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 271715ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 30150ns (6030 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 271895ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 30135ns (6027 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 271900ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 30165ns (6033 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20300, w=0xa20f00, y=0xa20000, m=24, n=64, k=16
# [mhartid 2] RedMulE with parameter: x=0x220300, w=0x220f00, y=0x220000, m=24, n=64, k=16
# [mhartid 14] RedMulE with parameter: x=0xe20300, w=0xe20f00, y=0xe20000, m=24, n=64, k=16
# [mhartid 6] RedMulE with parameter: x=0x620300, w=0x620f00, y=0x620000, m=24, n=64, k=16
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 290780ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 290895ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 290940ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 290940ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 293680ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 2895ns (579 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 293760ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2860ns (572 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 293805ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 2860ns (572 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 293815ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 2870ns (574 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=1, axi_addr=0xcc016820, obi_addr=0x920000, len=32, std=128, reps=24
# [mhartid 5] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c20, obi_addr=0x520000, len=32, std=128, reps=24
# [mhartid 1] iDMA 2D with parameter: dir=1, axi_addr=0xcc015020, obi_addr=0x120000, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 302825ns
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc017420, obi_addr=0xd20000, len=32, std=128, reps=24
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 303040ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 303080ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 303250ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 306505ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 3675ns (735 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 306705ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 3660ns (732 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 306755ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 3670ns (734 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 306920ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 3665ns (733 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720300, w=0x720f00, y=0x720000, m=24, n=64, k=16
# [mhartid 3] RedMulE with parameter: x=0x320300, w=0x320f00, y=0x320000, m=24, n=64, k=16
# [mhartid 11] RedMulE with parameter: x=0xb20300, w=0xb20f00, y=0xb20000, m=24, n=64, k=16
# [mhartid 15] RedMulE with parameter: x=0xf20300, w=0xf20f00, y=0xf20000, m=24, n=64, k=16
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 325570ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 325600ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 325860ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 325885ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 328475ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 2900ns (580 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 328505ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 2900ns (580 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 328765ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 2900ns (580 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 328790ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 2900ns (580 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=1, axi_addr=0xcc016840, obi_addr=0xa20000, len=32, std=128, reps=24
# [mhartid 2] iDMA 2D with parameter: dir=1, axi_addr=0xcc015040, obi_addr=0x220000, len=32, std=128, reps=24
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc017440, obi_addr=0xe20000, len=32, std=128, reps=24
# [mhartid 6] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c40, obi_addr=0x620000, len=32, std=128, reps=24
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 341065ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 341190ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 341220ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 341275ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 345590ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 4520ns (904 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 345725ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 4530ns (906 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 345745ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 4520ns (904 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 345800ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 4520ns (904 clock cycles)
# [mhartid 0] Number of errors: 0
# [mhartid 4] Number of errors: 0
# [mhartid 8] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 0] Tile 0 returned.
# [mhartid 4] Tile 4 returned.
# [mhartid 8] Tile 8 returned.
# [mhartid 12] Tile 12 returned.
# [mhartid 3] iDMA 2D with parameter: dir=1, axi_addr=0xcc015060, obi_addr=0x320000, len=32, std=128, reps=24
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c60, obi_addr=0x720000, len=32, std=128, reps=24
# [mhartid 11] iDMA 2D with parameter: dir=1, axi_addr=0xcc016860, obi_addr=0xb20000, len=32, std=128, reps=24
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc017460, obi_addr=0xf20000, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 379690ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 379690ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 379960ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 380010ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 385080ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 5385ns (1077 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 385080ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 5385ns (1077 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 385355ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 5390ns (1078 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 385400ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 5385ns (1077 clock cycles)
# [mhartid 9] Number of errors: 0
# [mhartid 5] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 1] Number of errors: 0
# [mhartid 9] Tile 9 returned.
# [mhartid 5] Tile 5 returned.
# [mhartid 1] Tile 1 returned.
# [mhartid 13] Tile 13 returned.
# [mhartid 10] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 6] Number of errors: 0
# [mhartid 2] Number of errors: 0
# [mhartid 6] Tile 6 returned.
# [mhartid 2] Tile 2 returned.
# [mhartid 10] Tile 10 returned.
# [mhartid 14] Tile 14 returned.
# [mhartid 3] Number of errors: 0
# [mhartid 7] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 3] Tile 3 returned.
# [mhartid 7] Tile 7 returned.
# [mhartid 15] Tile 15 returned.
# [mhartid 11] Tile 11 returned.
# SIMULATION FINISHED WITH EXIT CODE: 800080008000800080008000800080008000800080008000800080008000800
# 
# ** Note: $finish    : /scratch/visachi/magia_sdk/profiling/MAGIA/target/sim/src/mesh/magia_tb.sv(51)
#    Time: 552030 ns  Iteration: 0  Instance: /magia_tb
# End time: 15:22:18 on Sep 16,2025, Elapsed time: 0:08:43
# Errors: 0, Warnings: 16
make[1]: Leaving directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
