{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667332966831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667332966851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 21:02:46 2022 " "Processing started: Tue Nov 01 21:02:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667332966851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332966851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Zadatak -c Zadatak " "Command: quartus_map --read_settings_files=on --write_settings_files=off Zadatak -c Zadatak" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332966851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667332968805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667332968805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zadatak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zadatak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zadatak-Test " "Found design unit 1: Zadatak-Test" {  } { { "Zadatak.vhd" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe3/Zadatak/Zadatak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667332992952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zadatak " "Found entity 1: Zadatak" {  } { { "Zadatak.vhd" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe3/Zadatak/Zadatak.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667332992952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332992952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/zadatak_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/zadatak_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zadatak_tb-MS " "Found design unit 1: Zadatak_tb-MS" {  } { { "simulation/modelsim/Zadatak_tb.vhd" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe3/Zadatak/simulation/modelsim/Zadatak_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667332992960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zadatak_tb " "Found entity 1: Zadatak_tb" {  } { { "simulation/modelsim/Zadatak_tb.vhd" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe3/Zadatak/simulation/modelsim/Zadatak_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667332992960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332992960 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Zadatak_tb.vhd(48) " "VHDL type mismatch error at Zadatak_tb.vhd(48): std_logic type does not match string literal" {  } { { "simulation/modelsim/Zadatak_tb.vhd" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe3/Zadatak/simulation/modelsim/Zadatak_tb.vhd" 48 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1667332992968 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667332993152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 01 21:03:13 2022 " "Processing ended: Tue Nov 01 21:03:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667332993152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667332993152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667332993152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332993152 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667332993922 ""}
