****************************************
Report : design
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
*memory                             0.00     16          0.00      h
AO22X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     8          80.64      
AOI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     65        561.60      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     2          11.52      
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     1           4.32      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     136       587.52      
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     1           5.76      
NAND3X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NAND4X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     10         86.40      
NAND4XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     6          51.84      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     1           5.76      
NOR3XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     5          36.00      
NOR4XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
OR3X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
TLATXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     8         126.72      n
--------------------------------------------------------------------------------
Total 17 references                                   1612.80
1
****************************************
Report : constraint
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    clock_tree_pulse_width                           0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************


  Startpoint: q_reg_0_ (positive level-sensitive latch clocked by clk)
  Endpoint: q[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  q_reg_0_/G (TLATXLTS)                  0.0000     0.0000 r
  q_reg_0_/Q (TLATXLTS)                  0.5770     0.5770 r
  q[0] (out)                             0.0000     0.5770 r
  data arrival time                                 0.5770

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  output external delay                 -0.0500    -0.0500
  data required time                               -0.0500
  ---------------------------------------------------------------
  data required time                               -0.0500
  data arrival time                                -0.5770
  ---------------------------------------------------------------
  slack (MET)                                       0.6270



  Startpoint: cen_c[1] (input port clocked by clk)
  Endpoint: q_reg_3_ (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  cen_c[1] (in)                          0.0424     0.0924 r
  U150/Y (INVX2TS)                       0.0792     0.1716 f
  U125/Y (CLKBUFX2TS)                    0.2110     0.3826 f
  U128/Y (NOR3XLTS)                      0.6104     0.9930 r
  U176/Y (INVX2TS)                       0.3716     1.3645 f
  U144/Y (INVX2TS)                       0.1560     1.5205 r
  U319/Y (AOI22X1TS)                     0.1133     1.6338 f
  U323/Y (NAND4X1TS)                     0.1239     1.7577 r
  U324/Y (AO22X1TS)                      0.2867     2.0444 r
  q_reg_3_/D (TLATXLTS)                  0.0000     2.0444 r
  data arrival time                                 2.0444

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  q_reg_3_/G (TLATXLTS)                             0.0000 r
  time borrowed from endpoint            2.0444     2.0444
  data required time                                2.0444
  ---------------------------------------------------------------
  data required time                                2.0444
  data arrival time                                -2.0444
  ---------------------------------------------------------------
  slack (MET)                                       0.0000

  Time Borrowing Information
  ---------------------------------------------------
  clk nominal pulse width               50.0000 
  library setup time                    -0.0154 
  ---------------------------------------------------
  max time borrow                       49.9846 
  actual time borrow                     2.0444 
  ---------------------------------------------------


1
****************************************
Report : Switching Activity
	
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************

 Switching Activity Overview Statistics for "sram"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             400(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      400
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     22(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      22
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        8(100.00%)        0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      8
Combinational     370(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      370
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "sram"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             400(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      400
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     22(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      22
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        8(100.00%)        0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      8
Combinational     370(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      370
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:19 2023
****************************************

 Switching Activity Overview Statistics for "sram"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             400(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      400
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     22(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      22
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        8(100.00%)        0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      8
Combinational     370(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      370
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "sram"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             400(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      400
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     22(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      22
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        8(100.00%)        0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      8
Combinational     370(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      370
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:20 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           8.324e-08    0.0000    0.0000 8.324e-08 (29.76%)  i
register                1.718e-08 7.286e-09 1.984e-10 2.466e-08 ( 8.82%)  
combinational           8.971e-08 5.330e-08 1.097e-09 1.441e-07 (51.52%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000 2.769e-08    0.0000 2.769e-08 ( 9.90%)  

  Net Switching Power  = 8.828e-08   (31.56%)
  Cell Internal Power  = 1.901e-07   (67.98%)
  Cell Leakage Power   = 1.295e-09   ( 0.46%)
                         ---------
Total Power            = 2.797e-07  (100.00%)

X Transition Power     = 5.428e-09
Glitching Power        =    0.0000

Peak Power             =    0.0119
Peak Time              = 20501.624

1
****************************************
Report : Time Based Power
	-hierarchy
Design : sram
Version: P-2019.03-SP2
Date   : Sun Nov  5 18:11:20 2023
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
sram                                  1.90e-07 8.83e-08 1.30e-09  2.80e-07 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
sram                                  1.19e-02 20501.624-20501.625
                                                                  0.000 5.43e-09
1
