{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651744662568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651744662569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 04:57:42 2022 " "Processing started: Thu May  5 04:57:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651744662569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744662569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab62 -c lab62 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab62 -c lab62" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744662569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651744663060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651744663060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_counter " "Found entity 1: pacman_counter" {  } { { "counter.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall.sv 3 3 " "Found 3 design units, including 3 entities, in source file wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_wall " "Found entity 1: check_wall" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676517 ""} { "Info" "ISGN_ENTITY_NAME" "2 sprite_wall " "Found entity 2: sprite_wall" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676517 ""} { "Info" "ISGN_ENTITY_NAME" "3 wallData " "Found entity 3: wallData" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghost.sv 8 8 " "Found 8 design units, including 8 entities, in source file ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_red " "Found entity 1: ghost_red" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghost_green " "Found entity 2: ghost_green" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghost_aqua " "Found entity 3: ghost_aqua" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "4 ghost_wall_check " "Found entity 4: ghost_wall_check" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "5 four_direction_distance " "Found entity 5: four_direction_distance" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "6 ghost_pacman_distance " "Found entity 6: ghost_pacman_distance" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "7 ghost_pac_dist " "Found entity 7: ghost_pac_dist" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""} { "Info" "ISGN_ENTITY_NAME" "8 findMinFour " "Found entity 8: findMinFour" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteROM.sv 6 6 " "Found 6 design units, including 6 entities, in source file spriteROM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_rom_right " "Found entity 1: pacman_rom_right" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacman_rom_closed " "Found entity 2: pacman_rom_closed" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacman_rom_up " "Found entity 3: pacman_rom_up" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""} { "Info" "ISGN_ENTITY_NAME" "4 ghost " "Found entity 4: ghost" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""} { "Info" "ISGN_ENTITY_NAME" "5 fruit " "Found entity 5: fruit" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""} { "Info" "ISGN_ENTITY_NAME" "6 dot " "Found entity 6: dot" {  } { { "spriteROM.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/spriteROM.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "lab62soc/synthesis/lab62soc.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_modular_adc_0 " "Found entity 1: lab62soc_modular_adc_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676533 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651744676535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "lab62soc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_altpll_sys_dffpipe_l2c " "Found entity 1: lab62soc_altpll_sys_dffpipe_l2c" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676539 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_altpll_sys_stdsync_sv6 " "Found entity 2: lab62soc_altpll_sys_stdsync_sv6" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676539 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_altpll_sys_altpll_6b92 " "Found entity 3: lab62soc_altpll_sys_altpll_6b92" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676539 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_altpll_sys " "Found entity 4: lab62soc_altpll_sys" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman " "Found entity 1: pacman" {  } { { "ball.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Color_Mapper.sv 2 2 " "Found 2 design units, including 2 entities, in source file Color_Mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676541 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghost_on " "Found entity 2: ghost_on" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676541 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651744676541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744676543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744676543 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wall.sv(16) " "Verilog HDL Instantiation warning at wall.sv(16): instance has no name" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651744676544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651744676647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab62.sv(162) " "Verilog HDL assignment warning at lab62.sv(162): truncated value with size 32 to match size of target (5)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676650 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lab62.sv(186) " "Verilog HDL assignment warning at lab62.sv(186): truncated value with size 5 to match size of target (1)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676651 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab62.sv(221) " "Verilog HDL assignment warning at lab62.sv(221): truncated value with size 32 to match size of target (2)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676651 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lab62.sv(245) " "Verilog HDL assignment warning at lab62.sv(245): truncated value with size 32 to match size of target (20)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676651 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lab62.sv(246) " "Verilog HDL assignment warning at lab62.sv(246): truncated value with size 32 to match size of target (20)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676652 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lab62.sv(247) " "Verilog HDL assignment warning at lab62.sv(247): truncated value with size 32 to match size of target (20)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676652 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab62.sv(271) " "Verilog HDL assignment warning at lab62.sv(271): truncated value with size 32 to match size of target (10)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676652 "|lab62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lab62.sv(354) " "Verilog HDL assignment warning at lab62.sv(354): truncated value with size 32 to match size of target (11)" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744676690 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode 0 lab62.sv(73) " "Net \"keycode\" at lab62.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651744676766 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] lab62.sv(21) " "Output port \"LEDR\[8..0\]\" at lab62.sv(21) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab62.sv(24) " "Output port \"HEX0\" at lab62.sv(24) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab62.sv(25) " "Output port \"HEX1\" at lab62.sv(25) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab62.sv(26) " "Output port \"HEX2\" at lab62.sv(26) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab62.sv(27) " "Output port \"HEX3\" at lab62.sv(27) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab62.sv(28) " "Output port \"HEX4\" at lab62.sv(28) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab62.sv(29) " "Output port \"HEX5\" at lab62.sv(29) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR lab62.sv(34) " "Output port \"DRAM_ADDR\" at lab62.sv(34) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA lab62.sv(35) " "Output port \"DRAM_BA\" at lab62.sv(35) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK lab62.sv(32) " "Output port \"DRAM_CLK\" at lab62.sv(32) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE lab62.sv(33) " "Output port \"DRAM_CKE\" at lab62.sv(33) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM lab62.sv(37) " "Output port \"DRAM_LDQM\" at lab62.sv(37) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM lab62.sv(38) " "Output port \"DRAM_UDQM\" at lab62.sv(38) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N lab62.sv(39) " "Output port \"DRAM_CS_N\" at lab62.sv(39) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N lab62.sv(40) " "Output port \"DRAM_WE_N\" at lab62.sv(40) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N lab62.sv(41) " "Output port \"DRAM_CAS_N\" at lab62.sv(41) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N lab62.sv(42) " "Output port \"DRAM_RAS_N\" at lab62.sv(42) has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651744676767 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "lab62.sv" "u0" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_altpll_sys lab62soc:u0\|lab62soc_altpll_sys:altpll_sys " "Elaborating entity \"lab62soc_altpll_sys\" for hierarchy \"lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\"" {  } { { "lab62soc/synthesis/lab62soc.v" "altpll_sys" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/lab62soc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_altpll_sys_stdsync_sv6 lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_altpll_sys_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "stdsync2" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_altpll_sys_dffpipe_l2c lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_stdsync_sv6:stdsync2\|lab62soc_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_altpll_sys_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_stdsync_sv6:stdsync2\|lab62soc_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "dffpipe3" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_altpll_sys_altpll_6b92 lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_altpll_6b92:sd1 " "Elaborating entity \"lab62soc_altpll_sys_altpll_6b92\" for hierarchy \"lab62soc:u0\|lab62soc_altpll_sys:altpll_sys\|lab62soc_altpll_sys_altpll_6b92:sd1\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" "sd1" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_modular_adc_0 lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0 " "Elaborating entity \"lab62soc_modular_adc_0\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "modular_adc_0" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/lab62soc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v" "control_internal" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/lab62soc_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744677108 "|lab62|lab62soc:u0|lab62soc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677112 ""}  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744677112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744677296 ""}  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744677296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "/home/ece385user/Downloads/finalprojjoystick/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744677528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744677528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "/home/ece385user/Downloads/finalprojjoystick/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "lab62soc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/lab62soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_pacman_distance ghost_pacman_distance:pdr " "Elaborating entity \"ghost_pacman_distance\" for hierarchy \"ghost_pacman_distance:pdr\"" {  } { { "lab62.sv" "pdr" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgc\"" {  } { { "lab62.sv" "vgc" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677554 "|lab62|vga_controller:vgc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677554 "|lab62|vga_controller:vgc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_red ghost_red:gr " "Elaborating entity \"ghost_red\" for hierarchy \"ghost_red:gr\"" {  } { { "lab62.sv" "gr" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size ghost.sv(14) " "Verilog HDL or VHDL warning at ghost.sv(14): object \"size\" assigned a value but never read" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744677556 "|lab62|ghost_red:gr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(183) " "Verilog HDL assignment warning at ghost.sv(183): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677556 "|lab62|ghost_red:gr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(188) " "Verilog HDL assignment warning at ghost.sv(188): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677556 "|lab62|ghost_red:gr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ghost.sv(172) " "Verilog HDL Case Statement information at ghost.sv(172): all case item expressions in this case statement are onehot" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651744677556 "|lab62|ghost_red:gr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_direction_distance ghost_red:gr\|four_direction_distance:fdd " "Elaborating entity \"four_direction_distance\" for hierarchy \"ghost_red:gr\|four_direction_distance:fdd\"" {  } { { "ghost.sv" "fdd" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_wall_check ghost_red:gr\|ghost_wall_check:gwc " "Elaborating entity \"ghost_wall_check\" for hierarchy \"ghost_red:gr\|ghost_wall_check:gwc\"" {  } { { "ghost.sv" "gwc" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_wall ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right " "Elaborating entity \"sprite_wall\" for hierarchy \"ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right\"" {  } { { "ghost.sv" "sw_right" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(30) " "Verilog HDL assignment warning at wall.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(31) " "Verilog HDL assignment warning at wall.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(34) " "Verilog HDL assignment warning at wall.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(35) " "Verilog HDL assignment warning at wall.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(36) " "Verilog HDL assignment warning at wall.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(40) " "Verilog HDL assignment warning at wall.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(41) " "Verilog HDL assignment warning at wall.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(42) " "Verilog HDL assignment warning at wall.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(46) " "Verilog HDL assignment warning at wall.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(47) " "Verilog HDL assignment warning at wall.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(48) " "Verilog HDL assignment warning at wall.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(52) " "Verilog HDL assignment warning at wall.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(53) " "Verilog HDL assignment warning at wall.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wall.sv(54) " "Verilog HDL assignment warning at wall.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_wall ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right\|check_wall:cw " "Elaborating entity \"check_wall\" for hierarchy \"ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right\|check_wall:cw\"" {  } { { "wall.sv" "cw" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallData ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right\|check_wall:cw\|wallData:comb_41 " "Elaborating entity \"wallData\" for hierarchy \"ghost_red:gr\|ghost_wall_check:gwc\|sprite_wall:sw_right\|check_wall:cw\|wallData:comb_41\"" {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677563 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wall.sv(79) " "Verilog HDL Declaration warning at wall.sv(79): vector has more than 2**16 bits" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 79 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651744677564 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wall.sv(81) " "Verilog HDL Declaration warning at wall.sv(81): vector has more than 2**16 bits" {  } { { "wall.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 81 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651744677564 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findMinFour ghost_red:gr\|findMinFour:fmf " "Elaborating entity \"findMinFour\" for hierarchy \"ghost_red:gr\|findMinFour:fmf\"" {  } { { "ghost.sv" "fmf" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_green ghost_green:gg " "Elaborating entity \"ghost_green\" for hierarchy \"ghost_green:gg\"" {  } { { "lab62.sv" "gg" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size ghost.sv(229) " "Verilog HDL or VHDL warning at ghost.sv(229): object \"size\" assigned a value but never read" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744677578 "|lab62|ghost_green:gg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(395) " "Verilog HDL assignment warning at ghost.sv(395): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677578 "|lab62|ghost_green:gg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(400) " "Verilog HDL assignment warning at ghost.sv(400): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677578 "|lab62|ghost_green:gg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_direction_distance ghost_green:gg\|four_direction_distance:fdd " "Elaborating entity \"four_direction_distance\" for hierarchy \"ghost_green:gg\|four_direction_distance:fdd\"" {  } { { "ghost.sv" "fdd" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_aqua ghost_aqua:ga " "Elaborating entity \"ghost_aqua\" for hierarchy \"ghost_aqua:ga\"" {  } { { "lab62.sv" "ga" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size ghost.sv(443) " "Verilog HDL or VHDL warning at ghost.sv(443): object \"size\" assigned a value but never read" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744677611 "|lab62|ghost_aqua:ga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(620) " "Verilog HDL assignment warning at ghost.sv(620): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677611 "|lab62|ghost_aqua:ga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost.sv(625) " "Verilog HDL assignment warning at ghost.sv(625): truncated value with size 32 to match size of target (10)" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677611 "|lab62|ghost_aqua:ga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_direction_distance ghost_aqua:ga\|four_direction_distance:fdd " "Elaborating entity \"four_direction_distance\" for hierarchy \"ghost_aqua:ga\|four_direction_distance:fdd\"" {  } { { "ghost.sv" "fdd" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman pacman:pacman_sprite " "Elaborating entity \"pacman\" for hierarchy \"pacman:pacman_sprite\"" {  } { { "lab62.sv" "pacman_sprite" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_size ball.sv(31) " "Verilog HDL or VHDL warning at ball.sv(31): object \"ball_size\" assigned a value but never read" {  } { { "ball.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ball.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651744677650 "|lab62|pacman:pacman_sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(169) " "Verilog HDL assignment warning at ball.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ball.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677650 "|lab62|pacman:pacman_sprite"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(179) " "Verilog HDL assignment warning at ball.sv(179): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ball.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677650 "|lab62|pacman:pacman_sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "lab62.sv" "cm" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(71) " "Verilog HDL assignment warning at Color_Mapper.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(72) " "Verilog HDL assignment warning at Color_Mapper.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(73) " "Verilog HDL assignment warning at Color_Mapper.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(74) " "Verilog HDL assignment warning at Color_Mapper.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(75) " "Verilog HDL assignment warning at Color_Mapper.sv(75): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(76) " "Verilog HDL assignment warning at Color_Mapper.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(77) " "Verilog HDL assignment warning at Color_Mapper.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Color_Mapper.sv(70) " "Verilog HDL Case Statement warning at Color_Mapper.sv(70): incomplete case statement has no default case item" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(99) " "Verilog HDL assignment warning at Color_Mapper.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(100) " "Verilog HDL assignment warning at Color_Mapper.sv(100): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(101) " "Verilog HDL assignment warning at Color_Mapper.sv(101): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(102) " "Verilog HDL assignment warning at Color_Mapper.sv(102): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(103) " "Verilog HDL assignment warning at Color_Mapper.sv(103): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(104) " "Verilog HDL assignment warning at Color_Mapper.sv(104): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(105) " "Verilog HDL assignment warning at Color_Mapper.sv(105): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Color_Mapper.sv(97) " "Verilog HDL Case Statement warning at Color_Mapper.sv(97): incomplete case statement has no default case item" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(344) " "Verilog HDL assignment warning at Color_Mapper.sv(344): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(345) " "Verilog HDL assignment warning at Color_Mapper.sv(345): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(346) " "Verilog HDL assignment warning at Color_Mapper.sv(346): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(347) " "Verilog HDL assignment warning at Color_Mapper.sv(347): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(348) " "Verilog HDL assignment warning at Color_Mapper.sv(348): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(349) " "Verilog HDL assignment warning at Color_Mapper.sv(349): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(350) " "Verilog HDL assignment warning at Color_Mapper.sv(350): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(351) " "Verilog HDL assignment warning at Color_Mapper.sv(351): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(352) " "Verilog HDL assignment warning at Color_Mapper.sv(352): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Color_Mapper.sv(343) " "Verilog HDL Case Statement warning at Color_Mapper.sv(343): incomplete case statement has no default case item" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 343 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(379) " "Verilog HDL assignment warning at Color_Mapper.sv(379): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(380) " "Verilog HDL assignment warning at Color_Mapper.sv(380): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(381) " "Verilog HDL assignment warning at Color_Mapper.sv(381): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(382) " "Verilog HDL assignment warning at Color_Mapper.sv(382): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(383) " "Verilog HDL assignment warning at Color_Mapper.sv(383): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(384) " "Verilog HDL assignment warning at Color_Mapper.sv(384): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(385) " "Verilog HDL assignment warning at Color_Mapper.sv(385): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(386) " "Verilog HDL assignment warning at Color_Mapper.sv(386): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(387) " "Verilog HDL assignment warning at Color_Mapper.sv(387): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Color_Mapper.sv(378) " "Verilog HDL Case Statement warning at Color_Mapper.sv(378): incomplete case statement has no default case item" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 378 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651744677696 "|lab62|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_rom_right color_mapper:cm\|pacman_rom_right:pac_right " "Elaborating entity \"pacman_rom_right\" for hierarchy \"color_mapper:cm\|pacman_rom_right:pac_right\"" {  } { { "Color_Mapper.sv" "pac_right" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_rom_up color_mapper:cm\|pacman_rom_up:top_pac " "Elaborating entity \"pacman_rom_up\" for hierarchy \"color_mapper:cm\|pacman_rom_up:top_pac\"" {  } { { "Color_Mapper.sv" "top_pac" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_rom_closed color_mapper:cm\|pacman_rom_closed:pacclosed " "Elaborating entity \"pacman_rom_closed\" for hierarchy \"color_mapper:cm\|pacman_rom_closed:pacclosed\"" {  } { { "Color_Mapper.sv" "pacclosed" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost color_mapper:cm\|ghost:ghost_red " "Elaborating entity \"ghost\" for hierarchy \"color_mapper:cm\|ghost:ghost_red\"" {  } { { "Color_Mapper.sv" "ghost_red" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_on color_mapper:cm\|ghost_on:go " "Elaborating entity \"ghost_on\" for hierarchy \"color_mapper:cm\|ghost_on:go\"" {  } { { "Color_Mapper.sv" "go" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:cm\|font_rom:game_over " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:cm\|font_rom:game_over\"" {  } { { "Color_Mapper.sv" "game_over" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fruit color_mapper:cm\|fruit:f1 " "Elaborating entity \"fruit\" for hierarchy \"color_mapper:cm\|fruit:f1\"" {  } { { "Color_Mapper.sv" "f1" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot color_mapper:cm\|dot:d1 " "Elaborating entity \"dot\" for hierarchy \"color_mapper:cm\|dot:d1\"" {  } { { "Color_Mapper.sv" "d1" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman_counter pacman_counter:pc " "Elaborating entity \"pacman_counter\" for hierarchy \"pacman_counter:pc\"" {  } { { "lab62.sv" "pc" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744677746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(24) " "Verilog HDL assignment warning at counter.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651744677753 "|lab62|pacman_counter:pc"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681284 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681285 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681292 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681294 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681295 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681296 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681298 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681299 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681300 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681301 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_left 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_left\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_left" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 664 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681301 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_left"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_left 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_left\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_left" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 664 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681302 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_left"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681302 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681304 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681304 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681305 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_down 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_down\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_down" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 663 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681306 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_down"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "Y_motion sw_down 1 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_down\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "ghost.sv" "sw_down" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 663 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1651744681306 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_down"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681306 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681308 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681308 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681310 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_up 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_up\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_up" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 662 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681310 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_up"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_up 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_up\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_up" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 662 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681310 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_up"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681310 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681312 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681312 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681314 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "X_motion sw_right 1 10 " "Port \"X_motion\" on the entity instantiation of \"sw_right\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "ghost.sv" "sw_right" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 660 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1651744681314 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_right 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_right\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_right" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 660 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681314 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681319 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681321 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681321 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681323 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_left 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_left\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_left" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 664 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681323 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_left"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_left 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_left\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_left" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 664 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681323 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_left"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681323 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681325 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681325 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681327 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_down 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_down\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_down" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 663 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681327 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_down"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "Y_motion sw_down 1 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_down\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "ghost.sv" "sw_down" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 663 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1651744681327 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_down"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681328 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681329 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681329 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681331 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "X_motion sw_up 32 10 " "Port \"X_motion\" on the entity instantiation of \"sw_up\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_up" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 662 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681331 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_up"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_up 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_up\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_up" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 662 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681331 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_up"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681331 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681333 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681333 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681335 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "X_motion sw_right 1 10 " "Port \"X_motion\" on the entity instantiation of \"sw_right\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "ghost.sv" "sw_right" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 660 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1651744681335 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Y_motion sw_right 32 10 " "Port \"Y_motion\" on the entity instantiation of \"sw_right\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "ghost.sv" "sw_right" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 660 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681335 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681339 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681341 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681341 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681343 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681344 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681345 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681346 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681347 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681348 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681349 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681349 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681351 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "addr comb_41 10 9 " "Port \"addr\" on the entity instantiation of \"comb_41\" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651744681352 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "data comb_41 448 480 " "Port \"data\" on the entity instantiation of \"comb_41\" is connected to a signal of width 448. The formal width of the signal in the module is 480.  The extra bits will be left dangling without any fan-out logic." {  } { { "wall.sv" "comb_41" { Text "/home/ece385user/Downloads/finalprojjoystick/wall.sv" 16 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1651744681353 "|lab62|ghost_red:gr|ghost_wall_check:gwc|sprite_wall:sw_right|check_wall:cw|wallData:comb_41"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "44 " "Inferred 44 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pdr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pdr\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pdr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pdr\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pdg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pdg\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pdg\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pdg\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pda\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pda\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_pacman_distance:pda\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_pacman_distance:pda\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lab62.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 245 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "lab62.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 245 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "lab62.sv" "Mult2" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 246 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "lab62.sv" "Mult3" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 246 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "lab62.sv" "Mult4" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "lab62.sv" "Mult5" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|Mult2\"" {  } { { "ghost.sv" "Mult2" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|Mult3\"" {  } { { "ghost.sv" "Mult3" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_red:gr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_red:gr\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|Mult2\"" {  } { { "ghost.sv" "Mult2" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_aqua:ga\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_aqua:ga\|Mult3\"" {  } { { "ghost.sv" "Mult3" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_up\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_down\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_left\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|four_direction_distance:fdd\|ghost_pacman_distance:pd_right\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|Mult0\"" {  } { { "ghost.sv" "Mult0" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|Mult1\"" {  } { { "ghost.sv" "Mult1" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|Mult2\"" {  } { { "ghost.sv" "Mult2" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ghost_green:gg\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ghost_green:gg\|Mult3\"" {  } { { "ghost.sv" "Mult3" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744732343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651744732343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_pacman_distance:pdr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ghost_pacman_distance:pdr\|lpm_mult:Mult0\"" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_pacman_distance:pdr\|lpm_mult:Mult0 " "Instantiated megafunction \"ghost_pacman_distance:pdr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732389 ""}  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 689 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_divide:Mod2\"" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_divide:Mod2 " "Instantiated megafunction \"color_mapper:cm\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732502 ""}  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:cm\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732676 ""}  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:cm\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732726 ""}  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:cm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732820 ""}  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/Color_Mapper.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/lpm_divide_0vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_eke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732887 ""}  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_red:gr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ghost_red:gr\|lpm_mult:Mult2\"" {  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744732928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_red:gr\|lpm_mult:Mult2 " "Instantiated megafunction \"ghost_red:gr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651744732928 ""}  } { { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651744732928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hns " "Found entity 1: mult_hns" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651744732971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744732971 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult3|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult3|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult2|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 302 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult2|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult1|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult1|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult0|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_green:gg\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_green:gg\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 266 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 409 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_green:gg|lpm_mult:Mult0|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult3|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult3|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult2|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 516 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult2|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult1|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult1|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult0|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_aqua:ga\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_aqua:ga\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 480 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 412 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_aqua:ga|lpm_mult:Mult0|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult0|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult0\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult0|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult1|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult1\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 59 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult1|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult3|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult3\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult3|mult_hns:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_mult7\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult2|mult_hns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ghost_red:gr\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8 " "Synthesized away node \"ghost_red:gr\|lpm_mult:Mult2\|mult_hns:auto_generated\|mac_out8\"" {  } { { "db/mult_hns.tdf" "" { Text "/home/ece385user/Downloads/finalprojjoystick/db/mult_hns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 74 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744733343 "|lab62|ghost_red:gr|lpm_mult:Mult2|mult_hns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651744733343 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651744733343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651744751671 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "144 " "Ignored 144 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "144 " "Ignored 144 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651744751770 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651744751770 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651744751810 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651744751810 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 194 -1 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 357 -1 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 148 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 349 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 215 -1 0 } } { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 196 -1 0 } } { "ghost.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ghost.sv" 582 -1 0 } } { "ball.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/ball.sv" 48 -1 0 } } { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62soc/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651744751919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651744751920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651744806251 "|lab62|DRAM_RAS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651744806251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651744806655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651744832726 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"color_mapper:cm\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/ece385user/Downloads/finalprojjoystick/db/alt_u_div_khe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744832787 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651744832787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651744832958 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651744832958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ece385user/Downloads/finalprojjoystick/output_files/lab62.map.smsg " "Generated suppressed messages file /home/ece385user/Downloads/finalprojjoystick/output_files/lab62.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744833036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651744834098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651744834098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "/home/ece385user/Downloads/finalprojjoystick/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651744834883 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651744834883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13497 " "Implemented 13497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13218 " "Implemented 13218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651744834883 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "124 " "Implemented 124 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651744834883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651744834883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1111 " "Peak virtual memory: 1111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651744835180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 05:00:35 2022 " "Processing ended: Thu May  5 05:00:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651744835180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651744835180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651744835180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651744835180 ""}
