module module_0 (
    input [id_1[1 'b0] : id_1] id_2,
    id_3,
    output logic [id_2 : 1 'b0] id_4,
    id_5,
    output id_6 = id_3,
    id_7,
    id_8,
    input id_9,
    id_10,
    input logic id_11,
    id_12
);
  logic [1 'b0 : 1] id_13 (
      .id_9 (id_12),
      .id_12()
  );
  assign id_1 = 1;
endmodule
