/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__DM__MASK, 0x07
.set A__0__DM__SHIFT, 0
.set A__0__DR, CYREG_PRT0_DR
.set A__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A__0__HSIOM_MASK, 0x0000000F
.set A__0__HSIOM_SHIFT, 0
.set A__0__INTCFG, CYREG_PRT0_INTCFG
.set A__0__INTSTAT, CYREG_PRT0_INTSTAT
.set A__0__MASK, 0x01
.set A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A__0__PC, CYREG_PRT0_PC
.set A__0__PC2, CYREG_PRT0_PC2
.set A__0__PORT, 0
.set A__0__PS, CYREG_PRT0_PS
.set A__0__SHIFT, 0
.set A__DR, CYREG_PRT0_DR
.set A__INTCFG, CYREG_PRT0_INTCFG
.set A__INTSTAT, CYREG_PRT0_INTSTAT
.set A__MASK, 0x01
.set A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set A__PC, CYREG_PRT0_PC
.set A__PC2, CYREG_PRT0_PC2
.set A__PORT, 0
.set A__PS, CYREG_PRT0_PS
.set A__SHIFT, 0

/* B */
.set B__0__DM__MASK, 0x1C0
.set B__0__DM__SHIFT, 6
.set B__0__DR, CYREG_PRT0_DR
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set B__0__HSIOM_MASK, 0x00000F00
.set B__0__HSIOM_SHIFT, 8
.set B__0__INTCFG, CYREG_PRT0_INTCFG
.set B__0__INTSTAT, CYREG_PRT0_INTSTAT
.set B__0__MASK, 0x04
.set B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B__0__PC, CYREG_PRT0_PC
.set B__0__PC2, CYREG_PRT0_PC2
.set B__0__PORT, 0
.set B__0__PS, CYREG_PRT0_PS
.set B__0__SHIFT, 2
.set B__DR, CYREG_PRT0_DR
.set B__INTCFG, CYREG_PRT0_INTCFG
.set B__INTSTAT, CYREG_PRT0_INTSTAT
.set B__MASK, 0x04
.set B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set B__PC, CYREG_PRT0_PC
.set B__PC2, CYREG_PRT0_PC2
.set B__PORT, 0
.set B__PS, CYREG_PRT0_PS
.set B__SHIFT, 2

/* ADC */
.set ADC_Bypass__0__DM__MASK, 0xE00000
.set ADC_Bypass__0__DM__SHIFT, 21
.set ADC_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_PRT1_DR
.set ADC_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_PRT1_PC
.set ADC_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_PRT1_PS
.set ADC_Bypass__SHIFT, 7
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 7
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 6
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 5
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_4_PIN, 4
.set ADC_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_C00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_C00
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2CM */
.set I2CM_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set I2CM_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set I2CM_SCB__CTRL, CYREG_SCB1_CTRL
.set I2CM_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set I2CM_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set I2CM_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set I2CM_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set I2CM_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set I2CM_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set I2CM_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set I2CM_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set I2CM_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set I2CM_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set I2CM_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2CM_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2CM_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2CM_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2CM_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2CM_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2CM_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2CM_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2CM_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2CM_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2CM_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2CM_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2CM_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2CM_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2CM_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2CM_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2CM_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2CM_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2CM_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2CM_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2CM_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2CM_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2CM_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2CM_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2CM_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2CM_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2CM_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2CM_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2CM_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2CM_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2CM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2CM_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2CM_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2CM_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2CM_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2CM_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2CM_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2CM_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2CM_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2CM_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2CM_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2CM_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2CM_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2CM_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2CM_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2CM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2CM_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2CM_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2CM_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2CM_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2CM_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2CM_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2CM_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2CM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2CM_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2CM_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2CM_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2CM_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2CM_SCB__SS0_POSISTION, 0
.set I2CM_SCB__SS1_POSISTION, 1
.set I2CM_SCB__SS2_POSISTION, 2
.set I2CM_SCB__SS3_POSISTION, 3
.set I2CM_SCB__STATUS, CYREG_SCB1_STATUS
.set I2CM_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2CM_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2CM_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2CM_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2CM_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2CM_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2CM_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2CM_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set I2CM_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2CM_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2CM_SCB_IRQ__INTC_MASK, 0x800
.set I2CM_SCB_IRQ__INTC_NUMBER, 11
.set I2CM_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2CM_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2CM_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2CM_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2CM_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set I2CM_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2CM_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set I2CM_SCBCLK__ENABLE_MASK, 0x80000000
.set I2CM_SCBCLK__MASK, 0x80000000
.set I2CM_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00
.set I2CM_scl__0__DM__MASK, 0x07
.set I2CM_scl__0__DM__SHIFT, 0
.set I2CM_scl__0__DR, CYREG_PRT3_DR
.set I2CM_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_scl__0__HSIOM_GPIO, 0
.set I2CM_scl__0__HSIOM_I2C, 14
.set I2CM_scl__0__HSIOM_I2C_SCL, 14
.set I2CM_scl__0__HSIOM_MASK, 0x0000000F
.set I2CM_scl__0__HSIOM_SHIFT, 0
.set I2CM_scl__0__HSIOM_SPI, 15
.set I2CM_scl__0__HSIOM_SPI_MOSI, 15
.set I2CM_scl__0__HSIOM_UART, 9
.set I2CM_scl__0__HSIOM_UART_RX, 9
.set I2CM_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_scl__0__MASK, 0x01
.set I2CM_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__0__PC, CYREG_PRT3_PC
.set I2CM_scl__0__PC2, CYREG_PRT3_PC2
.set I2CM_scl__0__PORT, 3
.set I2CM_scl__0__PS, CYREG_PRT3_PS
.set I2CM_scl__0__SHIFT, 0
.set I2CM_scl__DR, CYREG_PRT3_DR
.set I2CM_scl__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_scl__MASK, 0x01
.set I2CM_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__PC, CYREG_PRT3_PC
.set I2CM_scl__PC2, CYREG_PRT3_PC2
.set I2CM_scl__PORT, 3
.set I2CM_scl__PS, CYREG_PRT3_PS
.set I2CM_scl__SHIFT, 0
.set I2CM_sda__0__DM__MASK, 0x38
.set I2CM_sda__0__DM__SHIFT, 3
.set I2CM_sda__0__DR, CYREG_PRT3_DR
.set I2CM_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_sda__0__HSIOM_GPIO, 0
.set I2CM_sda__0__HSIOM_I2C, 14
.set I2CM_sda__0__HSIOM_I2C_SDA, 14
.set I2CM_sda__0__HSIOM_MASK, 0x000000F0
.set I2CM_sda__0__HSIOM_SHIFT, 4
.set I2CM_sda__0__HSIOM_SPI, 15
.set I2CM_sda__0__HSIOM_SPI_MISO, 15
.set I2CM_sda__0__HSIOM_UART, 9
.set I2CM_sda__0__HSIOM_UART_TX, 9
.set I2CM_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_sda__0__MASK, 0x02
.set I2CM_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__0__PC, CYREG_PRT3_PC
.set I2CM_sda__0__PC2, CYREG_PRT3_PC2
.set I2CM_sda__0__PORT, 3
.set I2CM_sda__0__PS, CYREG_PRT3_PS
.set I2CM_sda__0__SHIFT, 1
.set I2CM_sda__DR, CYREG_PRT3_DR
.set I2CM_sda__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_sda__MASK, 0x02
.set I2CM_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__PC, CYREG_PRT3_PC
.set I2CM_sda__PC2, CYREG_PRT3_PC2
.set I2CM_sda__PORT, 3
.set I2CM_sda__PS, CYREG_PRT3_PS
.set I2CM_sda__SHIFT, 1

/* PWM1 */
.set PWM1__0__DM__MASK, 0x1C0
.set PWM1__0__DM__SHIFT, 6
.set PWM1__0__DR, CYREG_PRT1_DR
.set PWM1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWM1__0__HSIOM_MASK, 0x00000F00
.set PWM1__0__HSIOM_SHIFT, 8
.set PWM1__0__INTCFG, CYREG_PRT1_INTCFG
.set PWM1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM1__0__MASK, 0x04
.set PWM1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set PWM1__0__OUT_SEL_SHIFT, 4
.set PWM1__0__OUT_SEL_VAL, -1
.set PWM1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM1__0__PC, CYREG_PRT1_PC
.set PWM1__0__PC2, CYREG_PRT1_PC2
.set PWM1__0__PORT, 1
.set PWM1__0__PS, CYREG_PRT1_PS
.set PWM1__0__SHIFT, 2
.set PWM1__DR, CYREG_PRT1_DR
.set PWM1__INTCFG, CYREG_PRT1_INTCFG
.set PWM1__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM1__MASK, 0x04
.set PWM1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM1__PC, CYREG_PRT1_PC
.set PWM1__PC2, CYREG_PRT1_PC2
.set PWM1__PORT, 1
.set PWM1__PS, CYREG_PRT1_PS
.set PWM1__SHIFT, 2

/* PWM2 */
.set PWM2__0__DM__MASK, 0x07
.set PWM2__0__DM__SHIFT, 0
.set PWM2__0__DR, CYREG_PRT1_DR
.set PWM2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWM2__0__HSIOM_MASK, 0x0000000F
.set PWM2__0__HSIOM_SHIFT, 0
.set PWM2__0__INTCFG, CYREG_PRT1_INTCFG
.set PWM2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM2__0__MASK, 0x01
.set PWM2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set PWM2__0__OUT_SEL_SHIFT, 0
.set PWM2__0__OUT_SEL_VAL, -1
.set PWM2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM2__0__PC, CYREG_PRT1_PC
.set PWM2__0__PC2, CYREG_PRT1_PC2
.set PWM2__0__PORT, 1
.set PWM2__0__PS, CYREG_PRT1_PS
.set PWM2__0__SHIFT, 0
.set PWM2__DR, CYREG_PRT1_DR
.set PWM2__INTCFG, CYREG_PRT1_INTCFG
.set PWM2__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM2__MASK, 0x01
.set PWM2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM2__PC, CYREG_PRT1_PC
.set PWM2__PC2, CYREG_PRT1_PC2
.set PWM2__PORT, 1
.set PWM2__PS, CYREG_PRT1_PS
.set PWM2__SHIFT, 0

/* UART */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A01
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A01
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* PWM_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_2 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* THERM */
.set THERM__0__DM__MASK, 0x1C0000
.set THERM__0__DM__SHIFT, 18
.set THERM__0__DR, CYREG_PRT2_DR
.set THERM__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set THERM__0__HSIOM_MASK, 0x0F000000
.set THERM__0__HSIOM_SHIFT, 24
.set THERM__0__INTCFG, CYREG_PRT2_INTCFG
.set THERM__0__INTSTAT, CYREG_PRT2_INTSTAT
.set THERM__0__MASK, 0x40
.set THERM__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set THERM__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set THERM__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set THERM__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set THERM__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set THERM__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set THERM__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set THERM__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set THERM__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set THERM__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set THERM__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set THERM__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set THERM__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set THERM__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set THERM__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set THERM__0__PC, CYREG_PRT2_PC
.set THERM__0__PC2, CYREG_PRT2_PC2
.set THERM__0__PORT, 2
.set THERM__0__PS, CYREG_PRT2_PS
.set THERM__0__SHIFT, 6
.set THERM__DR, CYREG_PRT2_DR
.set THERM__INTCFG, CYREG_PRT2_INTCFG
.set THERM__INTSTAT, CYREG_PRT2_INTSTAT
.set THERM__MASK, 0x40
.set THERM__PA__CFG0, CYREG_UDB_PA2_CFG0
.set THERM__PA__CFG1, CYREG_UDB_PA2_CFG1
.set THERM__PA__CFG10, CYREG_UDB_PA2_CFG10
.set THERM__PA__CFG11, CYREG_UDB_PA2_CFG11
.set THERM__PA__CFG12, CYREG_UDB_PA2_CFG12
.set THERM__PA__CFG13, CYREG_UDB_PA2_CFG13
.set THERM__PA__CFG14, CYREG_UDB_PA2_CFG14
.set THERM__PA__CFG2, CYREG_UDB_PA2_CFG2
.set THERM__PA__CFG3, CYREG_UDB_PA2_CFG3
.set THERM__PA__CFG4, CYREG_UDB_PA2_CFG4
.set THERM__PA__CFG5, CYREG_UDB_PA2_CFG5
.set THERM__PA__CFG6, CYREG_UDB_PA2_CFG6
.set THERM__PA__CFG7, CYREG_UDB_PA2_CFG7
.set THERM__PA__CFG8, CYREG_UDB_PA2_CFG8
.set THERM__PA__CFG9, CYREG_UDB_PA2_CFG9
.set THERM__PC, CYREG_PRT2_PC
.set THERM__PC2, CYREG_PRT2_PC2
.set THERM__PORT, 2
.set THERM__PS, CYREG_PRT2_PS
.set THERM__SHIFT, 6

/* ACTLED */
.set ACTLED__0__DM__MASK, 0x1C0
.set ACTLED__0__DM__SHIFT, 6
.set ACTLED__0__DR, CYREG_PRT4_DR
.set ACTLED__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set ACTLED__0__HSIOM_MASK, 0x00000F00
.set ACTLED__0__HSIOM_SHIFT, 8
.set ACTLED__0__INTCFG, CYREG_PRT4_INTCFG
.set ACTLED__0__INTSTAT, CYREG_PRT4_INTSTAT
.set ACTLED__0__MASK, 0x04
.set ACTLED__0__PC, CYREG_PRT4_PC
.set ACTLED__0__PC2, CYREG_PRT4_PC2
.set ACTLED__0__PORT, 4
.set ACTLED__0__PS, CYREG_PRT4_PS
.set ACTLED__0__SHIFT, 2
.set ACTLED__DR, CYREG_PRT4_DR
.set ACTLED__INTCFG, CYREG_PRT4_INTCFG
.set ACTLED__INTSTAT, CYREG_PRT4_INTSTAT
.set ACTLED__MASK, 0x04
.set ACTLED__PC, CYREG_PRT4_PC
.set ACTLED__PC2, CYREG_PRT4_PC2
.set ACTLED__PORT, 4
.set ACTLED__PS, CYREG_PRT4_PS
.set ACTLED__SHIFT, 2

/* ERRLED */
.set ERRLED__0__DM__MASK, 0xE00
.set ERRLED__0__DM__SHIFT, 9
.set ERRLED__0__DR, CYREG_PRT4_DR
.set ERRLED__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set ERRLED__0__HSIOM_MASK, 0x0000F000
.set ERRLED__0__HSIOM_SHIFT, 12
.set ERRLED__0__INTCFG, CYREG_PRT4_INTCFG
.set ERRLED__0__INTSTAT, CYREG_PRT4_INTSTAT
.set ERRLED__0__MASK, 0x08
.set ERRLED__0__PC, CYREG_PRT4_PC
.set ERRLED__0__PC2, CYREG_PRT4_PC2
.set ERRLED__0__PORT, 4
.set ERRLED__0__PS, CYREG_PRT4_PS
.set ERRLED__0__SHIFT, 3
.set ERRLED__DR, CYREG_PRT4_DR
.set ERRLED__INTCFG, CYREG_PRT4_INTCFG
.set ERRLED__INTSTAT, CYREG_PRT4_INTSTAT
.set ERRLED__MASK, 0x08
.set ERRLED__PC, CYREG_PRT4_PC
.set ERRLED__PC2, CYREG_PRT4_PC2
.set ERRLED__PORT, 4
.set ERRLED__PS, CYREG_PRT4_PS
.set ERRLED__SHIFT, 3

/* VSENSE */
.set VSENSE__0__DM__MASK, 0x1C0
.set VSENSE__0__DM__SHIFT, 6
.set VSENSE__0__DR, CYREG_PRT2_DR
.set VSENSE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VSENSE__0__HSIOM_MASK, 0x00000F00
.set VSENSE__0__HSIOM_SHIFT, 8
.set VSENSE__0__INTCFG, CYREG_PRT2_INTCFG
.set VSENSE__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VSENSE__0__MASK, 0x04
.set VSENSE__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VSENSE__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VSENSE__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VSENSE__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VSENSE__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VSENSE__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VSENSE__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VSENSE__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VSENSE__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VSENSE__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VSENSE__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VSENSE__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VSENSE__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VSENSE__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VSENSE__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VSENSE__0__PC, CYREG_PRT2_PC
.set VSENSE__0__PC2, CYREG_PRT2_PC2
.set VSENSE__0__PORT, 2
.set VSENSE__0__PS, CYREG_PRT2_PS
.set VSENSE__0__SHIFT, 2
.set VSENSE__DR, CYREG_PRT2_DR
.set VSENSE__INTCFG, CYREG_PRT2_INTCFG
.set VSENSE__INTSTAT, CYREG_PRT2_INTSTAT
.set VSENSE__MASK, 0x04
.set VSENSE__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VSENSE__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VSENSE__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VSENSE__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VSENSE__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VSENSE__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VSENSE__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VSENSE__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VSENSE__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VSENSE__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VSENSE__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VSENSE__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VSENSE__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VSENSE__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VSENSE__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VSENSE__PC, CYREG_PRT2_PC
.set VSENSE__PC2, CYREG_PRT2_PC2
.set VSENSE__PORT, 2
.set VSENSE__PS, CYREG_PRT2_PS
.set VSENSE__SHIFT, 2

/* CHRG_OK */
.set CHRG_OK__0__DM__MASK, 0xE00000
.set CHRG_OK__0__DM__SHIFT, 21
.set CHRG_OK__0__DR, CYREG_PRT0_DR
.set CHRG_OK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CHRG_OK__0__HSIOM_MASK, 0xF0000000
.set CHRG_OK__0__HSIOM_SHIFT, 28
.set CHRG_OK__0__INTCFG, CYREG_PRT0_INTCFG
.set CHRG_OK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set CHRG_OK__0__MASK, 0x80
.set CHRG_OK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CHRG_OK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CHRG_OK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CHRG_OK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CHRG_OK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CHRG_OK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CHRG_OK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CHRG_OK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CHRG_OK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CHRG_OK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CHRG_OK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CHRG_OK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CHRG_OK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CHRG_OK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CHRG_OK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CHRG_OK__0__PC, CYREG_PRT0_PC
.set CHRG_OK__0__PC2, CYREG_PRT0_PC2
.set CHRG_OK__0__PORT, 0
.set CHRG_OK__0__PS, CYREG_PRT0_PS
.set CHRG_OK__0__SHIFT, 7
.set CHRG_OK__DR, CYREG_PRT0_DR
.set CHRG_OK__INTCFG, CYREG_PRT0_INTCFG
.set CHRG_OK__INTSTAT, CYREG_PRT0_INTSTAT
.set CHRG_OK__MASK, 0x80
.set CHRG_OK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CHRG_OK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CHRG_OK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CHRG_OK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CHRG_OK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CHRG_OK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CHRG_OK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CHRG_OK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CHRG_OK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CHRG_OK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CHRG_OK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CHRG_OK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CHRG_OK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CHRG_OK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CHRG_OK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CHRG_OK__PC, CYREG_PRT0_PC
.set CHRG_OK__PC2, CYREG_PRT0_PC2
.set CHRG_OK__PORT, 0
.set CHRG_OK__PS, CYREG_PRT0_PS
.set CHRG_OK__SHIFT, 7

/* CMP_OUT */
.set CMP_OUT__0__DM__MASK, 0xE00
.set CMP_OUT__0__DM__SHIFT, 9
.set CMP_OUT__0__DR, CYREG_PRT0_DR
.set CMP_OUT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CMP_OUT__0__HSIOM_MASK, 0x0000F000
.set CMP_OUT__0__HSIOM_SHIFT, 12
.set CMP_OUT__0__INTCFG, CYREG_PRT0_INTCFG
.set CMP_OUT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set CMP_OUT__0__MASK, 0x08
.set CMP_OUT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CMP_OUT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CMP_OUT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CMP_OUT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CMP_OUT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CMP_OUT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CMP_OUT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CMP_OUT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CMP_OUT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CMP_OUT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CMP_OUT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CMP_OUT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CMP_OUT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CMP_OUT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CMP_OUT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CMP_OUT__0__PC, CYREG_PRT0_PC
.set CMP_OUT__0__PC2, CYREG_PRT0_PC2
.set CMP_OUT__0__PORT, 0
.set CMP_OUT__0__PS, CYREG_PRT0_PS
.set CMP_OUT__0__SHIFT, 3
.set CMP_OUT__DR, CYREG_PRT0_DR
.set CMP_OUT__INTCFG, CYREG_PRT0_INTCFG
.set CMP_OUT__INTSTAT, CYREG_PRT0_INTSTAT
.set CMP_OUT__MASK, 0x08
.set CMP_OUT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CMP_OUT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CMP_OUT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CMP_OUT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CMP_OUT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CMP_OUT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CMP_OUT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CMP_OUT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CMP_OUT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CMP_OUT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CMP_OUT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CMP_OUT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CMP_OUT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CMP_OUT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CMP_OUT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CMP_OUT__PC, CYREG_PRT0_PC
.set CMP_OUT__PC2, CYREG_PRT0_PC2
.set CMP_OUT__PORT, 0
.set CMP_OUT__PS, CYREG_PRT0_PS
.set CMP_OUT__SHIFT, 3

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B01

/* DIM_isr */
.set DIM_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set DIM_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set DIM_isr__INTC_MASK, 0x80000
.set DIM_isr__INTC_NUMBER, 19
.set DIM_isr__INTC_PRIOR_MASK, 0xC0000000
.set DIM_isr__INTC_PRIOR_NUM, 3
.set DIM_isr__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set DIM_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set DIM_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* OC_FLAG */
.set OC_FLAG__0__DM__MASK, 0x38
.set OC_FLAG__0__DM__SHIFT, 3
.set OC_FLAG__0__DR, CYREG_PRT1_DR
.set OC_FLAG__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OC_FLAG__0__HSIOM_MASK, 0x000000F0
.set OC_FLAG__0__HSIOM_SHIFT, 4
.set OC_FLAG__0__INTCFG, CYREG_PRT1_INTCFG
.set OC_FLAG__0__INTSTAT, CYREG_PRT1_INTSTAT
.set OC_FLAG__0__MASK, 0x02
.set OC_FLAG__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OC_FLAG__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OC_FLAG__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OC_FLAG__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OC_FLAG__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OC_FLAG__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OC_FLAG__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OC_FLAG__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OC_FLAG__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OC_FLAG__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OC_FLAG__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OC_FLAG__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OC_FLAG__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OC_FLAG__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OC_FLAG__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OC_FLAG__0__PC, CYREG_PRT1_PC
.set OC_FLAG__0__PC2, CYREG_PRT1_PC2
.set OC_FLAG__0__PORT, 1
.set OC_FLAG__0__PS, CYREG_PRT1_PS
.set OC_FLAG__0__SHIFT, 1
.set OC_FLAG__DR, CYREG_PRT1_DR
.set OC_FLAG__INTCFG, CYREG_PRT1_INTCFG
.set OC_FLAG__INTSTAT, CYREG_PRT1_INTSTAT
.set OC_FLAG__MASK, 0x02
.set OC_FLAG__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OC_FLAG__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OC_FLAG__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OC_FLAG__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OC_FLAG__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OC_FLAG__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OC_FLAG__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OC_FLAG__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OC_FLAG__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OC_FLAG__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OC_FLAG__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OC_FLAG__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OC_FLAG__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OC_FLAG__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OC_FLAG__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OC_FLAG__PC, CYREG_PRT1_PC
.set OC_FLAG__PC2, CYREG_PRT1_PC2
.set OC_FLAG__PORT, 1
.set OC_FLAG__PS, CYREG_PRT1_PS
.set OC_FLAG__SHIFT, 1

/* OTG_VAP */
.set OTG_VAP__0__DM__MASK, 0x1C0000
.set OTG_VAP__0__DM__SHIFT, 18
.set OTG_VAP__0__DR, CYREG_PRT0_DR
.set OTG_VAP__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set OTG_VAP__0__HSIOM_MASK, 0x0F000000
.set OTG_VAP__0__HSIOM_SHIFT, 24
.set OTG_VAP__0__INTCFG, CYREG_PRT0_INTCFG
.set OTG_VAP__0__INTSTAT, CYREG_PRT0_INTSTAT
.set OTG_VAP__0__MASK, 0x40
.set OTG_VAP__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OTG_VAP__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OTG_VAP__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OTG_VAP__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OTG_VAP__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OTG_VAP__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OTG_VAP__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OTG_VAP__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OTG_VAP__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OTG_VAP__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OTG_VAP__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OTG_VAP__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OTG_VAP__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OTG_VAP__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OTG_VAP__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OTG_VAP__0__PC, CYREG_PRT0_PC
.set OTG_VAP__0__PC2, CYREG_PRT0_PC2
.set OTG_VAP__0__PORT, 0
.set OTG_VAP__0__PS, CYREG_PRT0_PS
.set OTG_VAP__0__SHIFT, 6
.set OTG_VAP__DR, CYREG_PRT0_DR
.set OTG_VAP__INTCFG, CYREG_PRT0_INTCFG
.set OTG_VAP__INTSTAT, CYREG_PRT0_INTSTAT
.set OTG_VAP__MASK, 0x40
.set OTG_VAP__PA__CFG0, CYREG_UDB_PA0_CFG0
.set OTG_VAP__PA__CFG1, CYREG_UDB_PA0_CFG1
.set OTG_VAP__PA__CFG10, CYREG_UDB_PA0_CFG10
.set OTG_VAP__PA__CFG11, CYREG_UDB_PA0_CFG11
.set OTG_VAP__PA__CFG12, CYREG_UDB_PA0_CFG12
.set OTG_VAP__PA__CFG13, CYREG_UDB_PA0_CFG13
.set OTG_VAP__PA__CFG14, CYREG_UDB_PA0_CFG14
.set OTG_VAP__PA__CFG2, CYREG_UDB_PA0_CFG2
.set OTG_VAP__PA__CFG3, CYREG_UDB_PA0_CFG3
.set OTG_VAP__PA__CFG4, CYREG_UDB_PA0_CFG4
.set OTG_VAP__PA__CFG5, CYREG_UDB_PA0_CFG5
.set OTG_VAP__PA__CFG6, CYREG_UDB_PA0_CFG6
.set OTG_VAP__PA__CFG7, CYREG_UDB_PA0_CFG7
.set OTG_VAP__PA__CFG8, CYREG_UDB_PA0_CFG8
.set OTG_VAP__PA__CFG9, CYREG_UDB_PA0_CFG9
.set OTG_VAP__PC, CYREG_PRT0_PC
.set OTG_VAP__PC2, CYREG_PRT0_PC2
.set OTG_VAP__PORT, 0
.set OTG_VAP__PS, CYREG_PRT0_PS
.set OTG_VAP__SHIFT, 6

/* QuadDec */
.set QuadDec_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set QuadDec_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set QuadDec_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set QuadDec_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* USB_INT */
.set USB_INT__0__DM__MASK, 0xE00
.set USB_INT__0__DM__SHIFT, 9
.set USB_INT__0__DR, CYREG_PRT2_DR
.set USB_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set USB_INT__0__HSIOM_MASK, 0x0000F000
.set USB_INT__0__HSIOM_SHIFT, 12
.set USB_INT__0__INTCFG, CYREG_PRT2_INTCFG
.set USB_INT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set USB_INT__0__MASK, 0x08
.set USB_INT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set USB_INT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set USB_INT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set USB_INT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set USB_INT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set USB_INT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set USB_INT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set USB_INT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set USB_INT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set USB_INT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set USB_INT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set USB_INT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set USB_INT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set USB_INT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set USB_INT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set USB_INT__0__PC, CYREG_PRT2_PC
.set USB_INT__0__PC2, CYREG_PRT2_PC2
.set USB_INT__0__PORT, 2
.set USB_INT__0__PS, CYREG_PRT2_PS
.set USB_INT__0__SHIFT, 3
.set USB_INT__DR, CYREG_PRT2_DR
.set USB_INT__INTCFG, CYREG_PRT2_INTCFG
.set USB_INT__INTSTAT, CYREG_PRT2_INTSTAT
.set USB_INT__MASK, 0x08
.set USB_INT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set USB_INT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set USB_INT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set USB_INT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set USB_INT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set USB_INT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set USB_INT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set USB_INT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set USB_INT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set USB_INT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set USB_INT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set USB_INT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set USB_INT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set USB_INT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set USB_INT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set USB_INT__PC, CYREG_PRT2_PC
.set USB_INT__PC2, CYREG_PRT2_PC2
.set USB_INT__PORT, 2
.set USB_INT__PS, CYREG_PRT2_PS
.set USB_INT__SHIFT, 3

/* USB_isr */
.set USB_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USB_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USB_isr__INTC_MASK, 0x04
.set USB_isr__INTC_NUMBER, 2
.set USB_isr__INTC_PRIOR_MASK, 0xC00000
.set USB_isr__INTC_PRIOR_NUM, 3
.set USB_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set USB_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USB_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BATT_NTC */
.set BATT_NTC__0__DM__MASK, 0x38000
.set BATT_NTC__0__DM__SHIFT, 15
.set BATT_NTC__0__DR, CYREG_PRT2_DR
.set BATT_NTC__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BATT_NTC__0__HSIOM_MASK, 0x00F00000
.set BATT_NTC__0__HSIOM_SHIFT, 20
.set BATT_NTC__0__INTCFG, CYREG_PRT2_INTCFG
.set BATT_NTC__0__INTSTAT, CYREG_PRT2_INTSTAT
.set BATT_NTC__0__MASK, 0x20
.set BATT_NTC__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BATT_NTC__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BATT_NTC__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BATT_NTC__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BATT_NTC__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BATT_NTC__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BATT_NTC__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BATT_NTC__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BATT_NTC__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BATT_NTC__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BATT_NTC__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BATT_NTC__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BATT_NTC__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BATT_NTC__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BATT_NTC__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BATT_NTC__0__PC, CYREG_PRT2_PC
.set BATT_NTC__0__PC2, CYREG_PRT2_PC2
.set BATT_NTC__0__PORT, 2
.set BATT_NTC__0__PS, CYREG_PRT2_PS
.set BATT_NTC__0__SHIFT, 5
.set BATT_NTC__DR, CYREG_PRT2_DR
.set BATT_NTC__INTCFG, CYREG_PRT2_INTCFG
.set BATT_NTC__INTSTAT, CYREG_PRT2_INTSTAT
.set BATT_NTC__MASK, 0x20
.set BATT_NTC__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BATT_NTC__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BATT_NTC__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BATT_NTC__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BATT_NTC__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BATT_NTC__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BATT_NTC__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BATT_NTC__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BATT_NTC__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BATT_NTC__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BATT_NTC__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BATT_NTC__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BATT_NTC__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BATT_NTC__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BATT_NTC__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BATT_NTC__PC, CYREG_PRT2_PC
.set BATT_NTC__PC2, CYREG_PRT2_PC2
.set BATT_NTC__PORT, 2
.set BATT_NTC__PS, CYREG_PRT2_PS
.set BATT_NTC__SHIFT, 5

/* LATCH_INT */
.set LATCH_INT__0__DM__MASK, 0x38
.set LATCH_INT__0__DM__SHIFT, 3
.set LATCH_INT__0__DR, CYREG_PRT0_DR
.set LATCH_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LATCH_INT__0__HSIOM_MASK, 0x000000F0
.set LATCH_INT__0__HSIOM_SHIFT, 4
.set LATCH_INT__0__INTCFG, CYREG_PRT0_INTCFG
.set LATCH_INT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LATCH_INT__0__MASK, 0x02
.set LATCH_INT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LATCH_INT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LATCH_INT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LATCH_INT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LATCH_INT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LATCH_INT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LATCH_INT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LATCH_INT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LATCH_INT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LATCH_INT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LATCH_INT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LATCH_INT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LATCH_INT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LATCH_INT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LATCH_INT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LATCH_INT__0__PC, CYREG_PRT0_PC
.set LATCH_INT__0__PC2, CYREG_PRT0_PC2
.set LATCH_INT__0__PORT, 0
.set LATCH_INT__0__PS, CYREG_PRT0_PS
.set LATCH_INT__0__SHIFT, 1
.set LATCH_INT__DR, CYREG_PRT0_DR
.set LATCH_INT__INTCFG, CYREG_PRT0_INTCFG
.set LATCH_INT__INTSTAT, CYREG_PRT0_INTSTAT
.set LATCH_INT__MASK, 0x02
.set LATCH_INT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LATCH_INT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LATCH_INT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LATCH_INT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LATCH_INT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LATCH_INT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LATCH_INT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LATCH_INT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LATCH_INT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LATCH_INT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LATCH_INT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LATCH_INT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LATCH_INT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LATCH_INT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LATCH_INT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LATCH_INT__PC, CYREG_PRT0_PC
.set LATCH_INT__PC2, CYREG_PRT0_PC2
.set LATCH_INT__PORT, 0
.set LATCH_INT__PS, CYREG_PRT0_PS
.set LATCH_INT__SHIFT, 1

/* LATCH_isr */
.set LATCH_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set LATCH_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set LATCH_isr__INTC_MASK, 0x01
.set LATCH_isr__INTC_NUMBER, 0
.set LATCH_isr__INTC_PRIOR_MASK, 0xC0
.set LATCH_isr__INTC_PRIOR_NUM, 3
.set LATCH_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set LATCH_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set LATCH_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* VBAT_SENSE */
.set VBAT_SENSE__0__DM__MASK, 0x7000
.set VBAT_SENSE__0__DM__SHIFT, 12
.set VBAT_SENSE__0__DR, CYREG_PRT2_DR
.set VBAT_SENSE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VBAT_SENSE__0__HSIOM_MASK, 0x000F0000
.set VBAT_SENSE__0__HSIOM_SHIFT, 16
.set VBAT_SENSE__0__INTCFG, CYREG_PRT2_INTCFG
.set VBAT_SENSE__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VBAT_SENSE__0__MASK, 0x10
.set VBAT_SENSE__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VBAT_SENSE__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VBAT_SENSE__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VBAT_SENSE__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VBAT_SENSE__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VBAT_SENSE__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VBAT_SENSE__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VBAT_SENSE__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VBAT_SENSE__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VBAT_SENSE__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VBAT_SENSE__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VBAT_SENSE__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VBAT_SENSE__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VBAT_SENSE__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VBAT_SENSE__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VBAT_SENSE__0__PC, CYREG_PRT2_PC
.set VBAT_SENSE__0__PC2, CYREG_PRT2_PC2
.set VBAT_SENSE__0__PORT, 2
.set VBAT_SENSE__0__PS, CYREG_PRT2_PS
.set VBAT_SENSE__0__SHIFT, 4
.set VBAT_SENSE__DR, CYREG_PRT2_DR
.set VBAT_SENSE__INTCFG, CYREG_PRT2_INTCFG
.set VBAT_SENSE__INTSTAT, CYREG_PRT2_INTSTAT
.set VBAT_SENSE__MASK, 0x10
.set VBAT_SENSE__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VBAT_SENSE__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VBAT_SENSE__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VBAT_SENSE__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VBAT_SENSE__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VBAT_SENSE__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VBAT_SENSE__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VBAT_SENSE__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VBAT_SENSE__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VBAT_SENSE__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VBAT_SENSE__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VBAT_SENSE__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VBAT_SENSE__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VBAT_SENSE__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VBAT_SENSE__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VBAT_SENSE__PC, CYREG_PRT2_PC
.set VBAT_SENSE__PC2, CYREG_PRT2_PC2
.set VBAT_SENSE__PORT, 2
.set VBAT_SENSE__PS, CYREG_PRT2_PS
.set VBAT_SENSE__SHIFT, 4

/* VBUS_SENSE */
.set VBUS_SENSE__0__DM__MASK, 0xE00000
.set VBUS_SENSE__0__DM__SHIFT, 21
.set VBUS_SENSE__0__DR, CYREG_PRT2_DR
.set VBUS_SENSE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VBUS_SENSE__0__HSIOM_MASK, 0xF0000000
.set VBUS_SENSE__0__HSIOM_SHIFT, 28
.set VBUS_SENSE__0__INTCFG, CYREG_PRT2_INTCFG
.set VBUS_SENSE__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VBUS_SENSE__0__MASK, 0x80
.set VBUS_SENSE__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VBUS_SENSE__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VBUS_SENSE__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VBUS_SENSE__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VBUS_SENSE__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VBUS_SENSE__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VBUS_SENSE__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VBUS_SENSE__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VBUS_SENSE__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VBUS_SENSE__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VBUS_SENSE__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VBUS_SENSE__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VBUS_SENSE__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VBUS_SENSE__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VBUS_SENSE__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VBUS_SENSE__0__PC, CYREG_PRT2_PC
.set VBUS_SENSE__0__PC2, CYREG_PRT2_PC2
.set VBUS_SENSE__0__PORT, 2
.set VBUS_SENSE__0__PS, CYREG_PRT2_PS
.set VBUS_SENSE__0__SHIFT, 7
.set VBUS_SENSE__DR, CYREG_PRT2_DR
.set VBUS_SENSE__INTCFG, CYREG_PRT2_INTCFG
.set VBUS_SENSE__INTSTAT, CYREG_PRT2_INTSTAT
.set VBUS_SENSE__MASK, 0x80
.set VBUS_SENSE__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VBUS_SENSE__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VBUS_SENSE__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VBUS_SENSE__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VBUS_SENSE__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VBUS_SENSE__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VBUS_SENSE__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VBUS_SENSE__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VBUS_SENSE__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VBUS_SENSE__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VBUS_SENSE__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VBUS_SENSE__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VBUS_SENSE__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VBUS_SENSE__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VBUS_SENSE__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VBUS_SENSE__PC, CYREG_PRT2_PC
.set VBUS_SENSE__PC2, CYREG_PRT2_PC2
.set VBUS_SENSE__PORT, 2
.set VBUS_SENSE__PS, CYREG_PRT2_PS
.set VBUS_SENSE__SHIFT, 7

/* Encoder_isr */
.set Encoder_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Encoder_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Encoder_isr__INTC_MASK, 0x10000
.set Encoder_isr__INTC_NUMBER, 16
.set Encoder_isr__INTC_PRIOR_MASK, 0xC0
.set Encoder_isr__INTC_PRIOR_NUM, 3
.set Encoder_isr__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set Encoder_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Encoder_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04A61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
