{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../FPGA_VIVADO.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "xfft_0": ""
    },
    "components": {
      "xfft_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "ip_revision": "12",
        "xci_name": "design_1_xfft_0_0",
        "xci_path": "ip\\design_1_xfft_0_0\\design_1_xfft_0_0.xci",
        "inst_hier_path": "xfft_0"
      }
    }
  }
}