library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity comparador1bits is
   Port ( A, B : in STD_LOGIC_VECTOR(5 downto 0);
          AeqB : out STD_LOGIC;)
end comparador1bits;

architecture ckt of comparador1bits is

begin
	AeqB <= (A(0) XNOR B(0)) and (A(1) XNOR B(1)) and (A(2) XNOR B(2)) and (A(3) XNOR B(3)) AND  (A(4) XNOR B(4)) AND (A(5) XNOR B(5));
	
end ckt;

