#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 28 22:48:49 2024
# Process ID: 5565
# Current directory: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/Axi_SPI_MySPI_0_0_synth_1
# Command line: vivado -log Axi_SPI_MySPI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Axi_SPI_MySPI_0_0.tcl
# Log file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/Axi_SPI_MySPI_0_0_synth_1/Axi_SPI_MySPI_0_0.vds
# Journal file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/Axi_SPI_MySPI_0_0_synth_1/vivado.jou
# Running On: zachsarch-pc, OS: Linux, CPU Frequency: 5099.392 MHz, CPU Physical cores: 14, Host memory: 33385 MB
#-----------------------------------------------------------
source Axi_SPI_MySPI_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zach/ip_repo/MySPI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zach/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Axi_SPI_MySPI_0_0
Command: synth_design -top Axi_SPI_MySPI_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5705
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.621 ; gain = 403.715 ; free physical = 16055 ; free virtual = 23216
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_MySPI_0_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_MySPI_0_0/synth/Axi_SPI_MySPI_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MySPI_v1_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'MySPI_v1_0_S00_AXI' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'MySPI_v1_0_S00_AXI' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MySPI_v1_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ipshared/acd8/hdl/MySPI_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_MySPI_0_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_MySPI_0_0/synth/Axi_SPI_MySPI_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module MySPI_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2119.590 ; gain = 483.684 ; free physical = 15555 ; free virtual = 22720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2134.434 ; gain = 498.527 ; free physical = 15523 ; free virtual = 22688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2134.434 ; gain = 498.527 ; free physical = 15523 ; free virtual = 22688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2134.434 ; gain = 0.000 ; free physical = 15523 ; free virtual = 22688
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.184 ; gain = 0.000 ; free physical = 15289 ; free virtual = 22467
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2280.219 ; gain = 0.000 ; free physical = 15288 ; free virtual = 22466
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15004 ; free virtual = 22184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15004 ; free virtual = 22184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15004 ; free virtual = 22184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 14987 ; free virtual = 22170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module Axi_SPI_MySPI_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 14936 ; free virtual = 22129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 14938 ; free virtual = 22130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 14938 ; free virtual = 22130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 14938 ; free virtual = 22130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.219 ; gain = 498.527 ; free physical = 15199 ; free virtual = 22396
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.219 ; gain = 644.312 ; free physical = 15199 ; free virtual = 22396
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.219 ; gain = 0.000 ; free physical = 15199 ; free virtual = 22396
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.219 ; gain = 0.000 ; free physical = 16035 ; free virtual = 23231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 21f33960
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2280.219 ; gain = 958.352 ; free physical = 16035 ; free virtual = 23231
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1359.431; main = 1359.431; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2280.188; main = 2280.188; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.195 ; gain = 0.000 ; free physical = 16035 ; free virtual = 23231
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/Axi_SPI_MySPI_0_0_synth_1/Axi_SPI_MySPI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Axi_SPI_MySPI_0_0, cache-ID = 575ba7d621f5ccee
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.195 ; gain = 0.000 ; free physical = 16035 ; free virtual = 23231
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/Axi_SPI_MySPI_0_0_synth_1/Axi_SPI_MySPI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Axi_SPI_MySPI_0_0_utilization_synth.rpt -pb Axi_SPI_MySPI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 22:49:05 2024...
