$date
	Wed Sep 14 11:08:50 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0045 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#4
0"
#8
1"
#12
1!
#16
0"
#20
1"
#24
0!
#28
0"
#32
1"
#36
1!
#40
0"
#44
1"
#48
0!
#52
0"
#56
1"
#60
1!
#64
0"
#68
1"
#72
0!
#76
0"
#80
1"
#84
1!
#88
0"
#92
1"
#96
0!
#100
0"
#104
1"
#108
1!
#112
0"
#116
1"
#120
0!
#124
0"
#128
1"
#132
1!
#136
0"
#140
1"
#144
0!
#148
0"
#152
1"
#156
1!
#160
0"
#164
1"
#168
0!
#172
0"
#176
1"
#180
1!
#184
0"
#188
1"
#192
0!
#196
0"
#200
1"
#204
1!
#208
0"
#212
1"
#216
0!
#220
0"
#224
1"
#228
1!
#232
0"
#236
1"
#240
0!
