
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Wed Dec  4 20:25:59 2024
// Netlist written on Wed Dec  4 20:26:07 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( RGB, external_osc, button, ext_osc_test, VSYNC, HSYNC );
  input  external_osc, button;
  output [5:0] RGB;
  output ext_osc_test, VSYNC, HSYNC;
  wire   \thirdblock.n6035 , \thirdblock.fruit_1_row_9__N_93[1] , \row[1] , 
         \thirdblock.fruit_1_row_9__N_93[0] , \row[0] , 
         \thirdblock.fruit_1_row[1] , \thirdblock.fruit_1_row_2__N_136 , 
         \thirdblock.n5984 , \thirdblock.fruit_2_row_9__N_257[9] , \row[9] , 
         \thirdblock.fruit_2_row_8__N_264 , 
         \thirdblock.fruit_2_row_9__N_257[8] , \row[8] , 
         \thirdblock.fruit_2_row[8] , \thirdblock.fruit_2_row[9] , 
         \thirdblock.n5999 , \thirdblock.fruit_2_col_9__N_309[9] , \col[9] , 
         \thirdblock.fruit_2_col_8__N_316 , 
         \thirdblock.fruit_2_col_9__N_309[8] , \col[8] , 
         \thirdblock.fruit_2_col[8] , \thirdblock.fruit_2_col[9] , 
         \thirdblock.n5981 , \thirdblock.fruit_2_row_9__N_257[7] , \row[7] , 
         \thirdblock.fruit_2_row_6__N_276 , 
         \thirdblock.fruit_2_row_9__N_257[6] , \row[6] , 
         \thirdblock.fruit_2_row[6] , \thirdblock.fruit_2_row[7] , 
         \thirdblock.n5996 , \thirdblock.fruit_2_col_9__N_309[7] , \col[7] , 
         \thirdblock.fruit_2_col_6__N_326 , \RGB_pad[4].vcc , \col[6] , 
         \thirdblock.fruit_2_col[6] , \thirdblock.fruit_2_col[7] , 
         \thirdblock.n5993 , \thirdblock.fruit_2_col_9__N_309[5] , \col[5] , 
         \thirdblock.fruit_2_col_4__N_338 , 
         \thirdblock.fruit_2_col_9__N_309[4] , \col[4] , 
         \thirdblock.fruit_2_col[4] , \thirdblock.fruit_2_col[5] , 
         \thirdblock.n5978 , \thirdblock.fruit_2_row_9__N_257[5] , \row[5] , 
         \thirdblock.fruit_2_row_4__N_288 , 
         \thirdblock.fruit_2_row_9__N_257[4] , \row[4] , 
         \thirdblock.fruit_2_row[4] , \thirdblock.fruit_2_row[5] , 
         \thirdblock.n5975 , \thirdblock.fruit_2_row_9__N_257[3] , \row[3] , 
         \thirdblock.fruit_2_row_2__N_300 , 
         \thirdblock.fruit_2_row_9__N_257[2] , \row[2] , 
         \thirdblock.fruit_2_row[2] , \thirdblock.fruit_2_row[3] , 
         \thirdblock.n5972 , \thirdblock.fruit_2_row_9__N_257[1] , 
         \thirdblock.fruit_2_row_9__N_257[0] , \thirdblock.fruit_2_row[1] , 
         \thirdblock.falling_counter_16__N_536[10] , 
         \thirdblock.falling_counter_16__N_536[9] , \thirdblock.n6140 , 
         \thirdblock.falling_counter[10] , \thirdblock.n3425 , 
         \thirdblock.falling_counter[9] , 
         \thirdblock.falling_counter_0__N_585 , 
         \thirdblock.falling_counter_0__N_586 , clk, \thirdblock.n3427 , 
         \thirdblock.n5990 , \thirdblock.fruit_2_col_9__N_309[3] , \col[3] , 
         \thirdblock.fruit_2_col_2__N_350 , 
         \thirdblock.fruit_2_col_9__N_309[2] , \col[2] , 
         \thirdblock.fruit_2_col[2] , \thirdblock.fruit_2_col[3] , 
         \thirdblock.n5987 , \thirdblock.fruit_2_col_9__N_309[1] , \col[1] , 
         \thirdblock.fruit_2_col_9__N_309[0] , \col[0] , 
         \thirdblock.fruit_2_col[1] , \thirdblock.n6167 , \thirdblock.n3454 , 
         \thirdblock.fruit_3_tl_row[9] , \thirdblock.n57_adj_640[9] , 
         \thirdblock.n6152 , \thirdblock.n3476 , 
         \thirdblock.fruit_2_tl_row[9] , \thirdblock.n57[9] , 
         \thirdblock.falling_counter_16__N_536[16] , 
         \thirdblock.falling_counter_16__N_536[15] , \thirdblock.n6149 , 
         \thirdblock.falling_counter[16] , \thirdblock.n3431 , 
         \thirdblock.falling_counter[15] , \thirdblock.n6116 , 
         \thirdblock.fruit_2_tl_row[8] , \thirdblock.n3474 , 
         \thirdblock.fruit_2_tl_row[7] , \thirdblock.n57[7] , 
         \thirdblock.n57[8] , \thirdblock.n6113 , 
         \thirdblock.fruit_2_tl_row[6] , \thirdblock.n3472 , 
         \thirdblock.fruit_2_tl_row[5] , \thirdblock.n57[5] , 
         \thirdblock.n57[6] , \thirdblock.n6164 , 
         \thirdblock.fruit_3_tl_row[8] , \thirdblock.n3452 , 
         \thirdblock.fruit_3_tl_row[7] , \thirdblock.n57_adj_640[7] , 
         \thirdblock.n57_adj_640[8] , \thirdblock.n6161 , 
         \thirdblock.fruit_3_tl_row[6] , \thirdblock.n3450 , 
         \thirdblock.fruit_3_tl_row[5] , \thirdblock.n57_adj_640[5] , 
         \thirdblock.n57_adj_640[6] , \thirdblock.n6158 , 
         \thirdblock.fruit_3_tl_row[4] , \thirdblock.n3448 , 
         \thirdblock.fruit_3_tl_row[3] , \thirdblock.n57_adj_640[3] , 
         \thirdblock.n57_adj_640[4] , \thirdblock.n6155 , 
         \thirdblock.fruit_3_tl_row[2] , \thirdblock.n3446 , 
         \thirdblock.fruit_3_tl_row[1] , \thirdblock.n57_adj_640[1] , 
         \thirdblock.n57_adj_640[2] , 
         \thirdblock.falling_counter_16__N_536[14] , 
         \thirdblock.falling_counter_16__N_536[13] , \thirdblock.n6146 , 
         \thirdblock.falling_counter[14] , \thirdblock.n3429 , 
         \thirdblock.falling_counter[13] , 
         \thirdblock.falling_counter_16__N_536[8] , 
         \thirdblock.falling_counter_16__N_536[7] , \thirdblock.n6137 , 
         \thirdblock.falling_counter[8] , \thirdblock.n3423 , 
         \thirdblock.falling_counter[7] , \thirdblock.n6110 , 
         \thirdblock.fruit_2_tl_row[4] , \thirdblock.n3470 , 
         \thirdblock.fruit_2_tl_row[3] , \thirdblock.n57[3] , 
         \thirdblock.n57[4] , \thirdblock.n6080 , 
         \thirdblock.fruit_3_row_9__N_422[9] , 
         \thirdblock.fruit_3_row_8__N_429 , 
         \thirdblock.fruit_3_row_9__N_422[8] , \thirdblock.fruit_3_row[8] , 
         \thirdblock.fruit_3_row[9] , \thirdblock.n6017 , 
         \thirdblock.fruit_2_tl_row[2] , \thirdblock.n3468 , 
         \thirdblock.fruit_2_tl_row[1] , \thirdblock.n57[1] , 
         \thirdblock.n57[2] , \thirdblock.n6077 , 
         \thirdblock.fruit_3_row_9__N_422[7] , 
         \thirdblock.fruit_3_row_6__N_441 , 
         \thirdblock.fruit_3_row_9__N_422[6] , \thirdblock.fruit_3_row[6] , 
         \thirdblock.fruit_3_row[7] , \thirdblock.n6074 , 
         \thirdblock.fruit_3_row_9__N_422[5] , 
         \thirdblock.fruit_3_row_4__N_453 , 
         \thirdblock.fruit_3_row_9__N_422[4] , \thirdblock.fruit_3_row[4] , 
         \thirdblock.fruit_3_row[5] , 
         \thirdblock.falling_counter_16__N_536[12] , 
         \thirdblock.falling_counter_16__N_536[11] , \thirdblock.n6143 , 
         \thirdblock.falling_counter[12] , \thirdblock.falling_counter[11] , 
         \thirdblock.n6065 , \thirdblock.n33 , \thirdblock.fruit_3_tl_row[0] , 
         \thirdblock.n57_adj_640[0] , \thirdblock.n6014 , 
         \thirdblock.fruit_2_tl_row[0] , \thirdblock.n57[0] , 
         \thirdblock.n6071 , \thirdblock.fruit_3_row_9__N_422[3] , 
         \thirdblock.fruit_3_row_2__N_465 , 
         \thirdblock.fruit_3_row_9__N_422[2] , \thirdblock.fruit_3_row[2] , 
         \thirdblock.fruit_3_row[3] , 
         \thirdblock.falling_counter_16__N_536[6] , 
         \thirdblock.falling_counter_16__N_536[5] , \thirdblock.n6029 , 
         \thirdblock.falling_counter[6] , \thirdblock.n3421 , 
         \thirdblock.falling_counter[5] , \thirdblock.n6170 , 
         \thirdblock.n3465 , \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.fruit_1_tl_row_8__N_60[9] , \thirdblock.n6068 , 
         \thirdblock.fruit_3_row_9__N_422[1] , 
         \thirdblock.fruit_3_row_9__N_422[0] , \thirdblock.fruit_3_row[1] , 
         \thirdblock.fruit_1_tl_row_8__N_60[8] , \thirdblock.n6131 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n3463 , 
         \thirdblock.fruit_1_tl_row[7] , \thirdblock.fruit_1_tl_row_0__N_80 , 
         \thirdblock.fruit_1_tl_row_0__N_81 , 
         \thirdblock.fruit_1_tl_row_8__N_60[7] , \thirdblock.n6095 , 
         \thirdblock.fruit_3_col_9__N_474[9] , 
         \thirdblock.fruit_3_col_8__N_481 , 
         \thirdblock.fruit_3_col_9__N_474[8] , \thirdblock.fruit_3_col[8] , 
         \thirdblock.fruit_3_col[9] , \thirdblock.fruit_1_tl_row_8__N_60[6] , 
         \thirdblock.n6128 , \thirdblock.fruit_1_tl_row[6] , 
         \thirdblock.n3461 , \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.fruit_1_tl_row_8__N_60[5] , \thirdblock.n6092 , 
         \thirdblock.fruit_3_col_9__N_474[7] , 
         \thirdblock.fruit_3_col_6__N_491 , \thirdblock.fruit_3_col[6] , 
         \thirdblock.fruit_3_col[7] , \thirdblock.n6089 , 
         \thirdblock.fruit_3_col_9__N_474[5] , 
         \thirdblock.fruit_3_col_4__N_503 , 
         \thirdblock.fruit_3_col_9__N_474[4] , \thirdblock.fruit_3_col[4] , 
         \thirdblock.fruit_3_col[5] , \thirdblock.n6125 , 
         \thirdblock.fruit_1_tl_row[4] , \thirdblock.n3459 , 
         \thirdblock.fruit_1_tl_row[3] , 
         \thirdblock.fruit_1_tl_row_8__N_60[3] , 
         \thirdblock.fruit_1_tl_row_8__N_60[4] , 
         \thirdblock.falling_counter_16__N_536[4] , 
         \thirdblock.falling_counter_16__N_536[3] , \thirdblock.n6026 , 
         \thirdblock.falling_counter[4] , \thirdblock.n3419 , 
         \thirdblock.falling_counter[3] , 
         \thirdblock.falling_counter_16__N_536[0] , \thirdblock.n6020 , 
         \thirdblock.falling_counter[0] , \thirdblock.n3417 , 
         \thirdblock.n6062 , \thirdblock.fruit_1_col_9__N_145[9] , 
         \thirdblock.fruit_1_col_8__N_152 , 
         \thirdblock.fruit_1_col_9__N_145[8] , \thirdblock.fruit_1_col[8] , 
         \thirdblock.fruit_1_col[9] , \thirdblock.fruit_1_tl_row_8__N_60[1] , 
         \thirdblock.n6122 , \thirdblock.fruit_1_tl_row[2] , 
         \thirdblock.n3457 , \thirdblock.fruit_1_tl_row[1] , 
         \thirdblock.fruit_1_tl_row_8__N_60[2] , \thirdblock.n6086 , 
         \thirdblock.fruit_3_col_9__N_474[3] , 
         \thirdblock.fruit_3_col_2__N_515 , 
         \thirdblock.fruit_3_col_9__N_474[2] , \thirdblock.fruit_3_col[2] , 
         \thirdblock.fruit_3_col[3] , \thirdblock.n6059 , 
         \thirdblock.fruit_1_col_9__N_145[7] , 
         \thirdblock.fruit_1_col_6__N_162 , \thirdblock.fruit_1_col[6] , 
         \thirdblock.fruit_1_col[7] , \thirdblock.n6056 , 
         \thirdblock.fruit_1_col_9__N_145[5] , 
         \thirdblock.fruit_1_col_4__N_174 , 
         \thirdblock.fruit_1_col_9__N_145[4] , \thirdblock.fruit_1_col[4] , 
         \thirdblock.fruit_1_col[5] , \thirdblock.n6083 , 
         \thirdblock.fruit_3_col_9__N_474[1] , 
         \thirdblock.fruit_3_col_9__N_474[0] , \thirdblock.fruit_3_col[1] , 
         \thirdblock.falling_counter_16__N_536[2] , 
         \thirdblock.falling_counter_16__N_536[1] , \thirdblock.n6023 , 
         \thirdblock.falling_counter[2] , \thirdblock.falling_counter[1] , 
         \thirdblock.n6053 , \thirdblock.fruit_1_col_9__N_145[3] , 
         \thirdblock.fruit_1_col_2__N_186 , 
         \thirdblock.fruit_1_col_9__N_145[2] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_col[3] , \thirdblock.n6047 , 
         \thirdblock.fruit_1_row_9__N_93[9] , 
         \thirdblock.fruit_1_row_8__N_100 , 
         \thirdblock.fruit_1_row_9__N_93[8] , \thirdblock.fruit_1_row[8] , 
         \thirdblock.fruit_1_row[9] , \thirdblock.n6044 , 
         \thirdblock.fruit_1_row_9__N_93[7] , 
         \thirdblock.fruit_1_row_6__N_112 , 
         \thirdblock.fruit_1_row_9__N_93[6] , \thirdblock.fruit_1_row[6] , 
         \thirdblock.fruit_1_row[7] , \thirdblock.fruit_1_tl_row_8__N_60[0] , 
         \thirdblock.n6032 , \thirdblock.fruit_1_tl_row[0] , 
         \thirdblock.n6050 , \thirdblock.fruit_1_col_9__N_145[1] , 
         \thirdblock.fruit_1_col_9__N_145[0] , \thirdblock.fruit_1_col[1] , 
         \thirdblock.n6041 , \thirdblock.fruit_1_row_9__N_93[5] , 
         \thirdblock.fruit_1_row_4__N_124 , 
         \thirdblock.fruit_1_row_9__N_93[4] , \thirdblock.fruit_1_row[4] , 
         \thirdblock.fruit_1_row[5] , \thirdblock.n6038 , 
         \thirdblock.fruit_1_row_9__N_93[3] , 
         \thirdblock.fruit_1_row_9__N_93[2] , \thirdblock.fruit_1_row[2] , 
         \thirdblock.fruit_1_row[3] , \secondblock.row_9__N_1[2] , 
         \secondblock.row_9__N_1[1] , \secondblock.n6005 , \secondblock.n3435 , 
         \secondblock.col_0__N_50 , \secondblock.row_0__N_30 , 
         \secondblock.n3437 , \secondblock.row_9__N_1[0] , \secondblock.n6002 , 
         \secondblock.col_9__N_31[9] , \secondblock.n6107 , 
         \secondblock.n3517 , \secondblock.col_9__N_31[8] , 
         \secondblock.col_9__N_31[7] , \secondblock.n6104 , 
         \secondblock.n3515 , \secondblock.col_9__N_31[6] , 
         \secondblock.col_9__N_31[5] , \secondblock.n6101 , 
         \secondblock.n3513 , \secondblock.col_9__N_31[4] , 
         \secondblock.col_9__N_31[3] , \secondblock.n6098 , 
         \secondblock.n3511 , \secondblock.col_9__N_31[2] , 
         \secondblock.col_9__N_31[1] , \secondblock.n5966 , 
         \secondblock.n3509 , \secondblock.col_9__N_31[0] , 
         \secondblock.n5963 , \secondblock.row_9__N_1[9] , \secondblock.n6134 , 
         \secondblock.n3443 , \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n6119 , \secondblock.n3441 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n6011 , \secondblock.n3439 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n6008 , 
         \thirdblock.fruit_2_tl_col_9__N_227[1] , 
         \thirdblock.fruit_2_tl_col_9__N_227[0] , \fruit_1_tl_col[1] , 
         \thirdblock.n1920 , \thirdblock.n1484[1] , \game_state[2] , 
         \fruit_1_tl_col[0] , \thirdblock.fruit_2_tl_col_0__N_244 , 
         \thirdblock.fruit_2_tl_col[0] , \thirdblock.fruit_2_tl_col[1] , 
         \thirdblock.fruit_3_tl_row_1__N_383 , 
         \thirdblock.fruit_3_tl_row_0__N_385 , \thirdblock.n2164 , 
         \thirdblock.n1835 , \thirdblock.n1837 , \thirdblock.n2167 , 
         \thirdblock.fruit_3_tl_row_0__N_386 , 
         \thirdblock.fruit_3_tl_col_9__N_387[1] , 
         \thirdblock.fruit_3_tl_col_9__N_387[0] , \thirdblock.n1515[1] , 
         \thirdblock.n1512 , \game_state[1] , \thirdblock.n1686[1] , 
         \thirdblock.n1686[0] , \thirdblock.fruit_3_tl_col_0__N_404 , 
         \thirdblock.fruit_3_tl_col[0] , \thirdblock.fruit_3_tl_col[1] , 
         \thirdblock.fruit_2_tl_row_1__N_221 , 
         \thirdblock.fruit_2_tl_row_0__N_224 , \thirdblock.n1852 , 
         \thirdblock.fruit_2_tl_row_0__N_225 , 
         \thirdblock.fruit_2_tl_row_0__N_226 , 
         \thirdblock.fruit_3_type_2__N_405[1] , 
         \thirdblock.fruit_3_type_2__N_405[2] , \thirdblock.fruit_3_type[1] , 
         \thirdblock.fruit_3_type[0] , \thirdblock.fruit_3_type[2] , 
         \thirdblock.fruit_3_type_0__N_412 , 
         \thirdblock.fruit_3_type_1__N_410 , 
         \thirdblock.fruit_2_tl_row_3__N_217 , 
         \thirdblock.fruit_2_tl_row_2__N_219 , \thirdblock.n521 , 
         \thirdblock.n5389 , \thirdblock.n5383 , 
         \thirdblock.fruit_2_tl_row_5__N_213 , 
         \thirdblock.fruit_2_tl_row_4__N_215 , \thirdblock.n2182 , 
         \thirdblock.n2175 , \thirdblock.n5395 , 
         \thirdblock.fruit_2_tl_col_9__N_227[3] , 
         \thirdblock.fruit_2_tl_col_9__N_227[2] , \thirdblock.n4786 , 
         \thirdblock.n1324 , \thirdblock.n4784 , 
         \thirdblock.fruit_2_tl_col[2] , \thirdblock.fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_9__N_227[5] , 
         \thirdblock.fruit_2_tl_col_9__N_227[4] , \thirdblock.n1484[4] , 
         \thirdblock.n4790 , \thirdblock.n4788 , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_2_tl_col_9__N_227[7] , 
         \thirdblock.fruit_2_tl_col_9__N_227[6] , \fruit_1_tl_col[8] , 
         \thirdblock.n4792 , \thirdblock.fruit_2_tl_col[7] , 
         \thirdblock.fruit_2_tl_col[8] , \thirdblock.fruit_3_tl_row_3__N_379 , 
         \thirdblock.fruit_3_tl_row_2__N_381 , \thirdblock.n5377 , 
         \thirdblock.n5365 , \thirdblock.fruit_3_tl_row_5__N_375 , 
         \thirdblock.fruit_3_tl_row_4__N_377 , \thirdblock.n5359 , 
         \thirdblock.n5371 , \thirdblock.fruit_3_tl_row_7__N_371 , 
         \thirdblock.fruit_3_tl_row_6__N_373 , \thirdblock.n5353 , 
         \thirdblock.n2194 , \thirdblock.fruit_3_tl_row_9__N_367 , 
         \thirdblock.fruit_3_tl_row_8__N_369 , \thirdblock.n5401 , 
         \thirdblock.n2188 , \thirdblock.fruit_3_tl_col_9__N_387[3] , 
         \thirdblock.fruit_3_tl_col_9__N_387[2] , \thirdblock.n1686[3] , 
         \thirdblock.n1686[2] , \thirdblock.fruit_3_tl_col[2] , 
         \thirdblock.fruit_3_tl_col[3] , 
         \thirdblock.fruit_3_tl_col_9__N_387[5] , 
         \thirdblock.fruit_3_tl_col_9__N_387[4] , \thirdblock.n1686[5] , 
         \thirdblock.n1515[4] , \thirdblock.n1686[4] , 
         \thirdblock.fruit_3_tl_col[4] , \thirdblock.fruit_3_tl_col[5] , 
         \thirdblock.fruit_3_tl_col_9__N_387[7] , 
         \thirdblock.fruit_3_tl_col_9__N_387[6] , \thirdblock.n1686[7] , 
         \thirdblock.n1686[6] , \thirdblock.fruit_3_tl_col[7] , 
         \thirdblock.fruit_3_tl_col[8] , 
         \thirdblock.fruit_1_tl_row_9__N_58[3] , 
         \thirdblock.fruit_1_tl_row_9__N_58[2] , \thirdblock.n1356 , 
         \thirdblock.fruit_1_tl_row_9__N_58[5] , 
         \thirdblock.fruit_1_tl_row_9__N_58[4] , 
         \thirdblock.fruit_1_tl_row_9__N_58[9] , 
         \thirdblock.fruit_1_tl_row_9__N_58[7] , fruit_1_tl_col_0__N_90, 
         fruit_1_tl_col_1__N_89, n4000, fruit_1_tl_col_3__N_87, 
         fruit_1_tl_col_2__N_88, n1641, \fruit_1_tl_col[3] , 
         \fruit_1_tl_col[2] , fruit_1_tl_col_5__N_85, fruit_1_tl_col_4__N_86, 
         n1639, \fruit_1_tl_col[5] , \fruit_1_tl_col[4] , 
         fruit_1_tl_col_8__N_83, fruit_1_tl_col_7__N_84, \fruit_1_tl_col[7] , 
         \thirdblock.fruit_3.fruit_3_RGB_0__N_419 , 
         \thirdblock.fruit_3.fruit_3_RGB_1__N_418 , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.watermelonRGB[0] , \thirdblock.fruit_3.n5443 , 
         \thirdblock.n750 , \thirdblock.fruit_3.watermelonRGB[1] , 
         \thirdblock.fruit_3.n5449 , \thirdblock.fruit_3.blueberryRGB[1] , 
         \thirdblock.fruit_3_RGB[1] , \thirdblock.fruit_3_RGB[0] , 
         \thirdblock.fruit_3.fruit_3_RGB_3__N_416 , 
         \thirdblock.fruit_3.fruit_3_RGB_2__N_417 , 
         \thirdblock.fruit_3.blueberryRGB[3] , \thirdblock.fruit_3.n5461 , 
         \thirdblock.fruit_3.watermelonRGB[3] , 
         \thirdblock.fruit_3.watermelonRGB[2] , \thirdblock.fruit_3.n5455 , 
         \thirdblock.fruit_3.blueberryRGB[2] , \thirdblock.fruit_3_RGB[2] , 
         \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3.fruit_3_RGB_5__N_414 , 
         \thirdblock.fruit_3.fruit_3_RGB_4__N_415 , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.watermelonRGB[5] , \thirdblock.fruit_3.n5473 , 
         \thirdblock.fruit_3.blueberryRGB[4] , \thirdblock.fruit_3.n5467 , 
         \thirdblock.fruit_3.watermelonRGB[4] , \thirdblock.fruit_3_RGB[4] , 
         \thirdblock.fruit_3_RGB[5] , \thirdblock.fruit_2_RGB_0__N_254 , 
         \thirdblock.fruit_2_RGB_1__N_253 , \thirdblock.watermelonRGB[0] , 
         \thirdblock.blueberryRGB[0] , \thirdblock.n5407 , 
         \thirdblock.fruit_2_type[1] , \thirdblock.blueberryRGB[1] , 
         \thirdblock.n5413 , \thirdblock.watermelonRGB[1] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2_RGB_3__N_251 , \thirdblock.fruit_2_RGB_2__N_252 , 
         \thirdblock.watermelonRGB[3] , \thirdblock.blueberryRGB[3] , 
         \thirdblock.n5425 , \thirdblock.blueberryRGB[2] , \thirdblock.n5419 , 
         \thirdblock.watermelonRGB[2] , \thirdblock.fruit_2_RGB[2] , 
         \thirdblock.fruit_2_RGB[3] , \thirdblock.fruit_2_RGB_5__N_249 , 
         \thirdblock.fruit_2_RGB_4__N_250 , \thirdblock.watermelonRGB[5] , 
         \thirdblock.blueberryRGB[5] , \thirdblock.n5437 , 
         \thirdblock.blueberryRGB[4] , \thirdblock.n5431 , 
         \thirdblock.watermelonRGB[4] , \thirdblock.fruit_2_RGB[4] , 
         \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[1] , \thirdblock.fruit_1_RGB[1] , 
         \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[2] , \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[4] , \thirdblock.fruit_1_RGB[4] , 
         \thirdblock.fruit_1_RGB[5] , \thirdblock.n630 , \thirdblock.n5 , 
         \thirdblock.n5_adj_609 , \thirdblock.n697 , \thirdblock.n4460 , 
         \thirdblock.RGB_c_0_N_602 , \thirdblock.fruit_RGB_3__N_532[5] , 
         \thirdblock.RGB_c_0_N_601 , \thirdblock.n11 , RGB_c_5, 
         \thirdblock.n10_adj_619 , \thirdblock.fruit_2_type_1__N_247[1] , 
         \thirdblock.n395 , \thirdblock.n10 , \thirdblock.n16 , 
         \thirdblock.game_state[0] , \thirdblock.n470 , \thirdblock.n1988 , 
         \thirdblock.game_state_2__N_53 , \thirdblock.n219 , 
         \thirdblock.n5350 , \thirdblock.n4241 , \thirdblock.n3 , 
         \thirdblock.n5347 , \thirdblock.game_state_2__N_52 , 
         \thirdblock.n4456 , \thirdblock.n295 , \thirdblock.n4808 , 
         \thirdblock.n3760 , \thirdblock.n5_adj_606 , \thirdblock.n36 , 
         \thirdblock.fruit_3_type_0__N_413 , \thirdblock.n4_adj_637 , 
         \thirdblock.n3051 , \thirdblock.n20_adj_636 , 
         \thirdblock.game_state_1__N_55 , \thirdblock.fruit_2_type_2__N_245 , 
         \thirdblock.fruit_2_type[2] , \thirdblock.fruit_2_type_1__N_247[3] , 
         \thirdblock.n526 , \thirdblock.fruit_2_type_2__N_246 , 
         \thirdblock.n461 , \thirdblock.n3_adj_638 , \thirdblock.n1354 , 
         \thirdblock.n10_adj_610 , \thirdblock.n474 , \fruit_1_tl_col[9] , 
         \thirdblock.n4795 , RGB_c_2_N_595, \secondblock.n4232 , 
         \secondblock.VSYNC_c_N_604 , \secondblock.n10 , 
         \secondblock.VSYNC_c_N_605 , \thirdblock.n10_adj_620 , 
         \thirdblock.get_row_1_0__N_197 , \thirdblock.get_row_1[0] , 
         \thirdblock.get_col_1_0__N_202 , \thirdblock.get_col_1[0] , 
         \thirdblock.get_col_2_0__N_366 , \thirdblock.get_col_2[0] , 
         \thirdblock.n4807 , \thirdblock.n4776 , \thirdblock.n14 , 
         \thirdblock.n3999 , \thirdblock.fruit_3.orangeRGB[2] , 
         \thirdblock.fruit_3.n1882 , \thirdblock.fruit_3.grapefruitRGB[2] , 
         \thirdblock.fruit_3.orangeRGB[0] , 
         \thirdblock.fruit_3.grapefruitRGB[0] , \thirdblock.n14_adj_612 , 
         \thirdblock.n4239 , \thirdblock.n38 , \thirdblock.n33_adj_611 , 
         \thirdblock.game_state_0__N_57 , \thirdblock.n3_adj_613 , 
         \thirdblock.n6 , \thirdblock.n4_adj_639 , 
         \thirdblock.fruit_RGB_3__N_532[2] , \thirdblock.fruit_RGB[2] , 
         \thirdblock.RGB_c_2_N_596 , RGB_c_2, \thirdblock.game_state_1__N_54 , 
         \thirdblock.n18 , \thirdblock.n20 , \thirdblock.n16_adj_607 , 
         \thirdblock.n4009 , \thirdblock.n4488 , 
         \thirdblock.fruit_RGB_3__N_532[1] , RGB_c_1, 
         \thirdblock.fruit_RGB_3__N_532[0] , RGB_c_0, \thirdblock.n4466 , 
         \thirdblock.n4805 , \thirdblock.n4486 , \thirdblock.n1 , 
         \thirdblock.n3_adj_608 , \thirdblock.fruit_2_type_1__N_247[2] , 
         \thirdblock.orangeRGB[0] , \thirdblock.n1869 , 
         \thirdblock.grapefruitRGB[0] , \thirdblock.fruit_2_type_1__N_247[0] , 
         \thirdblock.n3_adj_616 , \thirdblock.n6_adj_617 , 
         \thirdblock.fruit_3_type_0__N_411 , \thirdblock.n4004 , 
         \thirdblock.n1850 , \thirdblock.fruit_RGB[3] , RGB_c_3, 
         \thirdblock.fruit_RGB_3__N_532[3] , \thirdblock.n4 , 
         \thirdblock.fruit_RGB_3__N_532[4] , RGB_c_4, 
         \thirdblock.get_row_2_0__N_361 , \thirdblock.get_row_2[0] , 
         \thirdblock.n953 , \thirdblock.get_row_3_0__N_526 , 
         \thirdblock.get_row_3[0] , \thirdblock.get_col_3_0__N_531 , 
         \thirdblock.get_col_3[0] , \thirdblock.n528 , \thirdblock.n3069 , 
         \thirdblock.n4163 , \thirdblock.n4003 , \thirdblock.grapefruitRGB[5] , 
         \thirdblock.orangeRGB[5] , \thirdblock.fruit_3.grapefruitRGB[3] , 
         \thirdblock.fruit_3.orangeRGB[3] , 
         \thirdblock.fruit_3.grapefruitRGB[1] , 
         \thirdblock.fruit_3.orangeRGB[1] , \secondblock.n4 , 
         \secondblock.n3035 , \secondblock.HSYNC_c_N_603 , HSYNC_c, VSYNC_c, 
         \secondblock.n3977 , \thirdblock.n3_adj_614 , \thirdblock.n6_adj_615 , 
         \thirdblock.n8 , \thirdblock.game_state_2__N_51 , 
         \thirdblock.game_state_0__N_56 , \thirdblock.n3759 , 
         \thirdblock.button_prev , button_c, \button_c.sig_000.FeedThruLUT , 
         \thirdblock.fruit_3.orangeRGB[5] , 
         \thirdblock.fruit_3.grapefruitRGB[5] , 
         \thirdblock.fruit_3.orangeRGB[4] , 
         \thirdblock.fruit_3.grapefruitRGB[4] , \thirdblock.grapefruitRGB[2] , 
         \thirdblock.orangeRGB[2] , \thirdblock.orangeRGB[1] , 
         \thirdblock.grapefruitRGB[1] , \thirdblock.grapefruitRGB[4] , 
         \thirdblock.orangeRGB[4] , \thirdblock.orangeRGB[3] , 
         \thirdblock.grapefruitRGB[3] , \thirdblock.fruit_2_tl_row_7__N_208 , 
         \thirdblock.n2179 , fruit_1_tl_col_9__N_82, 
         \thirdblock.fruit_2_tl_col[9] , \thirdblock.n1686[8] , 
         \thirdblock.get_row_3[1] , \thirdblock.get_row_3[2] , 
         \thirdblock.get_row_3[3] , \thirdblock.get_row_3[4] , 
         \thirdblock.get_col_3[1] , \thirdblock.get_col_3[2] , 
         \thirdblock.get_col_3[3] , \thirdblock.get_col_3[4] , 
         \thirdblock.get_row_2[1] , \thirdblock.get_row_2[2] , 
         \thirdblock.get_row_2[3] , \thirdblock.get_row_2[4] , 
         \thirdblock.get_col_2[1] , \thirdblock.get_col_2[2] , 
         \thirdblock.get_col_2[3] , \thirdblock.get_col_2[4] , 
         \thirdblock.get_row_1[1] , \thirdblock.get_row_1[2] , 
         \thirdblock.get_row_1[3] , \thirdblock.get_row_1[4] , 
         \thirdblock.get_col_1[1] , \thirdblock.get_col_1[2] , 
         \thirdblock.get_col_1[3] , \thirdblock.get_col_1[4] , 
         \thirdblock.fruit_3_tl_col_9__N_387[8] , 
         \thirdblock.fruit_3_tl_col[9] , 
         \thirdblock.fruit_2_tl_col_9__N_227[8] , 
         \thirdblock.fruit_2_tl_row_8__N_205 , 
         \thirdblock.fruit_2_tl_row_6__N_210 , 
         \thirdblock.fruit_2_tl_row_9__N_203 , \thirdblock.n2176 , 
         external_osc_c, \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n6035 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n6035 ), .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_136 ), .COUT0(\thirdblock.n6035 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( .D1(\thirdblock.n5984 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_264 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_264 ), .CIN1(\thirdblock.n5984 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n5984 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n5999 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_316 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_316 ), .CIN1(\thirdblock.n5999 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n5999 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n5981 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_276 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_276 ), .CIN1(\thirdblock.n5981 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_264 ), .COUT0(\thirdblock.n5981 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n5996 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_326 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_2_col_6__N_326 ), 
    .CIN1(\thirdblock.n5996 ), .F0(\thirdblock.fruit_2_col[6] ), 
    .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_316 ), .COUT0(\thirdblock.n5996 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n5993 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_338 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_338 ), .CIN1(\thirdblock.n5993 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_326 ), .COUT0(\thirdblock.n5993 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n5978 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_288 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_288 ), .CIN1(\thirdblock.n5978 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_276 ), .COUT0(\thirdblock.n5978 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( .D1(\thirdblock.n5975 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_300 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_300 ), .CIN1(\thirdblock.n5975 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_288 ), .COUT0(\thirdblock.n5975 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n5972 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n5972 ), .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_300 ), .COUT0(\thirdblock.n5972 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[9] ), .D1(\thirdblock.n6140 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n3425 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3425 ), .CIN1(\thirdblock.n6140 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_536[9] ), 
    .F1(\thirdblock.falling_counter_16__N_536[10] ), 
    .COUT1(\thirdblock.n3427 ), .COUT0(\thirdblock.n6140 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n5990 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_350 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_350 ), .CIN1(\thirdblock.n5990 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_338 ), .COUT0(\thirdblock.n5990 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n5987 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n5987 ), .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_350 ), .COUT0(\thirdblock.n5987 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n6167 ), 
    .D0(\thirdblock.n3454 ), .B0(\thirdblock.fruit_3_tl_row[9] ), 
    .CIN0(\thirdblock.n3454 ), .CIN1(\thirdblock.n6167 ), 
    .F0(\thirdblock.n57_adj_640[9] ), .COUT0(\thirdblock.n6167 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n6152 ), 
    .D0(\thirdblock.n3476 ), .B0(\thirdblock.fruit_2_tl_row[9] ), 
    .CIN0(\thirdblock.n3476 ), .CIN1(\thirdblock.n6152 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n6152 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[15] ), .D1(\thirdblock.n6149 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n3431 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3431 ), .CIN1(\thirdblock.n6149 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_536[15] ), 
    .F1(\thirdblock.falling_counter_16__N_536[16] ), 
    .COUT0(\thirdblock.n6149 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n6116 ), 
    .B1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.n3474 ), 
    .B0(\thirdblock.fruit_2_tl_row[7] ), .CIN0(\thirdblock.n3474 ), 
    .CIN1(\thirdblock.n6116 ), .F0(\thirdblock.n57[7] ), 
    .F1(\thirdblock.n57[8] ), .COUT1(\thirdblock.n3476 ), 
    .COUT0(\thirdblock.n6116 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n6113 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.n3472 ), 
    .B0(\thirdblock.fruit_2_tl_row[5] ), .CIN0(\thirdblock.n3472 ), 
    .CIN1(\thirdblock.n6113 ), .F0(\thirdblock.n57[5] ), 
    .F1(\thirdblock.n57[6] ), .COUT1(\thirdblock.n3474 ), 
    .COUT0(\thirdblock.n6113 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( .D1(\thirdblock.n6164 ), 
    .B1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.n3452 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), .CIN0(\thirdblock.n3452 ), 
    .CIN1(\thirdblock.n6164 ), .F0(\thirdblock.n57_adj_640[7] ), 
    .F1(\thirdblock.n57_adj_640[8] ), .COUT1(\thirdblock.n3454 ), 
    .COUT0(\thirdblock.n6164 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n6161 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.n3450 ), 
    .B0(\thirdblock.fruit_3_tl_row[5] ), .CIN0(\thirdblock.n3450 ), 
    .CIN1(\thirdblock.n6161 ), .F0(\thirdblock.n57_adj_640[5] ), 
    .F1(\thirdblock.n57_adj_640[6] ), .COUT1(\thirdblock.n3452 ), 
    .COUT0(\thirdblock.n6161 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n6158 ), 
    .B1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.n3448 ), 
    .B0(\thirdblock.fruit_3_tl_row[3] ), .CIN0(\thirdblock.n3448 ), 
    .CIN1(\thirdblock.n6158 ), .F0(\thirdblock.n57_adj_640[3] ), 
    .F1(\thirdblock.n57_adj_640[4] ), .COUT1(\thirdblock.n3450 ), 
    .COUT0(\thirdblock.n6158 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( .D1(\thirdblock.n6155 ), 
    .B1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.n3446 ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), .CIN0(\thirdblock.n3446 ), 
    .CIN1(\thirdblock.n6155 ), .F0(\thirdblock.n57_adj_640[1] ), 
    .F1(\thirdblock.n57_adj_640[2] ), .COUT1(\thirdblock.n3448 ), 
    .COUT0(\thirdblock.n6155 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[13] ), .D1(\thirdblock.n6146 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n3429 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3429 ), .CIN1(\thirdblock.n6146 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_536[13] ), 
    .F1(\thirdblock.falling_counter_16__N_536[14] ), 
    .COUT1(\thirdblock.n3431 ), .COUT0(\thirdblock.n6146 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[7] ), .D1(\thirdblock.n6137 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n3423 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3423 ), .CIN1(\thirdblock.n6137 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_536[7] ), 
    .F1(\thirdblock.falling_counter_16__N_536[8] ), .COUT1(\thirdblock.n3425 ), 
    .COUT0(\thirdblock.n6137 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n6110 ), 
    .B1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n3470 ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .CIN0(\thirdblock.n3470 ), 
    .CIN1(\thirdblock.n6110 ), .F0(\thirdblock.n57[3] ), 
    .F1(\thirdblock.n57[4] ), .COUT1(\thirdblock.n3472 ), 
    .COUT0(\thirdblock.n6110 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n6080 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_3_row_8__N_429 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_3_row_8__N_429 ), .CIN1(\thirdblock.n6080 ), 
    .F0(\thirdblock.fruit_3_row[8] ), .F1(\thirdblock.fruit_3_row[9] ), 
    .COUT0(\thirdblock.n6080 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n6017 ), 
    .B1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.n3468 ), 
    .B0(\thirdblock.fruit_2_tl_row[1] ), .CIN0(\thirdblock.n3468 ), 
    .CIN1(\thirdblock.n6017 ), .F0(\thirdblock.n57[1] ), 
    .F1(\thirdblock.n57[2] ), .COUT1(\thirdblock.n3470 ), 
    .COUT0(\thirdblock.n6017 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( .D1(\thirdblock.n6077 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_3_row_6__N_441 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_3_row_6__N_441 ), .CIN1(\thirdblock.n6077 ), 
    .F0(\thirdblock.fruit_3_row[6] ), .F1(\thirdblock.fruit_3_row[7] ), 
    .COUT1(\thirdblock.fruit_3_row_8__N_429 ), .COUT0(\thirdblock.n6077 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( .D1(\thirdblock.n6074 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_3_row_4__N_453 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_3_row_4__N_453 ), .CIN1(\thirdblock.n6074 ), 
    .F0(\thirdblock.fruit_3_row[4] ), .F1(\thirdblock.fruit_3_row[5] ), 
    .COUT1(\thirdblock.fruit_3_row_6__N_441 ), .COUT0(\thirdblock.n6074 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[11] ), .D1(\thirdblock.n6143 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n3427 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3427 ), .CIN1(\thirdblock.n6143 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_536[11] ), 
    .F1(\thirdblock.falling_counter_16__N_536[12] ), 
    .COUT1(\thirdblock.n3429 ), .COUT0(\thirdblock.n6143 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( .D1(\thirdblock.n6065 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_3_tl_row[0] ), 
    .CIN1(\thirdblock.n6065 ), .F1(\thirdblock.n57_adj_640[0] ), 
    .COUT1(\thirdblock.n3446 ), .COUT0(\thirdblock.n6065 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n6014 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_2_tl_row[0] ), 
    .CIN1(\thirdblock.n6014 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n3468 ), .COUT0(\thirdblock.n6014 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n6071 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_3_row_2__N_465 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_3_row_2__N_465 ), .CIN1(\thirdblock.n6071 ), 
    .F0(\thirdblock.fruit_3_row[2] ), .F1(\thirdblock.fruit_3_row[3] ), 
    .COUT1(\thirdblock.fruit_3_row_4__N_453 ), .COUT0(\thirdblock.n6071 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[5] ), .D1(\thirdblock.n6029 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n3421 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3421 ), .CIN1(\thirdblock.n6029 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_536[5] ), 
    .F1(\thirdblock.falling_counter_16__N_536[6] ), .COUT1(\thirdblock.n3423 ), 
    .COUT0(\thirdblock.n6029 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n6170 ), 
    .D0(\thirdblock.n3465 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CIN0(\thirdblock.n3465 ), .CIN1(\thirdblock.n6170 ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[9] ), .COUT0(\thirdblock.n6170 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n6068 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n6068 ), .F1(\thirdblock.fruit_3_row[1] ), 
    .COUT1(\thirdblock.fruit_3_row_2__N_465 ), .COUT0(\thirdblock.n6068 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[8] ), .D1(\thirdblock.n6131 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n3463 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3463 ), .CIN1(\thirdblock.n6131 ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[8] ), .COUT1(\thirdblock.n3465 ), 
    .COUT0(\thirdblock.n6131 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n6095 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_3_col_8__N_481 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_3_col_8__N_481 ), .CIN1(\thirdblock.n6095 ), 
    .F0(\thirdblock.fruit_3_col[8] ), .F1(\thirdblock.fruit_3_col[9] ), 
    .COUT0(\thirdblock.n6095 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[6] ), .D1(\thirdblock.n6128 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n3461 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3461 ), .CIN1(\thirdblock.n6128 ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[6] ), .COUT1(\thirdblock.n3463 ), 
    .COUT0(\thirdblock.n6128 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n6092 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_3_col_6__N_491 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_3_col_6__N_491 ), 
    .CIN1(\thirdblock.n6092 ), .F0(\thirdblock.fruit_3_col[6] ), 
    .F1(\thirdblock.fruit_3_col[7] ), 
    .COUT1(\thirdblock.fruit_3_col_8__N_481 ), .COUT0(\thirdblock.n6092 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n6089 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_3_col_4__N_503 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_3_col_4__N_503 ), .CIN1(\thirdblock.n6089 ), 
    .F0(\thirdblock.fruit_3_col[4] ), .F1(\thirdblock.fruit_3_col[5] ), 
    .COUT1(\thirdblock.fruit_3_col_6__N_491 ), .COUT0(\thirdblock.n6089 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n6125 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n3459 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CIN0(\thirdblock.n3459 ), 
    .CIN1(\thirdblock.n6125 ), .F0(\thirdblock.fruit_1_tl_row_8__N_60[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[4] ), .COUT1(\thirdblock.n3461 ), 
    .COUT0(\thirdblock.n6125 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[3] ), .D1(\thirdblock.n6026 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n3419 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3419 ), .CIN1(\thirdblock.n6026 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_536[3] ), 
    .F1(\thirdblock.falling_counter_16__N_536[4] ), .COUT1(\thirdblock.n3421 ), 
    .COUT0(\thirdblock.n6026 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[0] ), .D1(\thirdblock.n6020 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[4].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN1(\thirdblock.n6020 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_536[0] ), .COUT1(\thirdblock.n3417 ), 
    .COUT0(\thirdblock.n6020 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n6062 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_1_col_8__N_152 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_1_col_8__N_152 ), .CIN1(\thirdblock.n6062 ), 
    .F0(\thirdblock.fruit_1_col[8] ), .F1(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n6062 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( 
    .DI0(\thirdblock.fruit_1_tl_row_8__N_60[1] ), .D1(\thirdblock.n6122 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n3457 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3457 ), .CIN1(\thirdblock.n6122 ), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[2] ), .COUT1(\thirdblock.n3459 ), 
    .COUT0(\thirdblock.n6122 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n6086 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_3_col_2__N_515 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_3_col_2__N_515 ), .CIN1(\thirdblock.n6086 ), 
    .F0(\thirdblock.fruit_3_col[2] ), .F1(\thirdblock.fruit_3_col[3] ), 
    .COUT1(\thirdblock.fruit_3_col_4__N_503 ), .COUT0(\thirdblock.n6086 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n6059 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_1_col_6__N_162 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_1_col_6__N_162 ), 
    .CIN1(\thirdblock.n6059 ), .F0(\thirdblock.fruit_1_col[6] ), 
    .F1(\thirdblock.fruit_1_col[7] ), 
    .COUT1(\thirdblock.fruit_1_col_8__N_152 ), .COUT0(\thirdblock.n6059 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n6056 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_1_col_4__N_174 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_1_col_4__N_174 ), .CIN1(\thirdblock.n6056 ), 
    .F0(\thirdblock.fruit_1_col[4] ), .F1(\thirdblock.fruit_1_col[5] ), 
    .COUT1(\thirdblock.fruit_1_col_6__N_162 ), .COUT0(\thirdblock.n6056 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n6083 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n6083 ), .F1(\thirdblock.fruit_3_col[1] ), 
    .COUT1(\thirdblock.fruit_3_col_2__N_515 ), .COUT0(\thirdblock.n6083 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[1] ), .D1(\thirdblock.n6023 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n3417 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3417 ), .CIN1(\thirdblock.n6023 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_536[1] ), 
    .F1(\thirdblock.falling_counter_16__N_536[2] ), .COUT1(\thirdblock.n3419 ), 
    .COUT0(\thirdblock.n6023 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n6053 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_1_col_2__N_186 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_1_col_2__N_186 ), .CIN1(\thirdblock.n6053 ), 
    .F0(\thirdblock.fruit_1_col[2] ), .F1(\thirdblock.fruit_1_col[3] ), 
    .COUT1(\thirdblock.fruit_1_col_4__N_174 ), .COUT0(\thirdblock.n6053 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( .D1(\thirdblock.n6047 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_100 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_100 ), .CIN1(\thirdblock.n6047 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n6047 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( .D1(\thirdblock.n6044 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_112 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_112 ), .CIN1(\thirdblock.n6044 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_100 ), .COUT0(\thirdblock.n6044 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[0] ), .D1(\thirdblock.n6032 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN1(\thirdblock.n6032 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[0] ), .COUT1(\thirdblock.n3457 ), 
    .COUT0(\thirdblock.n6032 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n6050 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n6050 ), .F1(\thirdblock.fruit_1_col[1] ), 
    .COUT1(\thirdblock.fruit_1_col_2__N_186 ), .COUT0(\thirdblock.n6050 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n6041 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_124 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_124 ), .CIN1(\thirdblock.n6041 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_112 ), .COUT0(\thirdblock.n6041 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( .D1(\thirdblock.n6038 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_136 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_136 ), .CIN1(\thirdblock.n6038 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_124 ), .COUT0(\thirdblock.n6038 ));
  secondblock_SLICE_57 \secondblock.SLICE_57 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n6005 ), .B1(\row[2] ), .D0(\secondblock.n3435 ), 
    .B0(\row[1] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n3435 ), 
    .CIN1(\secondblock.n6005 ), .Q0(\row[1] ), .Q1(\row[2] ), 
    .F0(\secondblock.row_9__N_1[1] ), .F1(\secondblock.row_9__N_1[2] ), 
    .COUT1(\secondblock.n3437 ), .COUT0(\secondblock.n6005 ));
  secondblock_SLICE_58 \secondblock.SLICE_58 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n6002 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\row[0] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN1(\secondblock.n6002 ), 
    .Q1(\row[0] ), .F1(\secondblock.row_9__N_1[0] ), 
    .COUT1(\secondblock.n3435 ), .COUT0(\secondblock.n6002 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n6107 ), 
    .D0(\secondblock.n3517 ), .C0(\col[9] ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN0(\secondblock.n3517 ), .CIN1(\secondblock.n6107 ), 
    .Q0(\col[9] ), .F0(\secondblock.col_9__N_31[9] ), 
    .COUT0(\secondblock.n6107 ));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n6104 ), .C1(\col[8] ), .D0(\secondblock.n3515 ), 
    .C0(\col[7] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n3515 ), .CIN1(\secondblock.n6104 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\secondblock.col_9__N_31[7] ), 
    .F1(\secondblock.col_9__N_31[8] ), .COUT1(\secondblock.n3517 ), 
    .COUT0(\secondblock.n6104 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n6101 ), .C1(\col[6] ), .D0(\secondblock.n3513 ), 
    .C0(\col[5] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n3513 ), .CIN1(\secondblock.n6101 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\secondblock.col_9__N_31[5] ), 
    .F1(\secondblock.col_9__N_31[6] ), .COUT1(\secondblock.n3515 ), 
    .COUT0(\secondblock.n6101 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n6098 ), .C1(\col[4] ), .D0(\secondblock.n3511 ), 
    .C0(\col[3] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n3511 ), .CIN1(\secondblock.n6098 ), .Q0(\col[3] ), 
    .Q1(\col[4] ), .F0(\secondblock.col_9__N_31[3] ), 
    .F1(\secondblock.col_9__N_31[4] ), .COUT1(\secondblock.n3513 ), 
    .COUT0(\secondblock.n6098 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n5966 ), .C1(\col[2] ), .D0(\secondblock.n3509 ), 
    .C0(\col[1] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n3509 ), .CIN1(\secondblock.n5966 ), .Q0(\col[1] ), 
    .Q1(\col[2] ), .F0(\secondblock.col_9__N_31[1] ), 
    .F1(\secondblock.col_9__N_31[2] ), .COUT1(\secondblock.n3511 ), 
    .COUT0(\secondblock.n5966 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n5963 ), 
    .C1(\col[0] ), .B1(\RGB_pad[4].vcc ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN1(\secondblock.n5963 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n3509 ), 
    .COUT0(\secondblock.n5963 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n6134 ), 
    .D0(\secondblock.n3443 ), .B0(\row[9] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n3443 ), 
    .CIN1(\secondblock.n6134 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n6134 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n6119 ), .B1(\row[8] ), .D0(\secondblock.n3441 ), 
    .B0(\row[7] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n3441 ), 
    .CIN1(\secondblock.n6119 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\secondblock.row_9__N_1[7] ), .F1(\secondblock.row_9__N_1[8] ), 
    .COUT1(\secondblock.n3443 ), .COUT0(\secondblock.n6119 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n6011 ), .B1(\row[6] ), .D0(\secondblock.n3439 ), 
    .B0(\row[5] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n3439 ), 
    .CIN1(\secondblock.n6011 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\secondblock.row_9__N_1[5] ), .F1(\secondblock.row_9__N_1[6] ), 
    .COUT1(\secondblock.n3441 ), .COUT0(\secondblock.n6011 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n6008 ), .B1(\row[4] ), .D0(\secondblock.n3437 ), 
    .B0(\row[3] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n3437 ), 
    .CIN1(\secondblock.n6008 ), .Q0(\row[3] ), .Q1(\row[4] ), 
    .F0(\secondblock.row_9__N_1[3] ), .F1(\secondblock.row_9__N_1[4] ), 
    .COUT1(\secondblock.n3439 ), .COUT0(\secondblock.n6008 ));
  thirdblock_SLICE_69 \thirdblock.SLICE_69 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[1] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[0] ), .D1(\fruit_1_tl_col[1] ), 
    .C1(\thirdblock.n1920 ), .B1(\thirdblock.n1484[1] ), .A1(\game_state[2] ), 
    .D0(\fruit_1_tl_col[0] ), .C0(\thirdblock.n1484[1] ), 
    .B0(\thirdblock.n1920 ), .A0(\game_state[2] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[0] ), .Q1(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[0] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[1] ));
  thirdblock_SLICE_70 \thirdblock.SLICE_70 ( 
    .DI1(\thirdblock.fruit_3_tl_row_1__N_383 ), 
    .DI0(\thirdblock.fruit_3_tl_row_0__N_385 ), .D1(\thirdblock.n2164 ), 
    .C1(\thirdblock.n1835 ), .B1(\thirdblock.n57_adj_640[1] ), 
    .A1(\thirdblock.n1837 ), .D0(\thirdblock.n1837 ), 
    .C0(\thirdblock.n57_adj_640[0] ), .B0(\thirdblock.n1835 ), 
    .A0(\thirdblock.n2167 ), .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[0] ), 
    .Q1(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_385 ), 
    .F1(\thirdblock.fruit_3_tl_row_1__N_383 ));
  thirdblock_SLICE_71 \thirdblock.SLICE_71 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[1] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[0] ), .D1(\thirdblock.n1515[1] ), 
    .C1(\thirdblock.n1512 ), .B1(\game_state[1] ), .A1(\thirdblock.n1686[1] ), 
    .D0(\thirdblock.n1686[0] ), .C0(\thirdblock.n1515[1] ), 
    .B0(\thirdblock.n1512 ), .A0(\game_state[1] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_col[0] ), .Q1(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[0] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[1] ));
  thirdblock_SLICE_75 \thirdblock.SLICE_75 ( 
    .DI1(\thirdblock.fruit_2_tl_row_1__N_221 ), 
    .DI0(\thirdblock.fruit_2_tl_row_0__N_224 ), 
    .D1(\thirdblock.fruit_1_tl_row[1] ), .C1(\thirdblock.n57[1] ), 
    .B1(\thirdblock.n1852 ), .D0(\thirdblock.n57[0] ), 
    .C0(\thirdblock.fruit_1_tl_row[0] ), .A0(\thirdblock.n1852 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[0] ), .Q1(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_224 ), 
    .F1(\thirdblock.fruit_2_tl_row_1__N_221 ));
  thirdblock_SLICE_76 \thirdblock.SLICE_76 ( 
    .DI1(\thirdblock.fruit_3_type_2__N_405[1] ), 
    .DI0(\thirdblock.fruit_3_type_2__N_405[2] ), 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.fruit_3_type[0] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[1] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .CE(\thirdblock.fruit_3_type_0__N_412 ), 
    .LSR(\thirdblock.fruit_3_type_1__N_410 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_type[2] ), .Q1(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.fruit_3_type_2__N_405[2] ), 
    .F1(\thirdblock.fruit_3_type_2__N_405[1] ));
  thirdblock_SLICE_82 \thirdblock.SLICE_82 ( 
    .DI1(\thirdblock.fruit_2_tl_row_3__N_217 ), 
    .DI0(\thirdblock.fruit_2_tl_row_2__N_219 ), .D1(\game_state[1] ), 
    .C1(\game_state[2] ), .B1(\thirdblock.n521 ), .A1(\thirdblock.n5389 ), 
    .D0(\thirdblock.n5383 ), .C0(\thirdblock.n521 ), .B0(\game_state[2] ), 
    .A0(\game_state[1] ), .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[2] ), .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_2__N_219 ), 
    .F1(\thirdblock.fruit_2_tl_row_3__N_217 ));
  thirdblock_SLICE_84 \thirdblock.SLICE_84 ( 
    .DI1(\thirdblock.fruit_2_tl_row_5__N_213 ), 
    .DI0(\thirdblock.fruit_2_tl_row_4__N_215 ), .D1(\game_state[2] ), 
    .C1(\game_state[1] ), .B1(\thirdblock.n2182 ), .A1(\thirdblock.n2175 ), 
    .D0(\game_state[1] ), .C0(\game_state[2] ), .B0(\thirdblock.n521 ), 
    .A0(\thirdblock.n5395 ), .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_row[4] ), 
    .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_4__N_215 ), 
    .F1(\thirdblock.fruit_2_tl_row_5__N_213 ));
  thirdblock_SLICE_89 \thirdblock.SLICE_89 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[3] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[2] ), .D1(\thirdblock.n4786 ), 
    .C1(\game_state[2] ), .B1(\thirdblock.n1324 ), .A1(\game_state[1] ), 
    .D0(\game_state[1] ), .C0(\thirdblock.n1324 ), .B0(\game_state[2] ), 
    .A0(\thirdblock.n4784 ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[2] ), 
    .Q1(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[2] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[3] ));
  thirdblock_SLICE_91 \thirdblock.SLICE_91 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[5] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[4] ), .D1(\thirdblock.n1324 ), 
    .C1(\game_state[2] ), .B1(\thirdblock.n1484[4] ), .A1(\thirdblock.n4790 ), 
    .D0(\game_state[2] ), .C0(\thirdblock.n4788 ), .B0(\thirdblock.n1484[4] ), 
    .A0(\thirdblock.n1324 ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[4] ), 
    .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[4] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[5] ));
  thirdblock_SLICE_93 \thirdblock.SLICE_93 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[7] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[6] ), .D1(\fruit_1_tl_col[8] ), 
    .C1(\thirdblock.n1920 ), .B1(\thirdblock.n1484[1] ), .A1(\game_state[2] ), 
    .D0(\thirdblock.n4792 ), .C0(\thirdblock.n1324 ), .B0(\game_state[2] ), 
    .A0(\game_state[1] ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[7] ), .Q1(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[6] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[7] ));
  thirdblock_SLICE_97 \thirdblock.SLICE_97 ( 
    .DI1(\thirdblock.fruit_3_tl_row_3__N_379 ), 
    .DI0(\thirdblock.fruit_3_tl_row_2__N_381 ), .D1(\thirdblock.n1835 ), 
    .C1(\thirdblock.n5377 ), .B1(\thirdblock.n57_adj_640[3] ), 
    .A1(\game_state[2] ), .D0(\game_state[2] ), .C0(\thirdblock.n1835 ), 
    .B0(\thirdblock.n57_adj_640[2] ), .A0(\thirdblock.n5365 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[2] ), .Q1(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_tl_row_2__N_381 ), 
    .F1(\thirdblock.fruit_3_tl_row_3__N_379 ));
  thirdblock_SLICE_99 \thirdblock.SLICE_99 ( 
    .DI1(\thirdblock.fruit_3_tl_row_5__N_375 ), 
    .DI0(\thirdblock.fruit_3_tl_row_4__N_377 ), .D1(\thirdblock.n5359 ), 
    .C1(\thirdblock.n57_adj_640[5] ), .B1(\thirdblock.n1835 ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n57_adj_640[4] ), 
    .C0(\thirdblock.n5371 ), .B0(\game_state[2] ), .A0(\thirdblock.n1835 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[4] ), .Q1(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_tl_row_4__N_377 ), 
    .F1(\thirdblock.fruit_3_tl_row_5__N_375 ));
  thirdblock_SLICE_101 \thirdblock.SLICE_101 ( 
    .DI1(\thirdblock.fruit_3_tl_row_7__N_371 ), 
    .DI0(\thirdblock.fruit_3_tl_row_6__N_373 ), .D1(\thirdblock.n5353 ), 
    .C1(\thirdblock.n1835 ), .B1(\thirdblock.n57_adj_640[7] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n2194 ), .C0(\thirdblock.n1837 ), 
    .B0(\thirdblock.n1835 ), .A0(\thirdblock.n57_adj_640[6] ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[6] ), .Q1(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_tl_row_6__N_373 ), 
    .F1(\thirdblock.fruit_3_tl_row_7__N_371 ));
  thirdblock_SLICE_103 \thirdblock.SLICE_103 ( 
    .DI1(\thirdblock.fruit_3_tl_row_9__N_367 ), 
    .DI0(\thirdblock.fruit_3_tl_row_8__N_369 ), .D1(\thirdblock.n5401 ), 
    .C1(\thirdblock.n1835 ), .B1(\thirdblock.n57_adj_640[9] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n1837 ), 
    .C0(\thirdblock.n57_adj_640[8] ), .B0(\thirdblock.n1835 ), 
    .A0(\thirdblock.n2188 ), .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[8] ), 
    .Q1(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_369 ), 
    .F1(\thirdblock.fruit_3_tl_row_9__N_367 ));
  thirdblock_SLICE_106 \thirdblock.SLICE_106 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[3] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[2] ), .D1(\thirdblock.n1686[3] ), 
    .C1(\thirdblock.n1512 ), .B1(\game_state[2] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.n1512 ), .C0(\game_state[2] ), .B0(\thirdblock.n1686[2] ), 
    .A0(\game_state[1] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_col[2] ), .Q1(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[2] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[3] ));
  thirdblock_SLICE_108 \thirdblock.SLICE_108 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[5] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[4] ), .D1(\thirdblock.n1686[5] ), 
    .C1(\game_state[1] ), .B1(\thirdblock.n1515[4] ), .A1(\thirdblock.n1512 ), 
    .D0(\game_state[1] ), .C0(\thirdblock.n1686[4] ), .B0(\thirdblock.n1512 ), 
    .A0(\thirdblock.n1515[4] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[4] ), 
    .Q1(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[4] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[5] ));
  thirdblock_SLICE_110 \thirdblock.SLICE_110 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[7] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[6] ), .D1(\game_state[1] ), 
    .C1(\thirdblock.n1512 ), .B1(\thirdblock.n1686[7] ), 
    .A1(\thirdblock.n1515[1] ), .D0(\thirdblock.n1512 ), 
    .C0(\thirdblock.n1686[6] ), .B0(\game_state[2] ), .A0(\game_state[1] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_col[7] ), .Q1(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[6] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[7] ));
  thirdblock_SLICE_117 \thirdblock.SLICE_117 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[3] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_60[3] ), .C1(\thirdblock.n1356 ), 
    .B1(\game_state[2] ), .A1(\game_state[1] ), .D0(\game_state[1] ), 
    .C0(\game_state[2] ), .B0(\thirdblock.n1356 ), 
    .A0(\thirdblock.fruit_1_tl_row_8__N_60[2] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[2] ), .Q1(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[3] ));
  thirdblock_SLICE_119 \thirdblock.SLICE_119 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[5] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_60[5] ), .C1(\thirdblock.n1356 ), 
    .B1(\game_state[2] ), .A1(\game_state[1] ), .D0(\game_state[1] ), 
    .C0(\game_state[2] ), .B0(\thirdblock.n1356 ), 
    .A0(\thirdblock.fruit_1_tl_row_8__N_60[4] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[4] ), .Q1(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[5] ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[9] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_60[9] ), .C1(\thirdblock.n1356 ), 
    .B1(\game_state[2] ), .A1(\game_state[1] ), .D0(\game_state[1] ), 
    .C0(\game_state[2] ), .B0(\thirdblock.n1356 ), 
    .A0(\thirdblock.fruit_1_tl_row_8__N_60[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[7] ), .Q1(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[9] ));
  SLICE_124 SLICE_124( .DI1(fruit_1_tl_col_0__N_90), 
    .DI0(fruit_1_tl_col_1__N_89), .D1(\game_state[1] ), 
    .C1(\fruit_1_tl_col[0] ), .B1(\game_state[2] ), .A1(n4000), 
    .D0(\fruit_1_tl_col[1] ), .C0(\game_state[1] ), .B0(n4000), 
    .A0(\game_state[2] ), .CLK(clk), .Q0(\fruit_1_tl_col[1] ), 
    .Q1(\fruit_1_tl_col[0] ), .F0(fruit_1_tl_col_1__N_89), 
    .F1(fruit_1_tl_col_0__N_90));
  SLICE_125 SLICE_125( .DI1(fruit_1_tl_col_3__N_87), 
    .DI0(fruit_1_tl_col_2__N_88), .D1(n4000), .C1(n1641), 
    .B1(\fruit_1_tl_col[3] ), .D0(n1641), .C0(n4000), .B0(\fruit_1_tl_col[2] ), 
    .CLK(clk), .Q0(\fruit_1_tl_col[2] ), .Q1(\fruit_1_tl_col[3] ), 
    .F0(fruit_1_tl_col_2__N_88), .F1(fruit_1_tl_col_3__N_87));
  SLICE_127 SLICE_127( .DI1(fruit_1_tl_col_5__N_85), 
    .DI0(fruit_1_tl_col_4__N_86), .D1(n4000), .C1(n1639), 
    .B1(\fruit_1_tl_col[5] ), .D0(n1639), .C0(n4000), .B0(\fruit_1_tl_col[4] ), 
    .CLK(clk), .Q0(\fruit_1_tl_col[4] ), .Q1(\fruit_1_tl_col[5] ), 
    .F0(fruit_1_tl_col_4__N_86), .F1(fruit_1_tl_col_5__N_85));
  SLICE_129 SLICE_129( .DI1(fruit_1_tl_col_8__N_83), 
    .DI0(fruit_1_tl_col_7__N_84), .D1(n4000), .C1(\fruit_1_tl_col[8] ), 
    .B1(\game_state[2] ), .A1(\game_state[1] ), .D0(n1641), .C0(n4000), 
    .B0(\fruit_1_tl_col[7] ), .CLK(clk), .Q0(\fruit_1_tl_col[7] ), 
    .Q1(\fruit_1_tl_col[8] ), .F0(fruit_1_tl_col_7__N_84), 
    .F1(fruit_1_tl_col_8__N_83));
  thirdblock_fruit_3_SLICE_133 \thirdblock.fruit_3.SLICE_133 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_0__N_419 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_1__N_418 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[0] ), 
    .B1(\thirdblock.fruit_3.n5443 ), .A1(\thirdblock.n750 ), 
    .D0(\thirdblock.n750 ), .C0(\thirdblock.fruit_3.watermelonRGB[1] ), 
    .B0(\thirdblock.fruit_3.n5449 ), .A0(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[1] ), 
    .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_1__N_418 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_0__N_419 ));
  thirdblock_fruit_3_SLICE_134 \thirdblock.fruit_3.SLICE_134 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_3__N_416 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_2__N_417 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[3] ), .C1(\thirdblock.fruit_3.n5461 ), 
    .B1(\thirdblock.fruit_3.watermelonRGB[3] ), .A1(\thirdblock.n750 ), 
    .D0(\thirdblock.n750 ), .C0(\thirdblock.fruit_3.watermelonRGB[2] ), 
    .B0(\thirdblock.fruit_3.n5455 ), .A0(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[2] ), 
    .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_2__N_417 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_3__N_416 ));
  thirdblock_fruit_3_SLICE_136 \thirdblock.fruit_3.SLICE_136 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_5__N_414 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_4__N_415 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .B1(\thirdblock.fruit_3.n5473 ), .A1(\thirdblock.n750 ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[4] ), .C0(\thirdblock.fruit_3.n5467 ), 
    .B0(\thirdblock.fruit_3.watermelonRGB[4] ), .A0(\thirdblock.n750 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[4] ), 
    .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_4__N_415 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_5__N_414 ));
  thirdblock_SLICE_139 \thirdblock.SLICE_139 ( 
    .DI1(\thirdblock.fruit_2_RGB_0__N_254 ), 
    .DI0(\thirdblock.fruit_2_RGB_1__N_253 ), 
    .D1(\thirdblock.watermelonRGB[0] ), .C1(\thirdblock.blueberryRGB[0] ), 
    .B1(\thirdblock.n5407 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[1] ), 
    .B0(\thirdblock.n5413 ), .A0(\thirdblock.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2_RGB_1__N_253 ), 
    .F1(\thirdblock.fruit_2_RGB_0__N_254 ));
  thirdblock_SLICE_140 \thirdblock.SLICE_140 ( 
    .DI1(\thirdblock.fruit_2_RGB_3__N_251 ), 
    .DI0(\thirdblock.fruit_2_RGB_2__N_252 ), 
    .D1(\thirdblock.watermelonRGB[3] ), .C1(\thirdblock.blueberryRGB[3] ), 
    .B1(\thirdblock.n5425 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[2] ), 
    .B0(\thirdblock.n5419 ), .A0(\thirdblock.watermelonRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[2] ), .Q1(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_2_RGB_2__N_252 ), 
    .F1(\thirdblock.fruit_2_RGB_3__N_251 ));
  thirdblock_SLICE_142 \thirdblock.SLICE_142 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_249 ), 
    .DI0(\thirdblock.fruit_2_RGB_4__N_250 ), 
    .D1(\thirdblock.watermelonRGB[5] ), .C1(\thirdblock.blueberryRGB[5] ), 
    .B1(\thirdblock.n5437 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[4] ), 
    .B0(\thirdblock.n5431 ), .A0(\thirdblock.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2_RGB_4__N_250 ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_249 ));
  thirdblock_fruit_1_SLICE_145 \thirdblock.fruit_1.SLICE_145 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[0] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_146 \thirdblock.fruit_1.SLICE_146 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[2] ), .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_148 \thirdblock.fruit_1.SLICE_148 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( .D1(\thirdblock.n1835 ), 
    .C1(\thirdblock.n1837 ), .B1(\thirdblock.fruit_2_tl_row[7] ), 
    .A1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.n1512 ), 
    .C0(\thirdblock.n630 ), .B0(\thirdblock.n5 ), .A0(\game_state[1] ), 
    .F0(\thirdblock.n1837 ), .F1(\thirdblock.n5353 ));
  thirdblock_SLICE_153 \thirdblock.SLICE_153 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n1512 ), .D0(\thirdblock.n5_adj_609 ), 
    .C0(\thirdblock.n697 ), .B0(\thirdblock.n630 ), .A0(\thirdblock.n5 ), 
    .F0(\thirdblock.n1512 ), .F1(\thirdblock.n4460 ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( .D1(\thirdblock.RGB_c_0_N_602 ), 
    .C1(\thirdblock.fruit_RGB_3__N_532[5] ), .B1(\thirdblock.RGB_c_0_N_601 ), 
    .A1(\thirdblock.fruit_3_RGB[5] ), .D0(\thirdblock.fruit_2_RGB[5] ), 
    .C0(\thirdblock.n11 ), .B0(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[5] ), .F1(RGB_c_5));
  thirdblock_SLICE_155 \thirdblock.SLICE_155 ( .D0(\thirdblock.n10_adj_619 ), 
    .C0(\thirdblock.fruit_3_RGB[3] ), .A0(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.RGB_c_0_N_602 ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( .D1(\thirdblock.n521 ), 
    .C1(\thirdblock.n1852 ), .A1(\game_state[1] ), .D0(\game_state[1] ), 
    .C0(\game_state[2] ), .B0(\thirdblock.fruit_2_type_1__N_247[1] ), 
    .A0(\thirdblock.n395 ), .F0(\thirdblock.n1852 ), .F1(\thirdblock.n2175 ));
  thirdblock_SLICE_158 \thirdblock.SLICE_158 ( .D1(\thirdblock.n10 ), 
    .C1(\thirdblock.n16 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n470 ), .C0(\thirdblock.n1988 ), 
    .B0(\game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n16 ), .F1(\thirdblock.game_state_2__N_53 ));
  thirdblock_SLICE_160 \thirdblock.SLICE_160 ( .D1(\thirdblock.n219 ), 
    .C1(\thirdblock.n5350 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n4241 ), .D0(\game_state[1] ), .C0(\thirdblock.n3 ), 
    .B0(\thirdblock.n5347 ), .A0(\thirdblock.n219 ), .F0(\thirdblock.n5350 ), 
    .F1(\thirdblock.game_state_2__N_52 ));
  thirdblock_SLICE_162 \thirdblock.SLICE_162 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n4456 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[1] ), .D0(\thirdblock.n295 ), .C0(\game_state[2] ), 
    .B0(\thirdblock.n521 ), .F0(\thirdblock.n4456 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_226 ));
  thirdblock_SLICE_164 \thirdblock.SLICE_164 ( .D1(\thirdblock.n219 ), 
    .C1(\thirdblock.n4808 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[1] ), .D0(\thirdblock.n5_adj_609 ), .C0(\thirdblock.n630 ), 
    .B0(\thirdblock.n697 ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n4808 ), .F1(\thirdblock.n3760 ));
  thirdblock_SLICE_166 \thirdblock.SLICE_166 ( .D1(\thirdblock.n5_adj_606 ), 
    .C1(\thirdblock.fruit_3_type_0__N_412 ), .B1(\game_state[2] ), 
    .A1(\thirdblock.fruit_3_type[0] ), .D0(\game_state[2] ), 
    .C0(\thirdblock.n36 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\game_state[1] ), .F0(\thirdblock.fruit_3_type_0__N_412 ), 
    .F1(\thirdblock.fruit_3_type_0__N_413 ));
  thirdblock_SLICE_168 \thirdblock.SLICE_168 ( .D1(\thirdblock.n1988 ), 
    .C1(\thirdblock.n4_adj_637 ), .B1(\thirdblock.n4241 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n3051 ), 
    .C0(\thirdblock.n20_adj_636 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.n219 ), .F0(\thirdblock.n4_adj_637 ), 
    .F1(\thirdblock.game_state_1__N_55 ));
  thirdblock_SLICE_170 \thirdblock.SLICE_170 ( 
    .DI1(\thirdblock.fruit_2_type_2__N_245 ), 
    .D1(\thirdblock.fruit_2_type[2] ), .C1(\game_state[2] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\game_state[1] ), 
    .D0(\game_state[2] ), .C0(\thirdblock.fruit_2_type[2] ), 
    .B0(\thirdblock.fruit_2_type_1__N_247[3] ), .A0(\thirdblock.n526 ), 
    .LSR(\thirdblock.fruit_2_type_2__N_246 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type[2] ), .F0(\thirdblock.fruit_2_type_2__N_246 ), 
    .F1(\thirdblock.fruit_2_type_2__N_245 ));
  thirdblock_SLICE_171 \thirdblock.SLICE_171 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n461 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[1] ), .D0(\thirdblock.fruit_2_type_1__N_247[1] ), 
    .C0(\thirdblock.n395 ), .F0(\thirdblock.n461 ), .F1(\thirdblock.n526 ));
  thirdblock_SLICE_172 \thirdblock.SLICE_172 ( .D1(\thirdblock.n4460 ), 
    .C1(\thirdblock.n3_adj_638 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[1] ), .D0(\thirdblock.n470 ), .C0(\game_state[2] ), 
    .B0(\game_state[1] ), .F0(\thirdblock.n3_adj_638 ), 
    .F1(\thirdblock.fruit_3_tl_col_0__N_404 ));
  thirdblock_SLICE_174 \thirdblock.SLICE_174 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n1356 ), .B1(\game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n395 ), 
    .C0(\thirdblock.n1354 ), .B0(\thirdblock.fruit_2_type_1__N_247[1] ), 
    .A0(\game_state[1] ), .F0(\thirdblock.n1356 ), 
    .F1(\thirdblock.fruit_1_tl_row_0__N_81 ));
  thirdblock_SLICE_176 \thirdblock.SLICE_176 ( 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.n630 ), 
    .B1(\thirdblock.fruit_3_type[2] ), .A1(\thirdblock.fruit_3_type[0] ), 
    .D0(\thirdblock.RGB_c_0_N_602 ), .C0(\thirdblock.fruit_1_RGB[3] ), 
    .B0(\thirdblock.n10_adj_610 ), .A0(\thirdblock.fruit_1_RGB[4] ), 
    .F0(\thirdblock.n630 ), .F1(\thirdblock.n474 ));
  thirdblock_SLICE_177 \thirdblock.SLICE_177 ( .D1(\fruit_1_tl_col[9] ), 
    .C1(\thirdblock.n521 ), .B1(\game_state[1] ), .D0(\thirdblock.n630 ), 
    .C0(\thirdblock.n5_adj_609 ), .B0(\thirdblock.RGB_c_0_N_602 ), 
    .A0(\thirdblock.n11 ), .F0(\thirdblock.n521 ), .F1(\thirdblock.n4795 ));
  secondblock_SLICE_178 \secondblock.SLICE_178 ( .D1(\game_state[2] ), 
    .C1(RGB_c_2_N_595), .B1(\thirdblock.game_state[0] ), .A1(\game_state[1] ), 
    .D0(\secondblock.row_0__N_30 ), .C0(\secondblock.n4232 ), .B0(\row[9] ), 
    .A0(\secondblock.VSYNC_c_N_604 ), .F0(RGB_c_2_N_595), 
    .F1(\thirdblock.RGB_c_0_N_601 ));
  secondblock_SLICE_179 \secondblock.SLICE_179 ( .D1(\row[2] ), .C1(\row[4] ), 
    .B1(\row[9] ), .D0(\row[6] ), .C0(\secondblock.n10 ), .B0(\row[8] ), 
    .A0(\row[9] ), .F0(\secondblock.row_0__N_30 ), 
    .F1(\secondblock.VSYNC_c_N_605 ));
  thirdblock_SLICE_181 \thirdblock.SLICE_181 ( 
    .D1(\thirdblock.fruit_2_RGB[3] ), .C1(\thirdblock.n10_adj_620 ), 
    .A1(\thirdblock.fruit_2_RGB[4] ), .D0(\thirdblock.fruit_2_RGB[0] ), 
    .C0(\thirdblock.fruit_2_RGB[1] ), .B0(\thirdblock.fruit_2_RGB[5] ), 
    .A0(\thirdblock.fruit_2_RGB[2] ), .F0(\thirdblock.n10_adj_620 ), 
    .F1(\thirdblock.n11 ));
  thirdblock_SLICE_182 \thirdblock.SLICE_182 ( 
    .D1(\thirdblock.fruit_1_row[1] ), .C1(\thirdblock.get_row_1_0__N_197 ), 
    .D0(\thirdblock.fruit_1_row[9] ), .C0(\thirdblock.fruit_1_row[7] ), 
    .B0(\thirdblock.fruit_1_row[8] ), .A0(\thirdblock.fruit_1_row[6] ), 
    .F0(\thirdblock.get_row_1_0__N_197 ), .F1(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_184 \thirdblock.SLICE_184 ( 
    .D1(\thirdblock.fruit_1_col[1] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.fruit_1_col[9] ), .C0(\thirdblock.fruit_1_col[8] ), 
    .B0(\thirdblock.fruit_1_col[7] ), .A0(\thirdblock.fruit_1_col[6] ), 
    .F0(\thirdblock.get_col_1_0__N_202 ), .F1(\thirdblock.get_col_1[0] ));
  thirdblock_SLICE_186 \thirdblock.SLICE_186 ( 
    .D1(\thirdblock.fruit_2_col[1] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[9] ), .C0(\thirdblock.fruit_2_col[7] ), 
    .B0(\thirdblock.fruit_2_col[8] ), .A0(\thirdblock.fruit_2_col[6] ), 
    .F0(\thirdblock.get_col_2_0__N_366 ), .F1(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_188 \thirdblock.SLICE_188 ( .D1(\thirdblock.n1988 ), 
    .C1(\thirdblock.n4807 ), .B1(\game_state[2] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.n295 ), .C0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n4807 ), .F1(\thirdblock.n5347 ));
  thirdblock_SLICE_190 \thirdblock.SLICE_190 ( .D1(\thirdblock.n697 ), 
    .C1(\thirdblock.n4776 ), .B1(\thirdblock.n5 ), .A1(\thirdblock.n630 ), 
    .D0(\thirdblock.fruit_3_tl_row[9] ), .C0(\thirdblock.n14 ), 
    .B0(\thirdblock.fruit_3_tl_row[8] ), .A0(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.n4776 ), .F1(\thirdblock.n1988 ));
  thirdblock_SLICE_191 \thirdblock.SLICE_191 ( 
    .D1(\thirdblock.fruit_3_tl_row[5] ), .C1(\thirdblock.n3999 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.fruit_3_tl_row[2] ), 
    .C0(\thirdblock.fruit_3_tl_row[3] ), .B0(\thirdblock.fruit_3_tl_row[4] ), 
    .A0(\thirdblock.fruit_3_tl_row[1] ), .F0(\thirdblock.n3999 ), 
    .F1(\thirdblock.n14 ));
  thirdblock_SLICE_192 \thirdblock.SLICE_192 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[2] ), .C1(\thirdblock.n750 ), 
    .B1(\thirdblock.fruit_3.n1882 ), 
    .A1(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .D0(\thirdblock.fruit_3_type[1] ), .B0(\thirdblock.fruit_3_type[2] ), 
    .F0(\thirdblock.n750 ), .F1(\thirdblock.fruit_3.n5455 ));
  thirdblock_fruit_3_SLICE_193 \thirdblock.fruit_3.SLICE_193 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[0] ), .C1(\thirdblock.fruit_3.n1882 ), 
    .B1(\thirdblock.n750 ), .A1(\thirdblock.fruit_3.grapefruitRGB[0] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[0] ), 
    .F0(\thirdblock.fruit_3.n1882 ), .F1(\thirdblock.fruit_3.n5443 ));
  thirdblock_SLICE_195 \thirdblock.SLICE_195 ( 
    .D1(\thirdblock.fruit_3_RGB[3] ), .C1(\thirdblock.n10_adj_619 ), 
    .B1(\thirdblock.n11 ), .A1(\thirdblock.fruit_3_RGB[5] ), 
    .D0(\thirdblock.fruit_3_RGB[4] ), .C0(\thirdblock.fruit_3_RGB[0] ), 
    .B0(\thirdblock.fruit_3_RGB[1] ), .A0(\thirdblock.fruit_3_RGB[2] ), 
    .F0(\thirdblock.n10_adj_619 ), .F1(\thirdblock.n697 ));
  thirdblock_SLICE_196 \thirdblock.SLICE_196 ( .C1(\thirdblock.n295 ), 
    .B1(\game_state[1] ), .D0(\thirdblock.n295 ), .C0(\game_state[1] ), 
    .F0(\thirdblock.n1484[1] ), .F1(\thirdblock.n1484[4] ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D1(\thirdblock.n470 ), 
    .C1(\thirdblock.n295 ), .B1(\game_state[2] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.fruit_1_tl_row[8] ), .C0(\thirdblock.n14_adj_612 ), 
    .B0(\thirdblock.fruit_1_tl_row[9] ), .A0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.n295 ), .F1(\thirdblock.n20_adj_636 ));
  thirdblock_SLICE_198 \thirdblock.SLICE_198 ( .D1(\thirdblock.n1324 ), 
    .C1(\thirdblock.n4239 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\game_state[2] ), .D0(\thirdblock.n295 ), .C0(\game_state[1] ), 
    .F0(\thirdblock.n4239 ), .F1(\thirdblock.fruit_2_tl_col_0__N_244 ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n38 ), .B1(\thirdblock.n4239 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n470 ), 
    .C0(\thirdblock.n33_adj_611 ), .B0(\game_state[1] ), .F0(\thirdblock.n38 ), 
    .F1(\thirdblock.game_state_0__N_57 ));
  thirdblock_SLICE_201 \thirdblock.SLICE_201 ( .DI1(\thirdblock.n3_adj_613 ), 
    .D1(\game_state[1] ), .C1(\game_state[2] ), 
    .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.fruit_2_type_1__N_247[1] ), .D0(\thirdblock.n395 ), 
    .C0(\thirdblock.fruit_2_type_1__N_247[1] ), .B0(\thirdblock.n521 ), 
    .A0(\game_state[1] ), .LSR(\thirdblock.n6 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_247[1] ), .F0(\thirdblock.n1324 ), 
    .F1(\thirdblock.n3_adj_613 ));
  thirdblock_SLICE_202 \thirdblock.SLICE_202 ( .D1(\game_state[1] ), 
    .C1(\thirdblock.n5 ), .B1(\thirdblock.n630 ), 
    .D0(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n5 ), 
    .F1(\thirdblock.n1354 ));
  thirdblock_SLICE_204 \thirdblock.SLICE_204 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n470 ), .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .C0(\thirdblock.n4_adj_639 ), .B0(\thirdblock.n395 ), 
    .A0(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n470 ), 
    .F1(\thirdblock.n3 ));
  thirdblock_SLICE_206 \thirdblock.SLICE_206 ( 
    .D1(\thirdblock.fruit_3_RGB[2] ), .C1(\thirdblock.fruit_RGB_3__N_532[2] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .D0(\thirdblock.fruit_2_RGB[2] ), 
    .C0(\thirdblock.n11 ), .A0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[2] ), .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_208 \thirdblock.SLICE_208 ( .D0(\thirdblock.RGB_c_2_N_596 ), 
    .C0(\thirdblock.fruit_RGB[2] ), .B0(RGB_c_2_N_595), .F0(RGB_c_2));
  thirdblock_SLICE_209 \thirdblock.SLICE_209 ( 
    .DI1(\thirdblock.game_state_1__N_54 ), .D1(\game_state[2] ), 
    .C1(\thirdblock.game_state[0] ), .A1(\game_state[1] ), 
    .D0(\game_state[1] ), .C0(\game_state[2] ), 
    .B0(\thirdblock.game_state[0] ), .CE(\thirdblock.game_state_1__N_55 ), 
    .CLK(clk), .Q1(\game_state[1] ), .F0(\thirdblock.RGB_c_2_N_596 ), 
    .F1(\thirdblock.game_state_1__N_54 ));
  thirdblock_SLICE_210 \thirdblock.SLICE_210 ( 
    .D1(\thirdblock.falling_counter[14] ), .C1(\thirdblock.n18 ), 
    .B1(\thirdblock.falling_counter[3] ), .A1(\thirdblock.falling_counter[0] ), 
    .D0(\thirdblock.falling_counter[13] ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .B0(\thirdblock.falling_counter[11] ), 
    .A0(\thirdblock.falling_counter[4] ), .F0(\thirdblock.n18 ), 
    .F1(\thirdblock.n20 ));
  thirdblock_SLICE_212 \thirdblock.SLICE_212 ( 
    .D0(\thirdblock.falling_counter[2] ), 
    .C0(\thirdblock.falling_counter[12] ), .F0(\thirdblock.n16_adj_607 ));
  thirdblock_SLICE_213 \thirdblock.SLICE_213 ( 
    .D1(\thirdblock.falling_counter[15] ), .C1(\thirdblock.n4009 ), 
    .B1(\thirdblock.falling_counter[7] ), .A1(\thirdblock.n4488 ), 
    .D0(\thirdblock.falling_counter[6] ), .C0(\thirdblock.n20 ), 
    .B0(\thirdblock.n16_adj_607 ), .A0(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.n4009 ), .F1(\thirdblock.n33 ));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( 
    .D0(\thirdblock.falling_counter[9] ), 
    .C0(\thirdblock.falling_counter[10] ), 
    .B0(\thirdblock.falling_counter[16] ), 
    .A0(\thirdblock.falling_counter[5] ), .F0(\thirdblock.n4488 ));
  thirdblock_SLICE_216 \thirdblock.SLICE_216 ( 
    .D1(\thirdblock.fruit_3_RGB[1] ), .C1(\thirdblock.fruit_RGB_3__N_532[1] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_2_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[1] ), 
    .A0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_532[1] ), 
    .F1(RGB_c_1));
  thirdblock_SLICE_218 \thirdblock.SLICE_218 ( 
    .D1(\thirdblock.fruit_3_RGB[0] ), .C1(\thirdblock.fruit_RGB_3__N_532[0] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_2_RGB[0] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_532[0] ), 
    .F1(RGB_c_0));
  thirdblock_SLICE_221 \thirdblock.SLICE_221 ( 
    .D1(\thirdblock.fruit_1_RGB[4] ), .C1(\thirdblock.n10_adj_610 ), 
    .B1(\thirdblock.n11 ), .A1(\thirdblock.fruit_1_RGB[3] ), 
    .D0(\thirdblock.fruit_1_RGB[0] ), .C0(\thirdblock.fruit_1_RGB[1] ), 
    .B0(\thirdblock.fruit_1_RGB[2] ), .A0(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.n10_adj_610 ), .F1(\thirdblock.n395 ));
  thirdblock_SLICE_222 \thirdblock.SLICE_222 ( 
    .C1(\thirdblock.fruit_3_tl_row[7] ), .D0(\thirdblock.fruit_3_tl_row[7] ), 
    .C0(\thirdblock.fruit_3_tl_row[8] ), .F0(\thirdblock.n4466 ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[7] ));
  thirdblock_SLICE_223 \thirdblock.SLICE_223 ( .D1(\thirdblock.n4805 ), 
    .C1(\thirdblock.n4486 ), .B1(\thirdblock.fruit_3_type[1] ), 
    .A1(\thirdblock.n630 ), .D0(\thirdblock.n4466 ), .C0(\thirdblock.n697 ), 
    .B0(\thirdblock.fruit_3_tl_row[9] ), .A0(\thirdblock.n14 ), 
    .F0(\thirdblock.n4486 ), .F1(\thirdblock.n33_adj_611 ));
  thirdblock_SLICE_224 \thirdblock.SLICE_224 ( .D1(\thirdblock.n1 ), 
    .C1(\thirdblock.fruit_2_type[1] ), .B1(\thirdblock.fruit_3_type[1] ), 
    .A1(\thirdblock.n3_adj_608 ), .D0(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .C0(\thirdblock.fruit_2_type_1__N_247[2] ), 
    .F0(\thirdblock.fruit_2_type[1] ), .F1(\thirdblock.n5_adj_609 ));
  thirdblock_SLICE_225 \thirdblock.SLICE_225 ( .D1(\thirdblock.orangeRGB[0] ), 
    .C1(\thirdblock.n1869 ), .B1(\thirdblock.fruit_2_type[1] ), 
    .A1(\thirdblock.grapefruitRGB[0] ), 
    .D0(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .C0(\thirdblock.fruit_2_type_1__N_247[2] ), 
    .A0(\thirdblock.fruit_2_type_1__N_247[0] ), .F0(\thirdblock.n1869 ), 
    .F1(\thirdblock.n5407 ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( .DI1(\thirdblock.n3_adj_616 ), 
    .D1(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\game_state[2] ), 
    .A1(\game_state[1] ), .D0(\thirdblock.fruit_2_type_1__N_247[1] ), 
    .C0(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .LSR(\thirdblock.n6_adj_617 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .F0(\thirdblock.n1 ), .F1(\thirdblock.n3_adj_616 ));
  thirdblock_SLICE_228 \thirdblock.SLICE_228 ( 
    .DI1(\thirdblock.fruit_3_type_0__N_411 ), 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[0] ), 
    .CE(\thirdblock.fruit_3_type_0__N_412 ), 
    .LSR(\thirdblock.fruit_3_type_0__N_413 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n4805 ), 
    .F1(\thirdblock.fruit_3_type_0__N_411 ));
  thirdblock_SLICE_230 \thirdblock.SLICE_230 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n4004 ), 
    .A1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .C0(\thirdblock.fruit_1_tl_row[4] ), .B0(\thirdblock.fruit_1_tl_row[2] ), 
    .A0(\thirdblock.fruit_1_tl_row[3] ), .F0(\thirdblock.n4004 ), 
    .F1(\thirdblock.n14_adj_612 ));
  thirdblock_SLICE_232 \thirdblock.SLICE_232 ( .D1(\thirdblock.n57[2] ), 
    .C1(\thirdblock.n1850 ), .B1(\thirdblock.n1852 ), 
    .A1(\thirdblock.fruit_1_tl_row[2] ), .D0(\game_state[2] ), 
    .C0(\game_state[1] ), .F0(\thirdblock.n1850 ), .F1(\thirdblock.n5383 ));
  thirdblock_SLICE_234 \thirdblock.SLICE_234 ( .D0(\thirdblock.RGB_c_2_N_596 ), 
    .C0(\thirdblock.fruit_RGB[3] ), .A0(RGB_c_2_N_595), .F0(RGB_c_3));
  thirdblock_SLICE_235 \thirdblock.SLICE_235 ( 
    .D1(\thirdblock.fruit_3_RGB[3] ), .C1(\thirdblock.fruit_RGB_3__N_532[3] ), 
    .B1(\thirdblock.fruit_3_RGB[5] ), .A1(\thirdblock.n10_adj_619 ), 
    .D0(\thirdblock.fruit_2_RGB[4] ), .C0(\thirdblock.n10_adj_620 ), 
    .B0(\thirdblock.fruit_2_RGB[3] ), .A0(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[3] ), .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_237 \thirdblock.SLICE_237 ( .D1(\thirdblock.n630 ), 
    .C1(\thirdblock.n4 ), .B1(\thirdblock.n5 ), .A1(\thirdblock.n11 ), 
    .D0(\thirdblock.fruit_3_RGB[3] ), .C0(\thirdblock.n5_adj_609 ), 
    .B0(\thirdblock.fruit_3_RGB[5] ), .A0(\thirdblock.n10_adj_619 ), 
    .F0(\thirdblock.n4 ), .F1(\thirdblock.n36 ));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_3__N_532[4] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_2_RGB[3] ), .C0(\thirdblock.n10_adj_620 ), 
    .B0(\thirdblock.fruit_2_RGB[4] ), .A0(\thirdblock.fruit_1_RGB[4] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[4] ), .F1(RGB_c_4));
  thirdblock_SLICE_242 \thirdblock.SLICE_242 ( 
    .D1(\thirdblock.fruit_2_row[1] ), .C1(\thirdblock.get_row_2_0__N_361 ), 
    .D0(\thirdblock.fruit_2_row[7] ), .C0(\thirdblock.fruit_2_row[6] ), 
    .B0(\thirdblock.fruit_2_row[8] ), .A0(\thirdblock.fruit_2_row[9] ), 
    .F0(\thirdblock.get_row_2_0__N_361 ), .F1(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_244 \thirdblock.SLICE_244 ( .D1(\thirdblock.n461 ), 
    .C1(\thirdblock.n474 ), .B1(\game_state[2] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.n474 ), .C0(\thirdblock.n461 ), .B0(\game_state[1] ), 
    .A0(\game_state[2] ), .F0(n1639), .F1(n1641));
  thirdblock_SLICE_247 \thirdblock.SLICE_247 ( .D1(\thirdblock.n1837 ), 
    .C1(\thirdblock.n1835 ), .B1(\thirdblock.fruit_2_tl_row[9] ), 
    .A1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.n1512 ), 
    .C0(\game_state[1] ), .F0(\thirdblock.n1835 ), .F1(\thirdblock.n5401 ));
  thirdblock_SLICE_248 \thirdblock.SLICE_248 ( .D1(\thirdblock.n1354 ), 
    .C1(\thirdblock.n953 ), .B1(\thirdblock.n461 ), .A1(\thirdblock.n1850 ), 
    .D0(\thirdblock.game_state[0] ), .C0(\game_state[2] ), 
    .A0(\game_state[1] ), .F0(\thirdblock.n953 ), .F1(n4000));
  thirdblock_SLICE_250 \thirdblock.SLICE_250 ( 
    .D1(\thirdblock.fruit_3_row[1] ), .C1(\thirdblock.get_row_3_0__N_526 ), 
    .D0(\thirdblock.fruit_3_row[7] ), .C0(\thirdblock.fruit_3_row[6] ), 
    .B0(\thirdblock.fruit_3_row[9] ), .A0(\thirdblock.fruit_3_row[8] ), 
    .F0(\thirdblock.get_row_3_0__N_526 ), .F1(\thirdblock.get_row_3[0] ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( 
    .D1(\thirdblock.fruit_3_col[1] ), .C1(\thirdblock.get_col_3_0__N_531 ), 
    .D0(\thirdblock.fruit_3_col[7] ), .C0(\thirdblock.fruit_3_col[6] ), 
    .B0(\thirdblock.fruit_3_col[9] ), .A0(\thirdblock.fruit_3_col[8] ), 
    .F0(\thirdblock.get_col_3_0__N_531 ), .F1(\thirdblock.get_col_3[0] ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( .D1(\thirdblock.n526 ), 
    .C1(\thirdblock.fruit_2_type[2] ), .D0(\thirdblock.n528 ), 
    .C0(\thirdblock.fruit_2_type_1__N_247[3] ), 
    .B0(\thirdblock.fruit_2_type_1__N_247[2] ), .A0(\game_state[2] ), 
    .F0(\thirdblock.n6_adj_617 ), .F1(\thirdblock.n528 ));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( .D1(\thirdblock.n528 ), 
    .C1(\thirdblock.n3069 ), .B1(\game_state[2] ), 
    .A1(\thirdblock.fruit_2_type_1__N_247[0] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\game_state[1] ), 
    .F0(\thirdblock.n3069 ), .F1(\thirdblock.n4163 ));
  thirdblock_SLICE_258 \thirdblock.SLICE_258 ( 
    .D1(\thirdblock.fruit_2_tl_row[7] ), .C1(\thirdblock.n4003 ), 
    .B1(\thirdblock.fruit_2_tl_row[5] ), .A1(\thirdblock.fruit_2_tl_row[6] ), 
    .D0(\thirdblock.fruit_2_tl_row[1] ), .C0(\thirdblock.fruit_2_tl_row[4] ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .A0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.n4003 ), .F1(\thirdblock.n4_adj_639 ));
  thirdblock_SLICE_260 \thirdblock.SLICE_260 ( 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.n1869 ), 
    .B0(\thirdblock.grapefruitRGB[5] ), .A0(\thirdblock.orangeRGB[5] ), 
    .F0(\thirdblock.n5437 ));
  thirdblock_fruit_3_SLICE_263 \thirdblock.fruit_3.SLICE_263 ( 
    .D1(\thirdblock.n750 ), .C1(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .B1(\thirdblock.fruit_3.n1882 ), .A1(\thirdblock.fruit_3.orangeRGB[3] ), 
    .D0(\thirdblock.fruit_3.grapefruitRGB[1] ), 
    .C0(\thirdblock.fruit_3.orangeRGB[1] ), .B0(\thirdblock.n750 ), 
    .A0(\thirdblock.fruit_3.n1882 ), .F0(\thirdblock.fruit_3.n5449 ), 
    .F1(\thirdblock.fruit_3.n5461 ));
  secondblock_SLICE_264 \secondblock.SLICE_264 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\secondblock.n4 ), .F1(\secondblock.n4232 ));
  secondblock_SLICE_266 \secondblock.SLICE_266 ( .C1(\secondblock.n3035 ), 
    .A1(\secondblock.row_0__N_30 ), .D0(\secondblock.n4 ), .C0(\col[7] ), 
    .B0(\col[8] ), .A0(\col[9] ), .F0(\secondblock.n3035 ), 
    .F1(\secondblock.col_0__N_50 ));
  secondblock_SLICE_268 \secondblock.SLICE_268 ( .D1(\col[7] ), 
    .C1(\secondblock.HSYNC_c_N_603 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(\col[4] ), .B0(\col[6] ), 
    .F0(\secondblock.HSYNC_c_N_603 ), .F1(HSYNC_c));
  secondblock_SLICE_271 \secondblock.SLICE_271 ( 
    .D1(\secondblock.VSYNC_c_N_605 ), .C1(\secondblock.VSYNC_c_N_604 ), 
    .B1(\row[3] ), .A1(\row[1] ), .D0(\row[8] ), .C0(\row[7] ), .B0(\row[6] ), 
    .A0(\row[5] ), .F0(\secondblock.VSYNC_c_N_604 ), .F1(VSYNC_c));
  secondblock_SLICE_272 \secondblock.SLICE_272 ( .D1(\row[4] ), 
    .C1(\secondblock.n3977 ), .B1(\row[7] ), .A1(\row[5] ), .D0(\row[1] ), 
    .C0(\row[3] ), .B0(\row[0] ), .A0(\row[2] ), .F0(\secondblock.n3977 ), 
    .F1(\secondblock.n10 ));
  thirdblock_SLICE_274 \thirdblock.SLICE_274 ( .D1(\thirdblock.n1356 ), 
    .C1(\game_state[2] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.n470 ), .C0(\thirdblock.game_state[0] ), 
    .B0(\game_state[2] ), .A0(\game_state[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .F1(\thirdblock.fruit_1_tl_row_0__N_80 ));
  thirdblock_SLICE_275 \thirdblock.SLICE_275 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.n33 ), 
    .B0(\game_state[1] ), .A0(\game_state[2] ), 
    .F0(\thirdblock.falling_counter_0__N_586 ), 
    .F1(\thirdblock.falling_counter_0__N_585 ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( .DI1(\thirdblock.n3_adj_614 ), 
    .D1(\game_state[2] ), .C1(\thirdblock.fruit_2_type_1__N_247[2] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\game_state[1] ), 
    .D0(\thirdblock.fruit_2_type_1__N_247[2] ), .C0(\thirdblock.n528 ), 
    .B0(\thirdblock.fruit_2_type_1__N_247[1] ), .A0(\game_state[2] ), 
    .LSR(\thirdblock.n6_adj_615 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_247[2] ), .F0(\thirdblock.n6_adj_615 ), 
    .F1(\thirdblock.n3_adj_614 ));
  thirdblock_SLICE_277 \thirdblock.SLICE_277 ( .DI1(\thirdblock.n8 ), 
    .D1(\game_state[2] ), .C1(\thirdblock.game_state[0] ), 
    .B1(\game_state[1] ), .A1(\thirdblock.fruit_2_type_1__N_247[0] ), 
    .D0(\thirdblock.fruit_2_type_1__N_247[1] ), .C0(\thirdblock.n528 ), 
    .B0(\thirdblock.fruit_2_type_1__N_247[0] ), .A0(\game_state[2] ), 
    .LSR(\thirdblock.n4163 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_247[0] ), .F0(\thirdblock.n6 ), 
    .F1(\thirdblock.n8 ));
  thirdblock_SLICE_279 \thirdblock.SLICE_279 ( 
    .DI1(\thirdblock.game_state_2__N_51 ), .D1(\thirdblock.game_state[0] ), 
    .B1(\game_state[1] ), .D0(\game_state[2] ), 
    .C0(\thirdblock.game_state[0] ), .A0(\game_state[1] ), 
    .CE(\thirdblock.game_state_2__N_52 ), 
    .LSR(\thirdblock.game_state_2__N_53 ), .CLK(clk), .Q1(\game_state[2] ), 
    .F0(\thirdblock.fruit_3_type_1__N_410 ), 
    .F1(\thirdblock.game_state_2__N_51 ));
  thirdblock_SLICE_280 \thirdblock.SLICE_280 ( 
    .DI1(\thirdblock.game_state_0__N_56 ), .D1(\thirdblock.n3760 ), 
    .C1(\thirdblock.n3759 ), .A1(\game_state[2] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.button_prev ), 
    .B0(button_c), .A0(\game_state[1] ), .CE(\thirdblock.game_state_0__N_57 ), 
    .CLK(clk), .Q1(\thirdblock.game_state[0] ), .F0(\thirdblock.n3759 ), 
    .F1(\thirdblock.game_state_0__N_56 ));
  thirdblock_SLICE_281 \thirdblock.SLICE_281 ( .D0(\thirdblock.button_prev ), 
    .C0(button_c), .A0(\game_state[1] ), .F0(\thirdblock.n10 ));
  thirdblock_SLICE_282 \thirdblock.SLICE_282 ( 
    .DI1(\button_c.sig_000.FeedThruLUT ), .C1(button_c), 
    .D0(\thirdblock.button_prev ), .B0(button_c), .CLK(clk), 
    .Q1(\thirdblock.button_prev ), .F0(\thirdblock.n219 ), 
    .F1(\button_c.sig_000.FeedThruLUT ));
  thirdblock_SLICE_283 \thirdblock.SLICE_283 ( .C1(\game_state[2] ), 
    .A1(\game_state[1] ), .D0(\game_state[2] ), .B0(\game_state[1] ), 
    .F0(\thirdblock.n4241 ), .F1(\thirdblock.n3051 ));
  thirdblock_SLICE_287 \thirdblock.SLICE_287 ( 
    .D1(\thirdblock.fruit_2_tl_col[8] ), .C1(\fruit_1_tl_col[8] ), 
    .B1(\thirdblock.n630 ), .A1(\thirdblock.n5 ), .D0(\fruit_1_tl_col[0] ), 
    .C0(\thirdblock.n630 ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.fruit_2_tl_col[0] ), .F0(\thirdblock.n1686[0] ), 
    .F1(\thirdblock.n1686[7] ));
  thirdblock_fruit_3_SLICE_290 \thirdblock.fruit_3.SLICE_290 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[5] ), 
    .C1(\thirdblock.fruit_3.grapefruitRGB[5] ), 
    .B1(\thirdblock.fruit_3.n1882 ), .A1(\thirdblock.n750 ), 
    .D0(\thirdblock.fruit_3.orangeRGB[4] ), 
    .C0(\thirdblock.fruit_3.grapefruitRGB[4] ), .B0(\thirdblock.n750 ), 
    .A0(\thirdblock.fruit_3.n1882 ), .F0(\thirdblock.fruit_3.n5467 ), 
    .F1(\thirdblock.fruit_3.n5473 ));
  thirdblock_SLICE_292 \thirdblock.SLICE_292 ( 
    .D1(\thirdblock.fruit_2_type[1] ), .C1(\thirdblock.grapefruitRGB[2] ), 
    .B1(\thirdblock.n1869 ), .A1(\thirdblock.orangeRGB[2] ), 
    .D0(\thirdblock.orangeRGB[1] ), .C0(\thirdblock.grapefruitRGB[1] ), 
    .B0(\thirdblock.fruit_2_type[1] ), .A0(\thirdblock.n1869 ), 
    .F0(\thirdblock.n5413 ), .F1(\thirdblock.n5419 ));
  thirdblock_SLICE_294 \thirdblock.SLICE_294 ( .D1(\thirdblock.n1869 ), 
    .C1(\thirdblock.fruit_2_type[1] ), .B1(\thirdblock.grapefruitRGB[4] ), 
    .A1(\thirdblock.orangeRGB[4] ), .D0(\thirdblock.orangeRGB[3] ), 
    .C0(\thirdblock.grapefruitRGB[3] ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.n1869 ), .F0(\thirdblock.n5425 ), .F1(\thirdblock.n5431 ));
  thirdblock_SLICE_296 \thirdblock.SLICE_296 ( .D1(\thirdblock.n1852 ), 
    .C1(\thirdblock.fruit_1_tl_row[4] ), .B1(\thirdblock.n1850 ), 
    .A1(\thirdblock.n57[4] ), .D0(\thirdblock.n57[3] ), 
    .C0(\thirdblock.n1852 ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .A0(\thirdblock.n1850 ), .F0(\thirdblock.n5389 ), .F1(\thirdblock.n5395 ));
  thirdblock_SLICE_297 \thirdblock.SLICE_297 ( 
    .D1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.n57[5] ), 
    .C0(\thirdblock.fruit_1_tl_row[5] ), .A0(\thirdblock.n1852 ), 
    .F0(\thirdblock.n2182 ), .F1(\thirdblock.fruit_1_row_9__N_93[5] ));
  thirdblock_SLICE_299 \thirdblock.SLICE_299 ( 
    .DI1(\thirdblock.fruit_2_tl_row_7__N_208 ), .D1(\game_state[1] ), 
    .C1(\thirdblock.n2179 ), .B1(\game_state[2] ), .A1(\thirdblock.n2175 ), 
    .D0(\thirdblock.n1852 ), .C0(\thirdblock.fruit_1_tl_row[7] ), 
    .B0(\thirdblock.n57[7] ), .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_tl_row[7] ), .F0(\thirdblock.n2179 ), 
    .F1(\thirdblock.fruit_2_tl_row_7__N_208 ));
  thirdblock_SLICE_300 \thirdblock.SLICE_300 ( .DI1(fruit_1_tl_col_9__N_82), 
    .D1(n4000), .C1(n1641), .B1(\fruit_1_tl_col[9] ), .D0(\thirdblock.n630 ), 
    .C0(\thirdblock.fruit_2_tl_col[9] ), .B0(\thirdblock.n5 ), 
    .A0(\fruit_1_tl_col[9] ), .CLK(clk), .Q1(\fruit_1_tl_col[9] ), 
    .F0(\thirdblock.n1686[8] ), .F1(fruit_1_tl_col_9__N_82));
  thirdblock_SLICE_302 \thirdblock.SLICE_302 ( 
    .D1(\thirdblock.get_row_3_0__N_526 ), .C1(\thirdblock.fruit_3_row[3] ), 
    .D0(\thirdblock.fruit_3_row[2] ), .C0(\thirdblock.get_row_3_0__N_526 ), 
    .F0(\thirdblock.get_row_3[1] ), .F1(\thirdblock.get_row_3[2] ));
  thirdblock_SLICE_304 \thirdblock.SLICE_304 ( 
    .D1(\thirdblock.get_row_3_0__N_526 ), .C1(\thirdblock.fruit_3_row[5] ), 
    .D0(\thirdblock.fruit_3_row[4] ), .C0(\thirdblock.get_row_3_0__N_526 ), 
    .F0(\thirdblock.get_row_3[3] ), .F1(\thirdblock.get_row_3[4] ));
  thirdblock_SLICE_306 \thirdblock.SLICE_306 ( 
    .D1(\thirdblock.get_col_3_0__N_531 ), .C1(\thirdblock.fruit_3_col[3] ), 
    .D0(\thirdblock.fruit_3_col[2] ), .C0(\thirdblock.get_col_3_0__N_531 ), 
    .F0(\thirdblock.get_col_3[1] ), .F1(\thirdblock.get_col_3[2] ));
  thirdblock_SLICE_308 \thirdblock.SLICE_308 ( 
    .D1(\thirdblock.get_col_3_0__N_531 ), .C1(\thirdblock.fruit_3_col[5] ), 
    .D0(\thirdblock.fruit_3_col[4] ), .C0(\thirdblock.get_col_3_0__N_531 ), 
    .F0(\thirdblock.get_col_3[3] ), .F1(\thirdblock.get_col_3[4] ));
  thirdblock_SLICE_310 \thirdblock.SLICE_310 ( 
    .D1(\thirdblock.get_row_2_0__N_361 ), .C1(\thirdblock.fruit_2_row[3] ), 
    .D0(\thirdblock.fruit_2_row[2] ), .C0(\thirdblock.get_row_2_0__N_361 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_312 \thirdblock.SLICE_312 ( 
    .D1(\thirdblock.get_row_2_0__N_361 ), .C1(\thirdblock.fruit_2_row[5] ), 
    .D0(\thirdblock.fruit_2_row[4] ), .C0(\thirdblock.get_row_2_0__N_361 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_314 \thirdblock.SLICE_314 ( 
    .D1(\thirdblock.fruit_2_col[3] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[2] ), .B0(\thirdblock.get_col_2_0__N_366 ), 
    .F0(\thirdblock.get_col_2[1] ), .F1(\thirdblock.get_col_2[2] ));
  thirdblock_SLICE_316 \thirdblock.SLICE_316 ( 
    .D1(\thirdblock.fruit_2_col[5] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[4] ), .B0(\thirdblock.get_col_2_0__N_366 ), 
    .F0(\thirdblock.get_col_2[3] ), .F1(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( 
    .D1(\thirdblock.fruit_2_tl_col[5] ), .C1(\fruit_1_tl_col[5] ), 
    .B1(\thirdblock.n630 ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.fruit_2_tl_col[7] ), .C0(\fruit_1_tl_col[7] ), 
    .B0(\thirdblock.n5 ), .A0(\thirdblock.n630 ), .F0(\thirdblock.n1686[6] ), 
    .F1(\thirdblock.n1686[5] ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( .D1(\fruit_1_tl_col[3] ), 
    .C1(\thirdblock.n5 ), .B1(\thirdblock.n630 ), 
    .A1(\thirdblock.fruit_2_tl_col[3] ), .D0(\thirdblock.fruit_2_tl_col[4] ), 
    .C0(\fruit_1_tl_col[4] ), .B0(\thirdblock.n5 ), .A0(\thirdblock.n630 ), 
    .F0(\thirdblock.n1686[4] ), .F1(\thirdblock.n1686[3] ));
  thirdblock_SLICE_322 \thirdblock.SLICE_322 ( .D1(\thirdblock.n630 ), 
    .C1(\thirdblock.n5 ), .B1(\fruit_1_tl_col[1] ), 
    .A1(\thirdblock.fruit_2_tl_col[1] ), .D0(\fruit_1_tl_col[2] ), 
    .C0(\thirdblock.n630 ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.fruit_2_tl_col[2] ), .F0(\thirdblock.n1686[2] ), 
    .F1(\thirdblock.n1686[1] ));
  thirdblock_SLICE_325 \thirdblock.SLICE_325 ( 
    .C1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.fruit_3_tl_row[6] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[6] ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[4] ));
  thirdblock_SLICE_326 \thirdblock.SLICE_326 ( 
    .D1(\thirdblock.fruit_1_row[3] ), .C1(\thirdblock.get_row_1_0__N_197 ), 
    .D0(\thirdblock.fruit_1_row[2] ), .B0(\thirdblock.get_row_1_0__N_197 ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_328 \thirdblock.SLICE_328 ( 
    .D1(\thirdblock.fruit_1_row[5] ), .C1(\thirdblock.get_row_1_0__N_197 ), 
    .D0(\thirdblock.fruit_1_row[4] ), .B0(\thirdblock.get_row_1_0__N_197 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_330 \thirdblock.SLICE_330 ( 
    .D1(\thirdblock.fruit_1_col[3] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.fruit_1_col[2] ), .B0(\thirdblock.get_col_1_0__N_202 ), 
    .F0(\thirdblock.get_col_1[1] ), .F1(\thirdblock.get_col_1[2] ));
  thirdblock_SLICE_332 \thirdblock.SLICE_332 ( 
    .D1(\thirdblock.fruit_1_col[5] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.fruit_1_col[4] ), .B0(\thirdblock.get_col_1_0__N_202 ), 
    .F0(\thirdblock.get_col_1[3] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_334 \thirdblock.SLICE_334 ( 
    .D0(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[3] ));
  thirdblock_SLICE_335 \thirdblock.SLICE_335 ( 
    .D0(\thirdblock.fruit_2_tl_col[2] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[2] ));
  thirdblock_SLICE_336 \thirdblock.SLICE_336 ( 
    .D1(\thirdblock.fruit_1_tl_row[0] ), .D0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[3] ), 
    .F1(\thirdblock.fruit_1_row_9__N_93[0] ));
  thirdblock_SLICE_337 \thirdblock.SLICE_337 ( 
    .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[2] ));
  thirdblock_SLICE_339 \thirdblock.SLICE_339 ( 
    .D1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[4] ), 
    .F1(\thirdblock.fruit_1_row_9__N_93[7] ));
  thirdblock_SLICE_340 \thirdblock.SLICE_340 ( .D1(\fruit_1_tl_col[8] ), 
    .D0(\fruit_1_tl_col[1] ), .F0(\thirdblock.fruit_1_col_9__N_145[1] ), 
    .F1(\thirdblock.fruit_1_col_9__N_145[8] ));
  thirdblock_SLICE_341 \thirdblock.SLICE_341 ( .D0(\fruit_1_tl_col[0] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[0] ));
  thirdblock_SLICE_343 \thirdblock.SLICE_343 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .C0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[6] ), 
    .F1(\thirdblock.fruit_1_row_9__N_93[9] ));
  thirdblock_SLICE_346 \thirdblock.SLICE_346 ( .D1(\thirdblock.n4456 ), 
    .C1(\game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n5_adj_606 ), .F1(\thirdblock.fruit_2_tl_row_0__N_225 ));
  thirdblock_SLICE_347 \thirdblock.SLICE_347 ( 
    .D0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[8] ));
  thirdblock_SLICE_348 \thirdblock.SLICE_348 ( .D0(\fruit_1_tl_col[3] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[3] ));
  thirdblock_SLICE_349 \thirdblock.SLICE_349 ( 
    .C1(\thirdblock.fruit_2_tl_col[0] ), .D0(\fruit_1_tl_col[2] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[2] ), 
    .F1(\thirdblock.fruit_2_col_9__N_309[0] ));
  thirdblock_SLICE_350 \thirdblock.SLICE_350 ( 
    .D0(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[1] ));
  thirdblock_SLICE_351 \thirdblock.SLICE_351 ( 
    .D0(\thirdblock.fruit_3_tl_col[0] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[0] ));
  thirdblock_SLICE_352 \thirdblock.SLICE_352 ( .D1(\fruit_1_tl_col[4] ), 
    .D0(\fruit_1_tl_col[5] ), .F0(\thirdblock.fruit_1_col_9__N_145[5] ), 
    .F1(\thirdblock.fruit_1_col_9__N_145[4] ));
  thirdblock_SLICE_354 \thirdblock.SLICE_354 ( 
    .C1(\thirdblock.fruit_2_tl_col[1] ), .D0(\fruit_1_tl_col[7] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[7] ), 
    .F1(\thirdblock.fruit_2_col_9__N_309[1] ));
  thirdblock_SLICE_355 \thirdblock.SLICE_355 ( 
    .D0(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[3] ));
  thirdblock_SLICE_356 \thirdblock.SLICE_356 ( 
    .D1(\thirdblock.fruit_3_tl_col[8] ), .D0(\thirdblock.fruit_3_tl_col[2] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[2] ), 
    .F1(\thirdblock.fruit_3_col_9__N_474[8] ));
  thirdblock_SLICE_357 \thirdblock.SLICE_357 ( .D0(\fruit_1_tl_col[9] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[9] ));
  thirdblock_SLICE_359 \thirdblock.SLICE_359 ( 
    .D0(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[5] ));
  thirdblock_SLICE_360 \thirdblock.SLICE_360 ( 
    .D1(\thirdblock.fruit_3_tl_col[7] ), .D0(\thirdblock.fruit_3_tl_col[4] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[4] ), 
    .F1(\thirdblock.fruit_3_col_9__N_474[7] ));
  thirdblock_SLICE_362 \thirdblock.SLICE_362 ( 
    .D0(\thirdblock.fruit_2_type[2] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .F0(\thirdblock.n3_adj_608 ));
  thirdblock_SLICE_363 \thirdblock.SLICE_363 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[8] ), .D1(\thirdblock.n1686[8] ), 
    .C1(\thirdblock.n1512 ), .B1(\game_state[1] ), .A1(\game_state[2] ), 
    .D0(\thirdblock.fruit_3_tl_col[9] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_tl_col[9] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[9] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[8] ));
  thirdblock_SLICE_365 \thirdblock.SLICE_365 ( 
    .D1(\thirdblock.fruit_3_tl_row[3] ), .D0(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[1] ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[3] ));
  thirdblock_SLICE_366 \thirdblock.SLICE_366 ( 
    .D0(\thirdblock.fruit_3_tl_row[0] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[0] ));
  thirdblock_SLICE_368 \thirdblock.SLICE_368 ( 
    .D1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.fruit_3_tl_row[2] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[2] ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[8] ));
  thirdblock_SLICE_369 \thirdblock.SLICE_369 ( 
    .D0(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[5] ));
  thirdblock_SLICE_373 \thirdblock.SLICE_373 ( 
    .D0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[9] ));
  thirdblock_SLICE_376 \thirdblock.SLICE_376 ( 
    .C0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[1] ));
  thirdblock_SLICE_377 \thirdblock.SLICE_377 ( 
    .D1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[0] ), 
    .F1(\thirdblock.fruit_2_row_9__N_257[2] ));
  thirdblock_SLICE_378 \thirdblock.SLICE_378 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[3] ), 
    .F1(\thirdblock.fruit_2_row_9__N_257[5] ));
  thirdblock_SLICE_381 \thirdblock.SLICE_381 ( 
    .D0(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[4] ));
  thirdblock_SLICE_382 \thirdblock.SLICE_382 ( 
    .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[5] ));
  thirdblock_SLICE_383 \thirdblock.SLICE_383 ( 
    .D0(\thirdblock.fruit_2_tl_col[4] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[4] ));
  thirdblock_SLICE_384 \thirdblock.SLICE_384 ( 
    .D0(\thirdblock.fruit_2_tl_col[7] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[7] ));
  thirdblock_SLICE_386 \thirdblock.SLICE_386 ( 
    .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[7] ));
  thirdblock_SLICE_387 \thirdblock.SLICE_387 ( 
    .D0(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[6] ));
  thirdblock_SLICE_389 \thirdblock.SLICE_389 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[8] ), .D1(\thirdblock.n4795 ), 
    .C1(\game_state[2] ), .B1(\thirdblock.n1324 ), .A1(\game_state[1] ), 
    .D0(\thirdblock.fruit_2_tl_col[9] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[9] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[8] ));
  thirdblock_SLICE_390 \thirdblock.SLICE_390 ( 
    .D0(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[8] ));
  thirdblock_SLICE_391 \thirdblock.SLICE_391 ( 
    .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[9] ));
  thirdblock_SLICE_392 \thirdblock.SLICE_392 ( 
    .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[8] ));
  thirdblock_SLICE_393 \thirdblock.SLICE_393 ( 
    .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[1] ));
  thirdblock_SLICE_395 \thirdblock.SLICE_395 ( .D1(\thirdblock.n470 ), 
    .B1(\game_state[2] ), .C0(\thirdblock.n470 ), .A0(\game_state[2] ), 
    .F0(\thirdblock.n1515[1] ), .F1(\thirdblock.n1515[4] ));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( .D1(\thirdblock.n1837 ), 
    .C1(\thirdblock.fruit_2_tl_row[1] ), .A1(\thirdblock.fruit_1_tl_row[1] ), 
    .D0(\thirdblock.fruit_2_tl_row[0] ), .C0(\thirdblock.n1837 ), 
    .B0(\thirdblock.fruit_1_tl_row[0] ), .F0(\thirdblock.n2167 ), 
    .F1(\thirdblock.n2164 ));
  thirdblock_SLICE_401 \thirdblock.SLICE_401 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_205 ), 
    .D1(\thirdblock.fruit_1_tl_row[8] ), .C1(\thirdblock.n57[8] ), 
    .B1(\thirdblock.n1852 ), .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .C0(\thirdblock.n1837 ), .A0(\thirdblock.fruit_1_tl_row[8] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n2188 ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_205 ));
  thirdblock_SLICE_402 \thirdblock.SLICE_402 ( 
    .DI1(\thirdblock.fruit_2_tl_row_6__N_210 ), .D1(\thirdblock.n1852 ), 
    .C1(\thirdblock.n57[6] ), .B1(\thirdblock.fruit_1_tl_row[6] ), 
    .D0(\thirdblock.fruit_2_tl_row[6] ), .C0(\thirdblock.n1837 ), 
    .A0(\thirdblock.fruit_1_tl_row[6] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), .F0(\thirdblock.n2194 ), 
    .F1(\thirdblock.fruit_2_tl_row_6__N_210 ));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( .D1(\thirdblock.n1835 ), 
    .C1(\thirdblock.fruit_2_tl_row[4] ), .B1(\thirdblock.n1837 ), 
    .A1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .C0(\thirdblock.n1835 ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .A0(\thirdblock.n1837 ), .F0(\thirdblock.n5377 ), .F1(\thirdblock.n5371 ));
  thirdblock_SLICE_410 \thirdblock.SLICE_410 ( .D1(\thirdblock.n395 ), 
    .C1(\thirdblock.fruit_2_type_1__N_247[1] ), .B1(\game_state[1] ), 
    .D0(\thirdblock.n521 ), .C0(\game_state[1] ), .B0(\fruit_1_tl_col[7] ), 
    .F0(\thirdblock.n4792 ), .F1(\thirdblock.n1920 ));
  thirdblock_SLICE_411 \thirdblock.SLICE_411 ( .D1(\fruit_1_tl_col[3] ), 
    .C1(\thirdblock.n521 ), .B1(\game_state[1] ), .D0(\fruit_1_tl_col[2] ), 
    .C0(\game_state[1] ), .B0(\thirdblock.n521 ), .F0(\thirdblock.n4784 ), 
    .F1(\thirdblock.n4786 ));
  thirdblock_SLICE_413 \thirdblock.SLICE_413 ( 
    .D1(\thirdblock.fruit_1_tl_row[5] ), .C1(\thirdblock.fruit_2_tl_row[5] ), 
    .B1(\thirdblock.n1837 ), .A1(\thirdblock.n1835 ), 
    .D0(\thirdblock.fruit_2_tl_row[2] ), .C0(\thirdblock.n1835 ), 
    .B0(\thirdblock.fruit_1_tl_row[2] ), .A0(\thirdblock.n1837 ), 
    .F0(\thirdblock.n5365 ), .F1(\thirdblock.n5359 ));
  thirdblock_SLICE_414 \thirdblock.SLICE_414 ( .D1(\fruit_1_tl_col[4] ), 
    .C1(\thirdblock.n521 ), .A1(\game_state[1] ), .D0(\game_state[1] ), 
    .C0(\fruit_1_tl_col[5] ), .B0(\thirdblock.n521 ), .F0(\thirdblock.n4790 ), 
    .F1(\thirdblock.n4788 ));
  thirdblock_SLICE_417 \thirdblock.SLICE_417 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_203 ), .D1(\game_state[1] ), 
    .C1(\thirdblock.n2176 ), .B1(\thirdblock.n2175 ), .A1(\game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row[9] ), .C0(\thirdblock.n57[9] ), 
    .B0(\thirdblock.n1852 ), .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_tl_row[9] ), .F0(\thirdblock.n2176 ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_203 ));
  RGB_pad_4__SLICE_419 \RGB_pad[4].SLICE_419 ( .F0(\RGB_pad[4].vcc ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0_4 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.orangeRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[4] ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.orangeRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.orangeRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.orangeRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[0] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[4] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[0] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[4] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[0] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0_4 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.orangeRGB[5] ), 
    .RDATA1(\thirdblock.orangeRGB[4] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.orangeRGB[3] ), 
    .RDATA9(\thirdblock.orangeRGB[2] ), .RDATA5(\thirdblock.orangeRGB[1] ), 
    .RDATA1(\thirdblock.orangeRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB[0] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.watermelonRGB[0] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.watermelonRGB[4] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.blueberryRGB[4] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[0] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[4].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  button button_I( .PADDI(button_c), .button(button));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
endmodule

module thirdblock_SLICE_0 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_91_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_91_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_91_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_91_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_91_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_57_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_91_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_57_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_43_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_43_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_654_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_57 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_58 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_59 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_653_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_69 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock/mux_848_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \thirdblock/mux_848_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_70 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock/i1206_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \thirdblock/i1209_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_71 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/mux_851_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \thirdblock/mux_851_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_75 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \thirdblock/i945_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \thirdblock/i948_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \thirdblock/i692_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \thirdblock/i699_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_2__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_3_type_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/n5389_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40011 \thirdblock/n5383_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x88AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF411") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_84 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \thirdblock.i1224_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \thirdblock/n5395_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x88AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_89 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40014 \thirdblock/mux_848_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/mux_848_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x083B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \thirdblock/mux_848_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \thirdblock/mux_848_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock/mux_848_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \thirdblock/mux_848_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x1D11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_97 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \thirdblock/n5377_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \thirdblock/n5365_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_99 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40021 \thirdblock/n5359_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/n5371_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_101 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \thirdblock/n5353_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/i1236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_103 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \thirdblock/n5401_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \thirdblock/i1230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \thirdblock/mux_851_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/mux_851_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_108 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \thirdblock/mux_851_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \thirdblock/mux_851_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \thirdblock/mux_851_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \thirdblock/mux_851_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \thirdblock/mux_375_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \thirdblock/mux_375_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \thirdblock/mux_375_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \thirdblock/mux_375_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \thirdblock/mux_375_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \thirdblock/mux_375_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_124 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 i1291_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 i1299_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 i1297_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 i1298_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 i1295_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 i1296_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i1293_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 i1294_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_133 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \thirdblock/fruit_3/n5443_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40039 \thirdblock/fruit_3/n5449_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_134 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40040 \thirdblock/fruit_3/n5461_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40039 \thirdblock/fruit_3/n5455_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_136 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \thirdblock/fruit_3/n5473_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40041 \thirdblock/fruit_3/n5467_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_139 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \thirdblock/n5407_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/n5413_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_140 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \thirdblock/n5425_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/n5419_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_142 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \thirdblock/n5437_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/n5431_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_145 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \thirdblock.fruit_1.SLICE_145_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \thirdblock.fruit_1.SLICE_145_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_146 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \thirdblock.fruit_1.SLICE_146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \thirdblock.fruit_1.SLICE_146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_148 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \thirdblock.fruit_1.SLICE_148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \thirdblock.fruit_1.SLICE_148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40044 \thirdblock/n1837_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \thirdblock/i888_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x20AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_153 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \thirdblock/i3159_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \thirdblock/i469_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x4474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \thirdblock/fruit_RGB_3__I_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \thirdblock/mux_23_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_155 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40050 \thirdblock/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_156 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \thirdblock/i1216_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \thirdblock/i902_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \thirdblock/i22_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40055 \thirdblock/i1_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/n5347_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \thirdblock.i3657_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \thirdblock/i19_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x2031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40058 \thirdblock/i2600_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \thirdblock/i3484_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40060 \thirdblock/i3157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \thirdblock/i1_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0211") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \thirdblock/i2_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \thirdblock/i1_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_170 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40064 \thirdblock/i1_2_lut_3_lut_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \thirdblock/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20066 \thirdblock/fruit_2_type_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20066 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_171 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \thirdblock/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40068 \thirdblock/i213_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \thirdblock/i3664_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x0301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \thirdblock.i3654_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \thirdblock/i597_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0511") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \thirdblock.i226_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \thirdblock/i97_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_177 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \thirdblock/i3458_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \thirdblock/i253_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \thirdblock.i968_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_179 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \secondblock/i3179_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \secondblock/i846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_181 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \thirdblock/i5_3_lut_adj_75 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i4_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_182 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_184 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \thirdblock/i3_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_186 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \thirdblock/i3_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_188 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40086 \thirdblock/game_state[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \thirdblock/i3483_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40088 \thirdblock/i1033_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \thirdblock/i3493_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_191 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \thirdblock/i799_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \thirdblock/i3_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_192 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \thirdblock/fruit_3/n1882_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \thirdblock/i348_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_193 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40093 \thirdblock/fruit_3/n1882_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40094 \thirdblock/fruit_3/i3499_3_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \thirdblock.i110_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \thirdblock/i4_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_196 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40097 \thirdblock/i1880_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \thirdblock/i1976_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40098 \thirdblock/i40_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \thirdblock/i784_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_198 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i3669_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \thirdblock/i1_2_lut_adj_68 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 \thirdblock/i3685_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \thirdblock/i57_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xAFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_201 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40104 \thirdblock/i1_2_lut_3_lut_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40105 \thirdblock/i577_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20066 \thirdblock/fruit_2_type_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x2777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_202 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \thirdblock/i595_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \thirdblock/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_204 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \thirdblock/i2_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_206 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \thirdblock/fruit_RGB_3__I_44 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \thirdblock/mux_23_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_208 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40111 \thirdblock/fruit_RGB_2__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_209 ( input DI1, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40112 \thirdblock/i1247_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \thirdblock/equal_26_i7_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFA5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_212 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40116 \thirdblock/i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \thirdblock/i3679_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \thirdblock/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D0, C0, B0, A0, output F0 );

  lut40118 \thirdblock/i3187_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_216 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40119 \thirdblock/fruit_RGB_3__I_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \thirdblock/mux_23_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 \thirdblock/fruit_RGB_3__I_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \thirdblock/mux_23_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40122 \thirdblock/i63_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_222 ( input C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40124 \thirdblock/sub_231_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \thirdblock/i3165_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \thirdblock/i55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \thirdblock/i3185_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x2705") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_224 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \thirdblock/fruit_2_type_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_225 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \thirdblock/n1869_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \thirdblock/i918_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_226 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40129 \thirdblock/i1_2_lut_3_lut_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \thirdblock/equal_110_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20066 \thirdblock/fruit_2_type_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_228 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40131 \thirdblock/not_equal_98_i4_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \thirdblock/i3481_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_230 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/i781_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \thirdblock/i3_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_232 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/n1852_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \thirdblock/i900_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_234 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40136 \thirdblock/fruit_RGB_3__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x5055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \thirdblock.fruit_RGB_3__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \thirdblock.mux_23_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40139 \thirdblock/i42_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \thirdblock.i1_2_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40119 \thirdblock/fruit_RGB_3__I_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \thirdblock.mux_23_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_242 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \thirdblock/i3_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40143 \thirdblock/mux_835_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40144 \thirdblock/mux_835_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFD31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_247 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40145 \thirdblock/n1837_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \thirdblock/i886_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_248 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \thirdblock/i2_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 \thirdblock/i2_3_lut_adj_91 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x00F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_250 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_3_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \thirdblock/i3_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_3_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \thirdblock/i3_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_254 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/i977_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \thirdblock/i1_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_256 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40152 \thirdblock/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \thirdblock/i2106_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \thirdblock/i1_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \thirdblock/i3_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_260 ( input D0, C0, B0, A0, output F0 );

  lut40155 \thirdblock/n1869_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40156 \thirdblock/fruit_3/n1882_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40157 \thirdblock/fruit_3/n1882_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_264 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40158 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x4408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_266 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \secondblock/i2088_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40161 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \secondblock/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40163 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \secondblock/i2_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_274 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \thirdblock/i3661_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \thirdblock/i3666_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x0D09") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_275 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \thirdblock/i3683_2_lut_3_lut_4_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \thirdblock.i3676_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_276 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40171 \thirdblock/i1_2_lut_3_lut_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \thirdblock/i1_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20066 \thirdblock/fruit_2_type_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_277 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40173 \thirdblock/i1_2_lut_3_lut_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \thirdblock/i1_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20066 \thirdblock/fruit_2_type_FSM_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_279 ( input DI1, D1, B1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40174 \thirdblock/i2042_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \thirdblock/i3688_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20066 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_280 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40176 \thirdblock/i2601_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \thirdblock/i2599_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xCFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_281 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40178 \thirdblock/i1_2_lut_3_lut_adj_97 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_282 ( input DI1, C1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40179 \thirdblock.SLICE_282_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \thirdblock/i35_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \thirdblock/button_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_283 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40159 \thirdblock/i2090_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \thirdblock/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40181 \thirdblock/mux_849_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \thirdblock/mux_849_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40086 \thirdblock/fruit_3/n1882_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40183 \thirdblock/fruit_3/n1882_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \thirdblock/n1869_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \thirdblock/n1869_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40145 \thirdblock/n1869_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \thirdblock/n1869_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40184 \thirdblock/n1852_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \thirdblock/n1852_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_297 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_227_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \thirdblock/i1223_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_299 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40187 \thirdblock.i1221_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \thirdblock/i1220_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_300 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40035 i1292_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \thirdblock/mux_849_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_302 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_3_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_3_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_304 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_3_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_3_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_306 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_3_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_3_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_308 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_3_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_3_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_310 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_312 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \thirdblock/fruit_2_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \thirdblock/fruit_2_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_314 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_316 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_2_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40181 \thirdblock/mux_849_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \thirdblock/mux_849_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40192 \thirdblock/mux_849_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \thirdblock/mux_849_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40193 \thirdblock/mux_849_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \thirdblock/mux_849_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_325 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40124 \thirdblock/sub_231_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_231_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_326 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_328 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_330 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_332 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \thirdblock/fruit_1_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_334 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_335 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_336 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_227_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_227_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_337 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_227_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_339 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_227_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_227_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_340 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_228_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_228_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_341 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_228_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_343 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_227_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \thirdblock/sub_227_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_346 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40196 \thirdblock/i3673_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \thirdblock/equal_40_i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_347 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_227_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_348 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_228_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_349 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40124 \thirdblock/sub_230_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_228_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_350 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_232_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_351 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_232_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_352 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_228_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_228_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_354 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40124 \thirdblock/sub_230_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_228_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_355 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_232_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_356 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_232_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_232_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_357 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_228_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_359 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_232_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_360 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_232_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_232_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_362 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40198 \thirdblock/equal_110_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_363 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40199 \thirdblock/mux_851_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \thirdblock/sub_232_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_365 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_231_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_231_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_366 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_231_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_368 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_231_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_231_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_369 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_231_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_373 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_231_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_376 ( input C0, output F0 );
  wire   GNDI;

  lut40195 \thirdblock/sub_229_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_377 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_229_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_229_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_378 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40186 \thirdblock/sub_229_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/sub_229_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_381 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_229_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_382 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_383 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_384 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_386 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_229_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_387 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_229_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_389 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40014 \thirdblock/mux_848_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \thirdblock/sub_230_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_390 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_230_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_391 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_229_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_392 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_229_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_393 ( input D0, output F0 );
  wire   GNDI;

  lut40194 \thirdblock/sub_227_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_395 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \thirdblock/i1989_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \thirdblock/i1988_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_399 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 \thirdblock/i1205_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \thirdblock/i1208_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_401 ( input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \thirdblock/i939_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \thirdblock/i1229_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_402 ( input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40204 \thirdblock/i942_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \thirdblock/i1235_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \thirdblock/n1837_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40205 \thirdblock/n1837_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_410 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40206 \thirdblock.i965_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \thirdblock/i3465_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_411 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40075 \thirdblock/i3468_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/i3469_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40086 \thirdblock/n1837_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40205 \thirdblock/n1837_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_414 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40209 \thirdblock/i3467_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \thirdblock/i3466_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_417 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40211 \thirdblock.i1218_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \thirdblock/i1217_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_4__SLICE_419 ( output F0 );
  wire   GNDI;

  lut40212 \RGB_pad[4].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/orange/get_col_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0213 \thirdblock/fruit_3/orange/get_col_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0213 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0214 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0214 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0215 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0215 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0216 \thirdblock/fruit_3/cherry/get_row_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0216 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0217 \thirdblock/fruit_3/cherry/get_row_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0217 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0218 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0218 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0219 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0219 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0220 \thirdblock/fruit_2/orange/get_col_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0220 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0221 \thirdblock/fruit_2/orange/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0221 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0222 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0222 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0223 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0223 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0224 \thirdblock/fruit_2/cherry/get_row_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0224 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0225 \thirdblock/fruit_2/cherry/get_row_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0225 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0226 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0226 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0227 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0227 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0228 \thirdblock/fruit_1/cherry/get_row_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0228 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0229 \thirdblock/fruit_1/cherry/get_row_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0229 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module button ( output PADDI, input button );
  wire   GNDI;

  BB_B_B \button_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(button));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (button => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule
