{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601336839868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601336839869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 20:47:19 2020 " "Processing started: Mon Sep 28 20:47:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601336839869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601336839869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601336839869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601336840024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601336840025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601336845964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601336845964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_tb " "Found entity 1: sigmoid_tb" {  } { { "sigmoid_tb.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601336845965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601336845965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigmoid " "Elaborating entity \"sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601336846000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sigmoid.sv(17) " "Verilog HDL assignment warning at sigmoid.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601336846001 "|sigmoid"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[13\] GND " "Pin \"y\[13\]\" is stuck at GND" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601336847257 "|sigmoid|y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[14\] GND " "Pin \"y\[14\]\" is stuck at GND" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601336847257 "|sigmoid|y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[15\] GND " "Pin \"y\[15\]\" is stuck at GND" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601336847257 "|sigmoid|y[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601336847257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601336847348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601336847825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601336847825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601336847854 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601336847854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601336847854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601336847854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601336847858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 20:47:27 2020 " "Processing ended: Mon Sep 28 20:47:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601336847858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601336847858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601336847858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601336847858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601336848522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601336848522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 20:47:28 2020 " "Processing started: Mon Sep 28 20:47:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601336848522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601336848522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601336848522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601336848551 ""}
{ "Info" "0" "" "Project  = sigmoid" {  } {  } 0 0 "Project  = sigmoid" 0 0 "Fitter" 0 0 1601336848552 ""}
{ "Info" "0" "" "Revision = sigmoid" {  } {  } 0 0 "Revision = sigmoid" 0 0 "Fitter" 0 0 1601336848552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601336848617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601336848617 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sigmoid EP2AGX45CU17I3 " "Automatically selected device EP2AGX45CU17I3 for design sigmoid" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1601336848745 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1601336848798 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1601336848798 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601336849004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601336849010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65CU17I3 " "Device EP2AGX65CU17I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601336849052 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601336849052 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ W12 " "Pin ~ALTERA_nCEO~ is reserved at location W12" {  } { { "/home/daniel/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/daniel/Documents/GitHub/sigmoid/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601336849054 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601336849054 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601336849055 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1601336849580 ""}
{ "Info" "ISTA_SDC_FOUND" "sigmoid.sdc " "Reading SDC File: 'sigmoid.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601336849807 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk fall min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849809 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk rise min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849809 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk fall min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849809 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk rise min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk fall min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk rise min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk fall min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk rise min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk fall min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk rise min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk fall min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk rise min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk fall min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk rise min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk fall min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk rise min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk fall min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk rise min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk fall min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk rise min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk fall min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk rise min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk fall min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk rise min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk fall min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk rise min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk fall min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk rise min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk fall min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk rise min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk fall min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk rise min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk fall min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk rise min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk fall min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk rise min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk fall min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk rise min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk fall min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk rise min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk fall min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk rise min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk fall min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849810 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk rise min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk fall min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk rise min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk fall min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk rise min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk fall min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk rise min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk fall min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk rise min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk fall min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk rise min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk fall min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk rise min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk fall min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk rise min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk fall min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk rise min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk fall min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk rise min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk fall min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk rise min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1601336849811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1601336849812 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1601336849812 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601336849812 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601336849812 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601336849812 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  22.000      virtclk " "  22.000      virtclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601336849812 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601336849812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601336849817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601336849817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601336849818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601336849818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601336849819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601336849819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601336849819 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601336849819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601336849819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601336849819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601336849819 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 16 16 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1601336849820 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1601336849820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601336849820 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 0 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 19 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 36 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 16 " "I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 16 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 36 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 20 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 0 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1601336849821 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1601336849821 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601336849821 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601336849844 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1601336849847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601336851244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601336851324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601336851348 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601336852203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601336852203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601336852493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X36_Y0 X47_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10" {  } { { "loc" "" { Generic "/home/daniel/Documents/GitHub/sigmoid/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X36_Y0 to location X47_Y10"} { { 12 { 0 ""} 36 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601336854757 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601336854757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601336854900 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601336854900 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601336854900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601336854901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601336855547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601336855557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601336855869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601336855897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601336856151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601336857081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Documents/GitHub/sigmoid/output_files/sigmoid.fit.smsg " "Generated suppressed messages file /home/daniel/Documents/GitHub/sigmoid/output_files/sigmoid.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601336857597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601336857781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 20:47:37 2020 " "Processing ended: Mon Sep 28 20:47:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601336857781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601336857781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601336857781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601336857781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601336858468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601336858468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 20:47:38 2020 " "Processing started: Mon Sep 28 20:47:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601336858468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601336858468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601336858468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1601336858664 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601336860019 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601336860118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601336860639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 20:47:40 2020 " "Processing ended: Mon Sep 28 20:47:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601336860639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601336860639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601336860639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601336860639 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601336860845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601336861519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601336861519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 20:47:41 2020 " "Processing started: Mon Sep 28 20:47:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601336861519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sigmoid -c sigmoid " "Command: quartus_sta sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1601336861551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1601336861609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1601336861609 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601336861669 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601336861669 ""}
{ "Info" "ISTA_SDC_FOUND" "sigmoid.sdc " "Reading SDC File: 'sigmoid.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1601336861979 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk fall min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[0\] rising virtclk rise min " "Port \"x\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk fall min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[10\] rising virtclk rise min " "Port \"x\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk fall min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[11\] rising virtclk rise min " "Port \"x\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk fall min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[12\] rising virtclk rise min " "Port \"x\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk fall min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[13\] rising virtclk rise min " "Port \"x\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk fall min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[14\] rising virtclk rise min " "Port \"x\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk fall min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[15\] rising virtclk rise min " "Port \"x\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk fall min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[1\] rising virtclk rise min " "Port \"x\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk fall min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[2\] rising virtclk rise min " "Port \"x\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk fall min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[3\] rising virtclk rise min " "Port \"x\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk fall min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[4\] rising virtclk rise min " "Port \"x\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk fall min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[5\] rising virtclk rise min " "Port \"x\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk fall min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[6\] rising virtclk rise min " "Port \"x\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk fall min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[7\] rising virtclk rise min " "Port \"x\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861981 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk fall min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[8\] rising virtclk rise min " "Port \"x\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk fall min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input x\[9\] rising virtclk rise min " "Port \"x\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk fall min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[0\] rising virtclk rise min " "Port \"y\[0\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk fall min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[10\] rising virtclk rise min " "Port \"y\[10\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk fall min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[11\] rising virtclk rise min " "Port \"y\[11\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk fall min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[12\] rising virtclk rise min " "Port \"y\[12\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk fall min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[13\] rising virtclk rise min " "Port \"y\[13\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk fall min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[14\] rising virtclk rise min " "Port \"y\[14\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk fall min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[15\] rising virtclk rise min " "Port \"y\[15\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk fall min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[1\] rising virtclk rise min " "Port \"y\[1\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk fall min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[2\] rising virtclk rise min " "Port \"y\[2\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk fall min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[3\] rising virtclk rise min " "Port \"y\[3\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk fall min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[4\] rising virtclk rise min " "Port \"y\[4\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk fall min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[5\] rising virtclk rise min " "Port \"y\[5\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk fall min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[6\] rising virtclk rise min " "Port \"y\[6\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk fall min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[7\] rising virtclk rise min " "Port \"y\[7\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk fall min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[8\] rising virtclk rise min " "Port \"y\[8\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk fall min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output y\[9\] rising virtclk rise min " "Port \"y\[9\]\" relative to the rising edge of clock \"virtclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1601336861982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861983 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1601336861983 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1601336861983 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1601336861986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.936 " "Worst-case setup slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 virtclk  " "    0.936               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336861993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 14.524 " "Worst-case hold slack is 14.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.524               0.000 virtclk  " "   14.524               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336861994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336861994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336861994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336861995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336861995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.936 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.936  " "Path #1: Setup slack is 0.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[15\] " "     5.000      5.000  F  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[15\]~input\|i " "     5.000      0.000 FF    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.569      0.569 FF  CELL  x\[15\]~input\|o " "     5.569      0.569 FF  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.986      1.417 FF    IC  Equal0~0\|dataa " "     6.986      1.417 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.443      0.457 FF  CELL  Equal0~0\|combout " "     7.443      0.457 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.768      0.325 FF    IC  Add0~1\|datab " "     7.768      0.325 FF    IC  Add0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.466      0.698 FR  CELL  Add0~1\|cout " "     8.466      0.698 FR  CELL  Add0~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.466      0.000 RR    IC  Add0~5\|cin " "     8.466      0.000 RR    IC  Add0~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.478      0.012 RR  CELL  Add0~5\|cout " "     8.478      0.012 RR  CELL  Add0~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.478      0.000 RR    IC  Add0~9\|cin " "     8.478      0.000 RR    IC  Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.782      0.304 RR  CELL  Add0~9\|sumout " "     8.782      0.304 RR  CELL  Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.936      0.154 RR    IC  LessThan86~0\|dataa " "     8.936      0.154 RR    IC  LessThan86~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.388      0.452 RF  CELL  LessThan86~0\|combout " "     9.388      0.452 RF  CELL  LessThan86~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.580      0.192 FF    IC  LessThan86~2\|datad " "     9.580      0.192 FF    IC  LessThan86~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.808      0.228 FF  CELL  LessThan86~2\|combout " "     9.808      0.228 FF  CELL  LessThan86~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.005      0.197 FF    IC  LessThan85~0\|datad " "    10.005      0.197 FF    IC  LessThan85~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.233      0.228 FF  CELL  LessThan85~0\|combout " "    10.233      0.228 FF  CELL  LessThan85~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.736      0.503 FF    IC  always1~4\|datae " "    10.736      0.503 FF    IC  always1~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.968      0.232 FR  CELL  always1~4\|combout " "    10.968      0.232 FR  CELL  always1~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.134      0.166 RR    IC  y~123\|datad " "    11.134      0.166 RR    IC  y~123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.493      0.359 RR  CELL  y~123\|combout " "    11.493      0.359 RR  CELL  y~123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.637      0.144 RR    IC  y~124\|datac " "    11.637      0.144 RR    IC  y~124\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.946      0.309 RF  CELL  y~124\|combout " "    11.946      0.309 RF  CELL  y~124\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.151 FF    IC  y~66\|datad " "    12.097      0.151 FF    IC  y~66\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.372 FF  CELL  y~66\|combout " "    12.469      0.372 FF  CELL  y~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.618      0.149 FF    IC  y~70\|datae " "    12.618      0.149 FF    IC  y~70\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.837      0.219 FR  CELL  y~70\|combout " "    12.837      0.219 FR  CELL  y~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.974      0.137 RR    IC  y~78\|dataf " "    12.974      0.137 RR    IC  y~78\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.053      0.079 RF  CELL  y~78\|combout " "    13.053      0.079 RF  CELL  y~78\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.756      0.703 FF    IC  y\[5\]~output\|i " "    13.756      0.703 FF    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.064      2.308 FF  CELL  y\[5\]~output\|o " "    16.064      2.308 FF  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.064      0.000 FF  CELL  y\[5\] " "    16.064      0.000 FF  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  F  oExt  y\[5\] " "    17.000     -5.000  F  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.064 " "Data Arrival Time  :    16.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.936  " "Slack              :     0.936 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861998 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.524 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.524" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336861999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336861999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 14.524  " "Path #1: Hold slack is 14.524 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[8\] " "To Node      : y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.472      0.472 RR  CELL  x\[15\]~input\|o " "     5.472      0.472 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      1.301 RR    IC  y~118\|datae " "     6.773      1.301 RR    IC  y~118\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.951      0.178 RR  CELL  y~118\|combout " "     6.951      0.178 RR  CELL  y~118\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.233      0.282 RR    IC  y\[8\]~output\|i " "     7.233      0.282 RR    IC  y\[8\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.524      2.291 RR  CELL  y\[8\]~output\|o " "     9.524      2.291 RR  CELL  y\[8\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.524      0.000 RR  CELL  y\[8\] " "     9.524      0.000 RR  CELL  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  R  oExt  y\[8\] " "    -5.000     -5.000  R  oExt  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.524 " "Data Arrival Time  :     9.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.524  " "Slack              :    14.524 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862000 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1601336862001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601336862033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601336862391 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1601336862435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.675 " "Worst-case setup slack is 1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 virtclk  " "    1.675               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336862438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 14.255 " "Worst-case hold slack is 14.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.255               0.000 virtclk  " "   14.255               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336862440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.675 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862443 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.675  " "Path #1: Setup slack is 1.675 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[15\] " "     5.000      5.000  F  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[15\]~input\|i " "     5.000      0.000 FF    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.547      0.547 FF  CELL  x\[15\]~input\|o " "     5.547      0.547 FF  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.908      1.361 FF    IC  Equal0~0\|dataa " "     6.908      1.361 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.333      0.425 FF  CELL  Equal0~0\|combout " "     7.333      0.425 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.612      0.279 FF    IC  Add0~1\|datab " "     7.612      0.279 FF    IC  Add0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.269      0.657 FR  CELL  Add0~1\|cout " "     8.269      0.657 FR  CELL  Add0~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.269      0.000 RR    IC  Add0~5\|cin " "     8.269      0.000 RR    IC  Add0~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.281      0.012 RR  CELL  Add0~5\|cout " "     8.281      0.012 RR  CELL  Add0~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.281      0.000 RR    IC  Add0~9\|cin " "     8.281      0.000 RR    IC  Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.571      0.290 RR  CELL  Add0~9\|sumout " "     8.571      0.290 RR  CELL  Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.712      0.141 RR    IC  LessThan86~0\|dataa " "     8.712      0.141 RR    IC  LessThan86~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.133      0.421 RF  CELL  LessThan86~0\|combout " "     9.133      0.421 RF  CELL  LessThan86~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.317      0.184 FF    IC  LessThan86~2\|datad " "     9.317      0.184 FF    IC  LessThan86~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.543      0.226 FF  CELL  LessThan86~2\|combout " "     9.543      0.226 FF  CELL  LessThan86~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.731      0.188 FF    IC  LessThan85~0\|datad " "     9.731      0.188 FF    IC  LessThan85~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.955      0.224 FF  CELL  LessThan85~0\|combout " "     9.955      0.224 FF  CELL  LessThan85~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.420      0.465 FF    IC  always1~4\|datae " "    10.420      0.465 FF    IC  always1~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.645      0.225 FR  CELL  always1~4\|combout " "    10.645      0.225 FR  CELL  always1~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      0.153 RR    IC  y~123\|datad " "    10.798      0.153 RR    IC  y~123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.143      0.345 RR  CELL  y~123\|combout " "    11.143      0.345 RR  CELL  y~123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.278      0.135 RR    IC  y~124\|datac " "    11.278      0.135 RR    IC  y~124\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.576      0.298 RF  CELL  y~124\|combout " "    11.576      0.298 RF  CELL  y~124\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.725      0.149 FF    IC  y~66\|datad " "    11.725      0.149 FF    IC  y~66\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.077      0.352 FF  CELL  y~66\|combout " "    12.077      0.352 FF  CELL  y~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.221      0.144 FF    IC  y~70\|datae " "    12.221      0.144 FF    IC  y~70\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.433      0.212 FR  CELL  y~70\|combout " "    12.433      0.212 FR  CELL  y~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.561      0.128 RR    IC  y~78\|dataf " "    12.561      0.128 RR    IC  y~78\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.653      0.092 RR  CELL  y~78\|combout " "    12.653      0.092 RR  CELL  y~78\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.327      0.674 RR    IC  y\[5\]~output\|i " "    13.327      0.674 RR    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.325      1.998 RR  CELL  y\[5\]~output\|o " "    15.325      1.998 RR  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.325      0.000 RR  CELL  y\[5\] " "    15.325      0.000 RR  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  R  oExt  y\[5\] " "    17.000     -5.000  R  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.325 " "Data Arrival Time  :    15.325" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.675  " "Slack              :     1.675 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.255 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 14.255" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 14.255  " "Path #1: Hold slack is 14.255 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[8\] " "To Node      : y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.483 RR  CELL  x\[15\]~input\|o " "     5.483      0.483 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.759      1.276 RR    IC  y~118\|datae " "     6.759      1.276 RR    IC  y~118\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.933      0.174 RR  CELL  y~118\|combout " "     6.933      0.174 RR  CELL  y~118\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.213      0.280 RR    IC  y\[8\]~output\|i " "     7.213      0.280 RR    IC  y\[8\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.255      2.042 RR  CELL  y\[8\]~output\|o " "     9.255      2.042 RR  CELL  y\[8\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.255      0.000 RR  CELL  y\[8\] " "     9.255      0.000 RR  CELL  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  R  oExt  y\[8\] " "    -5.000     -5.000  R  oExt  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.255 " "Data Arrival Time  :     9.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.255  " "Slack              :    14.255 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862446 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1601336862447 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1601336862501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.272 " "Worst-case setup slack is 6.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.272               0.000 virtclk  " "    6.272               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336862503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 12.345 " "Worst-case hold slack is 12.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.345               0.000 virtclk  " "   12.345               0.000 virtclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601336862504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601336862504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601336862506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.272 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.272" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.272  " "Path #1: Setup slack is 6.272 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[5\] " "To Node      : y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  F  iExt  x\[15\] " "     5.000      5.000  F  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 FF    IC  x\[15\]~input\|i " "     5.000      0.000 FF    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.547      0.547 FF  CELL  x\[15\]~input\|o " "     5.547      0.547 FF  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.732 FF    IC  Equal0~0\|dataa " "     6.279      0.732 FF    IC  Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.490      0.211 FF  CELL  Equal0~0\|combout " "     6.490      0.211 FF  CELL  Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.630      0.140 FF    IC  Add0~1\|datab " "     6.630      0.140 FF    IC  Add0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.956      0.326 FR  CELL  Add0~1\|cout " "     6.956      0.326 FR  CELL  Add0~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.956      0.000 RR    IC  Add0~5\|cin " "     6.956      0.000 RR    IC  Add0~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.962      0.006 RR  CELL  Add0~5\|cout " "     6.962      0.006 RR  CELL  Add0~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.962      0.000 RR    IC  Add0~9\|cin " "     6.962      0.000 RR    IC  Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.109      0.147 RR  CELL  Add0~9\|sumout " "     7.109      0.147 RR  CELL  Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.181      0.072 RR    IC  LessThan86~0\|dataa " "     7.181      0.072 RR    IC  LessThan86~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.387      0.206 RF  CELL  LessThan86~0\|combout " "     7.387      0.206 RF  CELL  LessThan86~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.468      0.081 FF    IC  LessThan86~2\|datad " "     7.468      0.081 FF    IC  LessThan86~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.570      0.102 FF  CELL  LessThan86~2\|combout " "     7.570      0.102 FF  CELL  LessThan86~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.653      0.083 FF    IC  LessThan85~0\|datad " "     7.653      0.083 FF    IC  LessThan85~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.755      0.102 FF  CELL  LessThan85~0\|combout " "     7.755      0.102 FF  CELL  LessThan85~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.017      0.262 FF    IC  always1~4\|datae " "     8.017      0.262 FF    IC  always1~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.121      0.104 FR  CELL  always1~4\|combout " "     8.121      0.104 FR  CELL  always1~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.196      0.075 RR    IC  y~123\|datad " "     8.196      0.075 RR    IC  y~123\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.359      0.163 RR  CELL  y~123\|combout " "     8.359      0.163 RR  CELL  y~123\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.424      0.065 RR    IC  y~124\|datac " "     8.424      0.065 RR    IC  y~124\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.565      0.141 RF  CELL  y~124\|combout " "     8.565      0.141 RF  CELL  y~124\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.634      0.069 FF    IC  y~66\|datad " "     8.634      0.069 FF    IC  y~66\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.803      0.169 FF  CELL  y~66\|combout " "     8.803      0.169 FF  CELL  y~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.875      0.072 FF    IC  y~70\|datae " "     8.875      0.072 FF    IC  y~70\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.974      0.099 FR  CELL  y~70\|combout " "     8.974      0.099 FR  CELL  y~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.038      0.064 RR    IC  y~78\|dataf " "     9.038      0.064 RR    IC  y~78\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.076      0.038 RF  CELL  y~78\|combout " "     9.076      0.038 RF  CELL  y~78\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.448      0.372 FF    IC  y\[5\]~output\|i " "     9.448      0.372 FF    IC  y\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.728      1.280 FF  CELL  y\[5\]~output\|o " "    10.728      1.280 FF  CELL  y\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.728      0.000 FF  CELL  y\[5\] " "    10.728      0.000 FF  CELL  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000     22.000           latch edge time " "    22.000     22.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.000  R        clock network delay " "    22.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.000     -5.000  F  oExt  y\[5\] " "    17.000     -5.000  F  oExt  y\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.728 " "Data Arrival Time  :    10.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.000 " "Data Required Time :    17.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.272  " "Slack              :     6.272 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.345 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 12.345" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{virtclk\}\] " "-to_clock \[get_clocks \{virtclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 12.345  " "Path #1: Hold slack is 12.345 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : x\[15\] " "From Node    : x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : y\[8\] " "To Node      : y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : virtclk " "Launch Clock : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : virtclk " "Latch Clock  : virtclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000  R  iExt  x\[15\] " "     5.000      5.000  R  iExt  x\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR    IC  x\[15\]~input\|i " "     5.000      0.000 RR    IC  x\[15\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.173      0.173 RR  CELL  x\[15\]~input\|o " "     5.173      0.173 RR  CELL  x\[15\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.657 RR    IC  y~118\|datae " "     5.830      0.657 RR    IC  y~118\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.915      0.085 RR  CELL  y~118\|combout " "     5.915      0.085 RR  CELL  y~118\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.141 RR    IC  y\[8\]~output\|i " "     6.056      0.141 RR    IC  y\[8\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.345      1.289 RR  CELL  y\[8\]~output\|o " "     7.345      1.289 RR  CELL  y\[8\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.345      0.000 RR  CELL  y\[8\] " "     7.345      0.000 RR  CELL  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -5.000     -5.000  R  oExt  y\[8\] " "    -5.000     -5.000  R  oExt  y\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.345 " "Data Arrival Time  :     7.345" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -5.000 " "Data Required Time :    -5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.345  " "Slack              :    12.345 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1601336862509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601336862509 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601336863025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1601336863025 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1601336863060 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601336863061 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601336863061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601336863085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 20:47:43 2020 " "Processing ended: Mon Sep 28 20:47:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601336863085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601336863085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601336863085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601336863085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1601336863967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601336863967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 20:47:43 2020 " "Processing started: Mon Sep 28 20:47:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601336863967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601336863967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601336863967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1601336864270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sigmoid.svo /home/daniel/Documents/GitHub/sigmoid/simulation/modelsim/ simulation " "Generated file sigmoid.svo in folder \"/home/daniel/Documents/GitHub/sigmoid/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1601336864350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601336864365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 20:47:44 2020 " "Processing ended: Mon Sep 28 20:47:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601336864365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601336864365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601336864365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601336864365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601336864497 ""}
