==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 121.488 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.735 seconds; current allocated memory: 123.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,345 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,466 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,667 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,967 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,972 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,480 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,535 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:27:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:29:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:27:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:29:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:30:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:25:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:25:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 140.179 seconds; current allocated memory: 174.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 174.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.082 seconds; current allocated memory: 207.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 211.055 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.94 seconds; current allocated memory: 241.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 245.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 1, Depth = 15, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 248.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 250.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
WARNING: [HLS 200-885] The II Violation in module 'calculateLayer4_Pipeline_calculateLayer4_loop' (loop 'calculateLayer4_loop'): Unable to schedule bus request operation ('gmem_load_25_req', calculateLayer4.cpp:31) on port 'gmem' (calculateLayer4.cpp:31) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 26, Depth = 156, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 252.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 253.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 253.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 253.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 256.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 262.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.588 seconds; current allocated memory: 272.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.915 seconds; current allocated memory: 275.289 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.693 seconds; current allocated memory: 284.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 2 seconds. Elapsed time: 177.709 seconds; current allocated memory: 163.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 121.637 MB.
INFO: [HLS 200-10] Analyzing design file 'calculateLayer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.156 seconds; current allocated memory: 123.793 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,345 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,466 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,667 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,967 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,970 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,972 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,971 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,480 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,535 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:27:12)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:29:20)
INFO: [HLS 214-291] Loop 'kernelCol_loop' is marked as complete unroll implied by the pipeline pragma (calculateLayer4.cpp:30:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (calculateLayer4.cpp:27:12) in function 'calculateLayer4' completely with a factor of 50 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (calculateLayer4.cpp:29:20) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop' (calculateLayer4.cpp:30:21) in function 'calculateLayer4' completely with a factor of 5 (calculateLayer4.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(calculateLayer4.cpp:25:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (calculateLayer4.cpp:25:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 140.555 seconds; current allocated memory: 174.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 174.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 208.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 211.246 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.629 seconds; current allocated memory: 240.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 243.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculateLayer4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 15, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 248.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 249.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 156, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 252.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 253.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 253.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 253.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'calculateLayer4_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 256.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'calculateLayer4_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'calculateLayer4_Pipeline_calculateLayer4_loop/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 262.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateLayer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer3_Weights_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculateLayer4/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculateLayer4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer3_Neurons_CPU', 'Layer3_Weights_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateLayer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.486 seconds; current allocated memory: 272.336 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.695 seconds; current allocated memory: 275.219 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.577 seconds; current allocated memory: 284.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for calculateLayer4.
INFO: [VLOG 209-307] Generating Verilog RTL for calculateLayer4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 2 seconds. Elapsed time: 171.471 seconds; current allocated memory: 162.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 121.062 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
ERROR: [HLS 207-3437] redefinition of label 'kernelRow_Loop' (cnn_lenet.cpp:75:13)
INFO: [HLS 207-71] previous definition is here (cnn_lenet.cpp:55:17)
ERROR: [HLS 207-3437] redefinition of label 'col_loop' (cnn_lenet.cpp:73:2)
INFO: [HLS 207-71] previous definition is here (cnn_lenet.cpp:52:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 121.559 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/csynth.tcl:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.26 seconds; current allocated memory: 123.590 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'calculateLayer4'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.514 seconds; current allocated memory: 2.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 122.277 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.163 seconds; current allocated memory: 124.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,726 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,966 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,365 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,578 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,530 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,000 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,068 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:73:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:75:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:76:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:55:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:56:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:37:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:39:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:73:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:75:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:76:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:55:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:56:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:37:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:39:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:41:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:71:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:71:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 59.544 seconds; current allocated memory: 130.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 130.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 161.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 163.195 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:4:127)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 16.392 seconds; current allocated memory: 189.516 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:33:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:34:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:32:27) and 'OutputRow_Loop'(cnn_lenet.cpp:33:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:51:19) and 'col_loop'(cnn_lenet.cpp:52:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:50:27) and 'row_Loop'(cnn_lenet.cpp:51:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:33:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:32:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:51:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:50:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.365 seconds; current allocated memory: 227.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 15, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 232.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 233.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 161, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
WARNING: [HLS 200-871] Estimated clock period (8.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', cnn_lenet.cpp:33) on local variable 'indvar_flatten' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', cnn_lenet.cpp:33) [36]  (1.915 ns)
	'select' operation 4 bit ('select_ln29', cnn_lenet.cpp:29) [37]  (1.024 ns)
	'add' operation 4 bit ('add_ln33', cnn_lenet.cpp:33) [44]  (1.735 ns)
	'select' operation 4 bit ('select_ln33', cnn_lenet.cpp:33) [51]  (1.024 ns)
	'store' operation 0 bit ('j_write_ln29', cnn_lenet.cpp:29) of variable 'select_ln33', cnn_lenet.cpp:33 on local variable 'j', cnn_lenet.cpp:29 [365]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 238.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 239.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln65_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 775, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.898 seconds; current allocated memory: 260.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.200ns) exceeds the target (target clock period: 10.000ns, clock uncertainty: 2.700ns, effective delay budget: 7.300ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:57) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.723 seconds; current allocated memory: 262.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 147, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 263.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 263.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 264.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 265.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 267.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 273.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.224 seconds; current allocated memory: 297.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 5 seconds. Elapsed time: 14.335 seconds; current allocated memory: 330.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer3_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.403 seconds; current allocated memory: 330.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.547 seconds; current allocated memory: 335.773 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.102 seconds; current allocated memory: 349.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 7 seconds. Elapsed time: 134.509 seconds; current allocated memory: 227.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 121.609 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.381 seconds; current allocated memory: 123.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,726 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,966 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,365 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,578 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,530 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,000 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,068 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:73:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:75:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:76:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:55:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:56:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:37:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:39:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:73:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:75:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:76:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:55:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:56:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:37:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:39:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:41:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:71:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:71:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 41.492 seconds; current allocated memory: 130.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 130.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.789 seconds; current allocated memory: 160.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 162.328 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:4:127)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 13.887 seconds; current allocated memory: 188.902 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:33:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:34:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:32:27) and 'OutputRow_Loop'(cnn_lenet.cpp:33:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:51:19) and 'col_loop'(cnn_lenet.cpp:52:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:50:27) and 'row_Loop'(cnn_lenet.cpp:51:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:33:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:32:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:51:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:50:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 226.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 231.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 233.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 123, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 238.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 238.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln65_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 618, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.422 seconds; current allocated memory: 256.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.148 seconds; current allocated memory: 258.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 259.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 260.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 260.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 261.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 263.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.238 seconds; current allocated memory: 268.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.251 seconds; current allocated memory: 291.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 13.212 seconds; current allocated memory: 323.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer3_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.662 seconds; current allocated memory: 324.484 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.521 seconds; current allocated memory: 328.699 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.08 seconds; current allocated memory: 342.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 6 seconds. Elapsed time: 105.099 seconds; current allocated memory: 221.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.829 seconds; current allocated memory: 10.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.833 seconds; current allocated memory: 10.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.903 seconds; current allocated memory: 10.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-24] TB preprocess failed : C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/cnn_lenet_tb.cpp:3:23: fatal error: cnn_lenet.h: No such file or directory
 #include <cnn_lenet.h>
                       ^
compilation terminated.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 3.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '87'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.127 seconds; current allocated memory: 10.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '87'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.426 seconds; current allocated memory: 10.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '87'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.554 seconds; current allocated memory: 10.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 121.539 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.524 seconds; current allocated memory: 123.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,726 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,966 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,365 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,578 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,530 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,000 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,068 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:71:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:73:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:74:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:53:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:54:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:35:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:37:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:71:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:73:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:74:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:53:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:54:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:35:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:37:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:39:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:69:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:69:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 33.456 seconds; current allocated memory: 129.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 129.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 159.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 162.156 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:4:127)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.504 seconds; current allocated memory: 188.590 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:31:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:32:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:30:27) and 'OutputRow_Loop'(cnn_lenet.cpp:31:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:49:19) and 'col_loop'(cnn_lenet.cpp:50:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:48:27) and 'row_Loop'(cnn_lenet.cpp:49:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:31:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:30:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:49:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:48:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 226.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 231.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 232.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 123, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 238.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 238.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 618, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.23 seconds; current allocated memory: 256.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.697 seconds; current allocated memory: 258.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 259.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 259.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 260.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 260.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 262.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 268.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.154 seconds; current allocated memory: 290.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 7.364 seconds; current allocated memory: 322.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer4_Neurons_CPU' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer3_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.027 seconds; current allocated memory: 323.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.046 seconds; current allocated memory: 328.051 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.272 seconds; current allocated memory: 341.688 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 6 seconds. Elapsed time: 76.612 seconds; current allocated memory: 220.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '87'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.268 seconds; current allocated memory: 9.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '87'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.266 seconds; current allocated memory: 10.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution7/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 52.625 seconds; current allocated memory: 9.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 121.227 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.9 seconds; current allocated memory: 123.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,726 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,966 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,365 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,578 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,583 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,530 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,529 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,002 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,070 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:71:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:73:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:74:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:53:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:54:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:35:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:37:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:71:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:73:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:74:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:53:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:54:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:35:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:37:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'INTPUT_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:39:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:69:27) has been inferred on bundle 'OUTPUT_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:69:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.002 seconds; current allocated memory: 129.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 129.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 160.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 161.473 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:4:127)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 8.468 seconds; current allocated memory: 188.352 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:31:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:32:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:30:27) and 'OutputRow_Loop'(cnn_lenet.cpp:31:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:49:19) and 'col_loop'(cnn_lenet.cpp:50:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:48:27) and 'row_Loop'(cnn_lenet.cpp:49:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:31:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:30:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:49:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:48:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 226.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 231.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 232.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 123, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 237.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 237.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln63_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 618, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.278 seconds; current allocated memory: 256.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 257.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer3_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 258.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 259.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 260.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 260.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 263.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 268.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.283 seconds; current allocated memory: 291.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_OUTPUT_BUS_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 7.065 seconds; current allocated memory: 323.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/INTPUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/OUTPUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU', 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer3_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.875 seconds; current allocated memory: 324.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 328.859 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.903 seconds; current allocated memory: 343.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 6 seconds. Elapsed time: 75.971 seconds; current allocated memory: 222.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CNN_lenet5/solution7/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 49.79 seconds; current allocated memory: 11.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '79'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.31 seconds; current allocated memory: 10.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '79'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.035 seconds; current allocated memory: 11.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '77'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.272 seconds; current allocated memory: 11.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 120.906 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.025 seconds; current allocated memory: 123.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,716 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,963 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,538 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,362 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,575 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,528 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,404 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,472 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:72:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:74:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:75:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:54:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:55:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:36:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:38:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:72:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:74:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:75:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:54:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:55:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:36:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:38:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:40:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:70:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.411 seconds; current allocated memory: 129.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 129.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.066 seconds; current allocated memory: 161.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 164.883 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:5:81)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.462 seconds; current allocated memory: 191.656 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:32:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:33:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:31:27) and 'OutputRow_Loop'(cnn_lenet.cpp:32:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:50:19) and 'col_loop'(cnn_lenet.cpp:51:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:49:27) and 'row_Loop'(cnn_lenet.cpp:50:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:32:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:31:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:50:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:49:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 228.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 233.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 235.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 123, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 240.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 240.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln64_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 618, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 259.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.872 seconds; current allocated memory: 261.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 262.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 262.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 263.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 263.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 265.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.972 seconds; current allocated memory: 271.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.115 seconds; current allocated memory: 295.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 7.427 seconds; current allocated memory: 329.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.914 seconds; current allocated memory: 329.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.366 seconds; current allocated memory: 334.758 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.97 seconds; current allocated memory: 349.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 7 seconds. Elapsed time: 78.171 seconds; current allocated memory: 228.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.252 seconds; current allocated memory: 10.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 121.965 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.916 seconds; current allocated memory: 123.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,716 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,963 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,538 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,362 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,575 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,581 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,528 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,527 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,404 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,472 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution7/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'col_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:72:13)
INFO: [HLS 214-291] Loop 'kernelRow_Loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:74:30)
INFO: [HLS 214-291] Loop 'kernelCol_loop2' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:75:34)
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:54:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:55:37)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:36:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:38:21)
INFO: [HLS 214-186] Unrolling loop 'col_loop2' (cnn_lenet.cpp:72:13) in function 'cnn_lenet' completely with a factor of 50 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop2' (cnn_lenet.cpp:74:30) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_loop2' (cnn_lenet.cpp:75:34) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:54:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:55:37) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:36:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:38:21) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:40:34)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'calculateLayer4_loop'(cnn_lenet.cpp:70:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_lenet.cpp:70:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.872 seconds; current allocated memory: 129.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 129.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.895 seconds; current allocated memory: 162.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 165.227 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:5:81)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.487 seconds; current allocated memory: 192.121 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:32:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:33:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:31:27) and 'OutputRow_Loop'(cnn_lenet.cpp:32:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:50:19) and 'col_loop'(cnn_lenet.cpp:51:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:49:27) and 'row_Loop'(cnn_lenet.cpp:50:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:32:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:31:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:50:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:49:27) in function 'cnn_lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 229.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 234.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 235.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 123, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 240.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 241.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln64_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 152, Final II = 152, Depth = 618, loop 'calculateLayer3_loop_row_Loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.267 seconds; current allocated memory: 259.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.813 seconds; current allocated memory: 261.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer4_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer4_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 262.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 263.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 263.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 263.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 266.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/Layer1_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 271.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop/Layer2_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.027 seconds; current allocated memory: 295.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer4_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer4_loop' pipeline 'calculateLayer4_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet_Pipeline_calculateLayer4_loop/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer4_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 7.405 seconds; current allocated memory: 329.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Neurons_CPU' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer2_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Weights_CPU' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer4_Neurons_CPU' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Layer4_Neurons_CPU' and 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer1_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer2_Weights_CPU_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_lenet/Layer3_Weights_CPU_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.205 seconds; current allocated memory: 330.219 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.841 seconds; current allocated memory: 334.855 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.553 seconds; current allocated memory: 349.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 6 seconds. Elapsed time: 73.796 seconds; current allocated memory: 227.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.009 seconds; current allocated memory: 10.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution7/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 60.892 seconds; current allocated memory: 10.578 MB.
