src/display_ctrl/display_ctrl.o src/display_ctrl/display_ctrl.o: \
 ../src/display_ctrl/display_ctrl.c ../src/display_ctrl/display_ctrl.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 ../src/display_ctrl/vga_modes.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_hw.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_printf.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/bspconfig.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_i.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h \
 ../src/display_ctrl/xvtc.h ../src/display_ctrl/xvtc_hw.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 ../src/display_ctrl/../dynclk/dynclk.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h
../src/display_ctrl/display_ctrl.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h:
../src/display_ctrl/vga_modes.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_hw.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_printf.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/bspconfig.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_i.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h:
../src/display_ctrl/xvtc.h:
../src/display_ctrl/xvtc_hw.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h:
../src/display_ctrl/../dynclk/dynclk.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h:
