01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
09800000|09800000||fbl  10 <main+0x10>|PASS
09800000|09800000||fbl  4 <main+0x4>|PASS
09800000|09800000||fbl  8 <main+0x8>|PASS
09800000|09800000||fbl  c <main+0xc>|PASS
09800000|09800000||fbl  10 <main+0x10>|PASS
09800000|09800000||fbl  4 <main+0x4>|PASS
09800000|09800000||fbl  8 <main+0x8>|PASS
09800000|09800000||fbl  c <main+0xc>|PASS
09800000|09800000||fbl  10 <main+0x10>|PASS
09800000|09800000||fbl  4 <main+0x4>|PASS
09800000|09800000||fbl  8 <main+0x8>|PASS
09800000|09800000||fbl  c <main+0xc>|PASS
09800000|09800000||fbl  10 <main+0x10>|PASS
09800000|09800000||fbl  4 <main+0x4>|PASS
09800000|09800000||fbl  8 <main+0x8>|PASS
09800000|09800000||fbl  c <main+0xc>|PASS
29800000|29800000||fbl,a   14 <main+0x14>|PASS
29800000|29800000||fbl,a   18 <main+0x18>|PASS
29800000|29800000||fbl,a   1c <main+0x1c>|PASS
29800000|29800000||fbl,a   20 <main+0x20>|PASS
29800000|29800000||fbl,a   14 <main+0x14>|PASS
29800000|29800000||fbl,a   18 <main+0x18>|PASS
29800000|29800000||fbl,a   1c <main+0x1c>|PASS
29800000|29800000||fbl,a   20 <main+0x20>|PASS
29800000|29800000||fbl,a   14 <main+0x14>|PASS
29800000|29800000||fbl,a   18 <main+0x18>|PASS
29800000|29800000||fbl,a   1c <main+0x1c>|PASS
29800000|29800000||fbl,a   20 <main+0x20>|PASS
29800000|29800000||fbl,a   14 <main+0x14>|PASS
29800000|29800000||fbl,a   18 <main+0x18>|PASS
29800000|29800000||fbl,a   1c <main+0x1c>|PASS
29800000|29800000||fbl,a   20 <main+0x20>|PASS
