{
  "design": {
    "design_info": {
      "boundary_crc": "0xF70650F4BF5D0528",
      "device": "xc7a100tfgg484-2L",
      "gen_directory": "../../../../project.gen/sources_1/bd/Top",
      "name": "Top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "GPIO_regs": {
        "Model": "",
        "Version": "",
        "xlslice_0": "",
        "c_counter_binary_0": "",
        "dna_reader_0": "",
        "user_efuse_0": "",
        "axi_gpio_0": "",
        "axi_gpio_1": "",
        "axi_gpio_2": "",
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        }
      },
      "mig_7series_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlslice_D1": "",
      "xadc_wiz_0": "",
      "util_vector_logic_0": "",
      "const_true1": "",
      "CodeBlinker_3": "",
      "xlslice_D0": "",
      "xlslice_D4_D2": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_interconnect_1": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "axi_quad_spi_0": "",
      "util_ds_buf": "",
      "xdma_0": ""
    },
    "interface_ports": {
      "DDR3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "SPI_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "SPI_0_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "SPI_0_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "SPI_0_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "SPI_0_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "SPI_0_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "SPI_0_io1_t",
            "direction": "O"
          },
          "IO2_I": {
            "physical_name": "SPI_0_io2_i",
            "direction": "I"
          },
          "IO2_O": {
            "physical_name": "SPI_0_io2_o",
            "direction": "O"
          },
          "IO2_T": {
            "physical_name": "SPI_0_io2_t",
            "direction": "O"
          },
          "IO3_I": {
            "physical_name": "SPI_0_io3_i",
            "direction": "I"
          },
          "IO3_O": {
            "physical_name": "SPI_0_io3_o",
            "direction": "O"
          },
          "IO3_T": {
            "physical_name": "SPI_0_io3_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "SPI_0_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "SPI_0_ss_t",
            "direction": "O"
          }
        }
      },
      "pcie_clkin": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_clkin_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_clkin_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "sys_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "sys_clk_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "LED_A4": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_A3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "real_spi_ss": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_A2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_A1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pci_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "pcie_clkreq_l": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_M2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "GPIO_regs": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio2_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "Model": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "Top_Model_0",
            "xci_path": "ip/Top_Model_0/Top_Model_0.xci",
            "inst_hier_path": "GPIO_regs/Model",
            "parameters": {
              "CONST_VAL": {
                "value": "0x4C495445"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "Version": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "Top_Version_0",
            "xci_path": "ip/Top_Version_0/Top_Version_0.xci",
            "inst_hier_path": "GPIO_regs/Version",
            "parameters": {
              "CONST_VAL": {
                "value": "0x1"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "Top_xlslice_0_0",
            "xci_path": "ip/Top_xlslice_0_0/Top_xlslice_0_0.xci",
            "inst_hier_path": "GPIO_regs/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "Top_c_counter_binary_0_0",
            "xci_path": "ip/Top_c_counter_binary_0_0/Top_c_counter_binary_0_0.xci",
            "inst_hier_path": "GPIO_regs/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "2"
              }
            }
          },
          "dna_reader_0": {
            "vlnv": "xilinx.com:module_ref:dna_reader:1.0",
            "xci_name": "Top_dna_reader_0_0",
            "xci_path": "ip/Top_dna_reader_0_0/Top_dna_reader_0_0.xci",
            "inst_hier_path": "GPIO_regs/dna_reader_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dna_reader",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "ready": {
                "direction": "O"
              },
              "dna_ls": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "dna_ms": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "user_efuse_0": {
            "vlnv": "xilinx.com:module_ref:user_efuse:1.0",
            "xci_name": "Top_user_efuse_0_0",
            "xci_path": "ip/Top_user_efuse_0_0/Top_user_efuse_0_0.xci",
            "inst_hier_path": "GPIO_regs/user_efuse_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "user_efuse",
              "boundary_crc": "0x0"
            },
            "ports": {
              "VAL": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Top_axi_gpio_0_0",
            "xci_path": "ip/Top_axi_gpio_0_0/Top_axi_gpio_0_0.xci",
            "inst_hier_path": "GPIO_regs/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Top_axi_gpio_1_0",
            "xci_path": "ip/Top_axi_gpio_1_0/Top_axi_gpio_1_0.xci",
            "inst_hier_path": "GPIO_regs/axi_gpio_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "Top_axi_gpio_2_0",
            "xci_path": "ip/Top_axi_gpio_2_0/Top_axi_gpio_2_0.xci",
            "inst_hier_path": "GPIO_regs/axi_gpio_2",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_DOUT_DEFAULT_2": {
                "value": "0x0000000C"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/Top_axi_interconnect_1_0/Top_axi_interconnect_1_0.xci",
            "inst_hier_path": "GPIO_regs/axi_interconnect_1",
            "xci_name": "Top_axi_interconnect_1_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Top_xbar_6",
                "xci_path": "ip/Top_xbar_6/Top_xbar_6.xci",
                "inst_hier_path": "GPIO_regs/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "axi_gpio_0/S_AXI",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "axi_gpio_1/S_AXI",
              "axi_interconnect_1/M01_AXI"
            ]
          },
          "axi_interconnect_1_M02_AXI": {
            "interface_ports": [
              "axi_gpio_2/S_AXI",
              "axi_interconnect_1/M02_AXI"
            ]
          }
        },
        "nets": {
          "S00_ARESETN_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn",
              "axi_gpio_2/s_axi_aresetn",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M02_ARESETN"
            ]
          },
          "Version_dout": {
            "ports": [
              "Version/dout",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "axi_gpio_2_gpio2_io_o": {
            "ports": [
              "axi_gpio_2/gpio2_io_o",
              "gpio2_io_o"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "xlslice_0/Din"
            ]
          },
          "dna_reader_0_dna_ls": {
            "ports": [
              "dna_reader_0/dna_ls",
              "axi_gpio_1/gpio_io_i"
            ]
          },
          "dna_reader_0_dna_ms": {
            "ports": [
              "dna_reader_0/dna_ms",
              "axi_gpio_1/gpio2_io_i"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "c_counter_binary_0/CLK",
              "axi_gpio_0/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk",
              "axi_gpio_2/s_axi_aclk",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK"
            ]
          },
          "user_efuse_0_VAL": {
            "ports": [
              "user_efuse_0/VAL",
              "axi_gpio_2/gpio_io_i"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "Model/dout",
              "axi_gpio_0/gpio_io_i"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "dna_reader_0/clk"
            ]
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "Top_mig_7series_0_0",
        "xci_path": "ip/Top_mig_7series_0_0/Top_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_xlconstant_1_0",
        "xci_path": "ip/Top_xlconstant_1_0/Top_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_xlconstant_2_0",
        "xci_path": "ip/Top_xlconstant_2_0/Top_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2"
      },
      "xlslice_D1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Top_xlslice_0_3",
        "xci_path": "ip/Top_xlslice_0_3/Top_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_D1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "Top_xadc_wiz_1_0",
        "xci_path": "ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "1000"
          },
          "DCLK_FREQUENCY": {
            "value": "125"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_TEMP_BUS": {
            "value": "true"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "Top_util_vector_logic_0_2",
        "xci_path": "ip/Top_util_vector_logic_0_2/Top_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "const_true1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_const_true_1",
        "xci_path": "ip/Top_const_true_1/Top_const_true_1.xci",
        "inst_hier_path": "const_true1"
      },
      "CodeBlinker_3": {
        "vlnv": "xilinx.com:module_ref:CodeBlinker:1.0",
        "xci_name": "Top_CodeBlinker_0_3",
        "xci_path": "ip/Top_CodeBlinker_0_3/Top_CodeBlinker_0_3.xci",
        "inst_hier_path": "CodeBlinker_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CodeBlinker",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Top_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "ok": {
            "direction": "I"
          },
          "code": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "led": {
            "direction": "O"
          }
        }
      },
      "xlslice_D0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Top_xlslice_0_4",
        "xci_path": "ip/Top_xlslice_0_4/Top_xlslice_0_4.xci",
        "inst_hier_path": "xlslice_D0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_D4_D2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Top_xlslice_1_0",
        "xci_path": "ip/Top_xlslice_1_0/Top_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_D4_D2",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "3"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/Top_axi_interconnect_0_0/Top_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "Top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Top_xbar_5",
            "xci_path": "ip/Top_xbar_5/Top_xbar_5.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/Top_axi_interconnect_1_1/Top_axi_interconnect_1_1.xci",
        "inst_hier_path": "axi_interconnect_1",
        "xci_name": "Top_axi_interconnect_1_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "Top_auto_cc_0",
                "xci_path": "ip/Top_auto_cc_0/Top_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_1/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "Top_axi_quad_spi_0_0",
        "xci_path": "ip/Top_axi_quad_spi_0_0/Top_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "3"
          },
          "C_SPI_MODE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "Top_util_ds_buf_0",
        "xci_path": "ip/Top_util_ds_buf_0/Top_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "Top_xdma_0_0",
        "xci_path": "ip/Top_xdma_0_0/Top_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "0000"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axil_master_64bit_en": {
            "value": "true"
          },
          "axil_master_prefetchable": {
            "value": "true"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_scale": {
            "value": "Kilobytes"
          },
          "axilite_master_size": {
            "value": "128"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "copy_pf0": {
            "value": "true"
          },
          "en_ext_ch_gt_drp": {
            "value": "false"
          },
          "en_pcie_drp": {
            "value": "false"
          },
          "en_transceiver_status_ports": {
            "value": "false"
          },
          "enable_gen4": {
            "value": "false"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pf0_Use_Class_Code_Lookup_Assistant": {
            "value": "false"
          },
          "pf0_base_class_menu": {
            "value": "Device_was_built_before_Class_Code_definitions_were_finalized"
          },
          "pf0_class_code_base": {
            "value": "12"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "00"
          },
          "pf0_device_id": {
            "value": "7011"
          },
          "pf0_sub_class_interface_menu": {
            "value": "All_currently_implemented_devices_except_VGA-compatible_devices"
          },
          "pf0_subsystem_id": {
            "value": "0"
          },
          "pf0_subsystem_vendor_id": {
            "value": "0"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "runbit_fix": {
            "value": "false"
          },
          "vendor_id": {
            "value": "10EE"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          },
          "xdma_pcie_prefetchable": {
            "value": "true"
          },
          "xdma_rnum_chnl": {
            "value": "1"
          },
          "xdma_sts_ports": {
            "value": "false"
          },
          "xdma_wnum_chnl": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "GPIO_regs/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "SPI_0",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "pcie_clkin",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "diff_clock_rtl_1_1": {
        "interface_ports": [
          "sys_clk",
          "mig_7series_0/SYS_CLK"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "mig_7series_0/DDR3"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "axi_interconnect_1/S00_AXI",
          "xdma_0/M_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "xdma_0/M_AXI_LITE"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "CodeBlinker_3_led": {
        "ports": [
          "CodeBlinker_3/led",
          "LED_A1"
        ]
      },
      "GPIO_regs_gpio2_io_o": {
        "ports": [
          "GPIO_regs/gpio2_io_o",
          "xlslice_D1/Din",
          "xlslice_D0/Din",
          "xlslice_D4_D2/Din"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "util_vector_logic_0/Res",
          "axi_interconnect_1/M00_ARESETN"
        ]
      },
      "S00_ACLK_1": {
        "ports": [
          "xdma_0/axi_aclk",
          "GPIO_regs/s_axi_aclk",
          "xadc_wiz_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_quad_spi_0/s_axi_aclk"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "xdma_0/axi_aresetn",
          "GPIO_regs/s_axi_aresetn",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_quad_spi_0/s_axi_aresetn"
        ]
      },
      "axi_quad_spi_0_ss_o": {
        "ports": [
          "axi_quad_spi_0/ss_o",
          "real_spi_ss"
        ]
      },
      "const_true1_dout": {
        "ports": [
          "const_true1/dout",
          "CodeBlinker_3/ok"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "LED_A4"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "CodeBlinker_3/clk"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_interconnect_1/M00_ACLK"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "pci_reset_1": {
        "ports": [
          "pci_reset",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "xadc_wiz_1_temp_out": {
        "ports": [
          "xadc_wiz_0/temp_out",
          "mig_7series_0/device_temp_i"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "LED_A3"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "pcie_clkreq_l"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "mig_7series_0/sys_rst",
          "mig_7series_0/aresetn"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_D1/Dout",
          "LED_M2"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_D4_D2/Dout",
          "CodeBlinker_3/code"
        ]
      },
      "xlslice_D0_Dout": {
        "ports": [
          "xlslice_D0/Dout",
          "LED_A2"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000000000000",
                "range": "1G"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/GPIO_regs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/GPIO_regs/axi_gpio_1/S_AXI/Reg",
                "offset": "0x00001000",
                "range": "4K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/GPIO_regs/axi_gpio_2/S_AXI/Reg",
                "offset": "0x00002000",
                "range": "4K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x00010000",
                "range": "4K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_xadc_wiz_1_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x00003000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}