{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 22:47:29 2012 " "Info: Processing started: Wed Feb 15 22:47:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 memory lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3 register lab1:U1\|ctrl:ctrlUnit\|datain\[7\] 15.003 ns " "Info: Slack time is 15.003 ns for clock \"CLOCK_50\" between source memory \"lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3\" and destination register \"lab1:U1\|ctrl:ctrlUnit\|datain\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "200.0 MHz " "Info: Fmax is restricted to 200.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.767 ns + Largest memory register " "Info: + Largest memory to register requirement is 19.767 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.060 ns + Largest " "Info: + Largest clock skew is -0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.690 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns lab1:U1\|ctrl:ctrlUnit\|datain\[7\] 3 REG LCFF_X12_Y17_N15 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X12_Y17_N15; Fanout = 1; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.750 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.661 ns) 2.750 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X13_Y17 8 " "Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.750 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.633 ns" { CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.36 % ) " "Info: Total cell delay = 1.660 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.090 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.764 ns - Longest memory register " "Info: - Longest memory to register delay is 4.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3 1 MEM M4K_X13_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|q_a\[0\] 2 MEM M4K_X13_Y17 9 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y17; Fanout = 9; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|q_a\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.414 ns) 3.844 ns lab1:U1\|ctrl:ctrlUnit\|datain\[0\]~214 3 COMB LCCOMB_X12_Y17_N0 2 " "Info: 3: + IC(0.437 ns) + CELL(0.414 ns) = 3.844 ns; Loc. = LCCOMB_X12_Y17_N0; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[0\]~214'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.851 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] lab1:U1|ctrl:ctrlUnit|datain[0]~214 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.915 ns lab1:U1\|ctrl:ctrlUnit\|datain\[1\]~217 4 COMB LCCOMB_X12_Y17_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.915 ns; Loc. = LCCOMB_X12_Y17_N2; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[1\]~217'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[0]~214 lab1:U1|ctrl:ctrlUnit|datain[1]~217 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.986 ns lab1:U1\|ctrl:ctrlUnit\|datain\[2\]~219 5 COMB LCCOMB_X12_Y17_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.986 ns; Loc. = LCCOMB_X12_Y17_N4; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[2\]~219'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[1]~217 lab1:U1|ctrl:ctrlUnit|datain[2]~219 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.057 ns lab1:U1\|ctrl:ctrlUnit\|datain\[3\]~221 6 COMB LCCOMB_X12_Y17_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.057 ns; Loc. = LCCOMB_X12_Y17_N6; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[3\]~221'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[2]~219 lab1:U1|ctrl:ctrlUnit|datain[3]~221 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.128 ns lab1:U1\|ctrl:ctrlUnit\|datain\[4\]~223 7 COMB LCCOMB_X12_Y17_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.128 ns; Loc. = LCCOMB_X12_Y17_N8; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[4\]~223'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[3]~221 lab1:U1|ctrl:ctrlUnit|datain[4]~223 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.199 ns lab1:U1\|ctrl:ctrlUnit\|datain\[5\]~225 8 COMB LCCOMB_X12_Y17_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.199 ns; Loc. = LCCOMB_X12_Y17_N10; Fanout = 2; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[5\]~225'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[4]~223 lab1:U1|ctrl:ctrlUnit|datain[5]~225 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.270 ns lab1:U1\|ctrl:ctrlUnit\|datain\[6\]~227 9 COMB LCCOMB_X12_Y17_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.270 ns; Loc. = LCCOMB_X12_Y17_N12; Fanout = 1; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[6\]~227'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lab1:U1|ctrl:ctrlUnit|datain[5]~225 lab1:U1|ctrl:ctrlUnit|datain[6]~227 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.680 ns lab1:U1\|ctrl:ctrlUnit\|datain\[7\]~228 10 COMB LCCOMB_X12_Y17_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.680 ns; Loc. = LCCOMB_X12_Y17_N14; Fanout = 1; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[7\]~228'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lab1:U1|ctrl:ctrlUnit|datain[6]~227 lab1:U1|ctrl:ctrlUnit|datain[7]~228 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.764 ns lab1:U1\|ctrl:ctrlUnit\|datain\[7\] 11 REG LCFF_X12_Y17_N15 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.764 ns; Loc. = LCFF_X12_Y17_N15; Fanout = 1; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|datain\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { lab1:U1|ctrl:ctrlUnit|datain[7]~228 lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.327 ns ( 90.83 % ) " "Info: Total cell delay = 4.327 ns ( 90.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 9.17 % ) " "Info: Total interconnect delay = 0.437 ns ( 9.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.764 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] lab1:U1|ctrl:ctrlUnit|datain[0]~214 lab1:U1|ctrl:ctrlUnit|datain[1]~217 lab1:U1|ctrl:ctrlUnit|datain[2]~219 lab1:U1|ctrl:ctrlUnit|datain[3]~221 lab1:U1|ctrl:ctrlUnit|datain[4]~223 lab1:U1|ctrl:ctrlUnit|datain[5]~225 lab1:U1|ctrl:ctrlUnit|datain[6]~227 lab1:U1|ctrl:ctrlUnit|datain[7]~228 lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.764 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] {} lab1:U1|ctrl:ctrlUnit|datain[0]~214 {} lab1:U1|ctrl:ctrlUnit|datain[1]~217 {} lab1:U1|ctrl:ctrlUnit|datain[2]~219 {} lab1:U1|ctrl:ctrlUnit|datain[3]~221 {} lab1:U1|ctrl:ctrlUnit|datain[4]~223 {} lab1:U1|ctrl:ctrlUnit|datain[5]~225 {} lab1:U1|ctrl:ctrlUnit|datain[6]~227 {} lab1:U1|ctrl:ctrlUnit|datain[7]~228 {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.993ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.764 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] lab1:U1|ctrl:ctrlUnit|datain[0]~214 lab1:U1|ctrl:ctrlUnit|datain[1]~217 lab1:U1|ctrl:ctrlUnit|datain[2]~219 lab1:U1|ctrl:ctrlUnit|datain[3]~221 lab1:U1|ctrl:ctrlUnit|datain[4]~223 lab1:U1|ctrl:ctrlUnit|datain[5]~225 lab1:U1|ctrl:ctrlUnit|datain[6]~227 lab1:U1|ctrl:ctrlUnit|datain[7]~228 lab1:U1|ctrl:ctrlUnit|datain[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.764 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_address_reg3 {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[0] {} lab1:U1|ctrl:ctrlUnit|datain[0]~214 {} lab1:U1|ctrl:ctrlUnit|datain[1]~217 {} lab1:U1|ctrl:ctrlUnit|datain[2]~219 {} lab1:U1|ctrl:ctrlUnit|datain[3]~221 {} lab1:U1|ctrl:ctrlUnit|datain[4]~223 {} lab1:U1|ctrl:ctrlUnit|datain[5]~225 {} lab1:U1|ctrl:ctrlUnit|datain[6]~227 {} lab1:U1|ctrl:ctrlUnit|datain[7]~228 {} lab1:U1|ctrl:ctrlUnit|datain[7] {} } { 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.993ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register lab1:U1\|ctrl:ctrlUnit\|button register lab1:U1\|ctrl:ctrlUnit\|button 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"lab1:U1\|ctrl:ctrlUnit\|button\" and destination register \"lab1:U1\|ctrl:ctrlUnit\|button\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab1:U1\|ctrl:ctrlUnit\|button 1 REG LCFF_X11_Y17_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|button'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns lab1:U1\|ctrl:ctrlUnit\|button~52 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|button~52'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { lab1:U1|ctrl:ctrlUnit|button lab1:U1|ctrl:ctrlUnit|button~52 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns lab1:U1\|ctrl:ctrlUnit\|button 3 REG LCFF_X11_Y17_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|button'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { lab1:U1|ctrl:ctrlUnit|button~52 lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { lab1:U1|ctrl:ctrlUnit|button lab1:U1|ctrl:ctrlUnit|button~52 lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { lab1:U1|ctrl:ctrlUnit|button {} lab1:U1|ctrl:ctrlUnit|button~52 {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns lab1:U1\|ctrl:ctrlUnit\|button 3 REG LCFF_X11_Y17_N3 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|button'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns lab1:U1\|ctrl:ctrlUnit\|button 3 REG LCFF_X11_Y17_N3 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N3; Fanout = 3; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|button'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { lab1:U1|ctrl:ctrlUnit|button lab1:U1|ctrl:ctrlUnit|button~52 lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { lab1:U1|ctrl:ctrlUnit|button {} lab1:U1|ctrl:ctrlUnit|button~52 {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|button } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|button {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "lab1:U1\|ctrl:ctrlUnit\|address\[1\] KEY\[3\] CLOCK_50 7.282 ns register " "Info: tsu for register \"lab1:U1\|ctrl:ctrlUnit\|address\[1\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 7.282 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.993 ns + Longest pin register " "Info: + Longest pin to register delay is 9.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 6; PIN Node = 'KEY\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.429 ns) + CELL(0.271 ns) 7.562 ns lab1:U1\|ctrl:ctrlUnit\|Equal0~37 2 COMB LCCOMB_X11_Y17_N6 6 " "Info: 2: + IC(6.429 ns) + CELL(0.271 ns) = 7.562 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 6; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|Equal0~37'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "6.700 ns" { KEY[3] lab1:U1|ctrl:ctrlUnit|Equal0~37 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.398 ns) 8.258 ns lab1:U1\|ctrl:ctrlUnit\|address\[3\]~142 3 COMB LCCOMB_X11_Y17_N28 3 " "Info: 3: + IC(0.298 ns) + CELL(0.398 ns) = 8.258 ns; Loc. = LCCOMB_X11_Y17_N28; Fanout = 3; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|address\[3\]~142'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.696 ns" { lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|address[3]~142 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.660 ns) 9.993 ns lab1:U1\|ctrl:ctrlUnit\|address\[1\] 4 REG LCFF_X1_Y17_N9 10 " "Info: 4: + IC(1.075 ns) + CELL(0.660 ns) = 9.993 ns; Loc. = LCFF_X1_Y17_N9; Fanout = 10; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|address\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.735 ns" { lab1:U1|ctrl:ctrlUnit|address[3]~142 lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 21.93 % ) " "Info: Total cell delay = 2.191 ns ( 21.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.802 ns ( 78.07 % ) " "Info: Total interconnect delay = 7.802 ns ( 78.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "9.993 ns" { KEY[3] lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|address[3]~142 lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "9.993 ns" { KEY[3] {} KEY[3]~combout {} lab1:U1|ctrl:ctrlUnit|Equal0~37 {} lab1:U1|ctrl:ctrlUnit|address[3]~142 {} lab1:U1|ctrl:ctrlUnit|address[1] {} } { 0.000ns 0.000ns 6.429ns 0.298ns 1.075ns } { 0.000ns 0.862ns 0.271ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.675 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns lab1:U1\|ctrl:ctrlUnit\|address\[1\] 3 REG LCFF_X1_Y17_N9 10 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X1_Y17_N9; Fanout = 10; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|address\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|address[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "9.993 ns" { KEY[3] lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|address[3]~142 lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "9.993 ns" { KEY[3] {} KEY[3]~combout {} lab1:U1|ctrl:ctrlUnit|Equal0~37 {} lab1:U1|ctrl:ctrlUnit|address[3]~142 {} lab1:U1|ctrl:ctrlUnit|address[1] {} } { 0.000ns 0.000ns 6.429ns 0.298ns 1.075ns } { 0.000ns 0.862ns 0.271ns 0.398ns 0.660ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|address[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|address[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX5\[4\] lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg 11.633 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX5\[4\]\" through memory \"lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg\" is 11.633 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.750 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.661 ns) 2.750 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X13_Y17 8 " "Info: 3: + IC(0.972 ns) + CELL(0.661 ns) = 2.750 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.633 ns" { CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.36 % ) " "Info: Total cell delay = 1.660 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.090 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.674 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X13_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|q_a\[7\] 2 MEM M4K_X13_Y17 8 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y17; Fanout = 8; MEM Node = 'lab1:U1\|raminfr:raminfrUnit\|altsyncram:RAM_rtl_0\|altsyncram_i2a1:auto_generated\|q_a\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_i2a1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/db/altsyncram_i2a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.150 ns) 4.880 ns lab1:U1\|hexdecoder:hexdec5\|Mux2~17 3 COMB LCCOMB_X7_Y17_N4 1 " "Info: 3: + IC(1.737 ns) + CELL(0.150 ns) = 4.880 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 1; COMB Node = 'lab1:U1\|hexdecoder:hexdec5\|Mux2~17'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.887 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] lab1:U1|hexdecoder:hexdec5|Mux2~17 } "NODE_NAME" } } { "hexdecoder.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/hexdecoder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(2.622 ns) 8.674 ns HEX5\[4\] 4 PIN PIN_R5 0 " "Info: 4: + IC(1.172 ns) + CELL(2.622 ns) = 8.674 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'HEX5\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.794 ns" { lab1:U1|hexdecoder:hexdec5|Mux2~17 HEX5[4] } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.765 ns ( 66.46 % ) " "Info: Total cell delay = 5.765 ns ( 66.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 33.54 % ) " "Info: Total interconnect delay = 2.909 ns ( 33.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.674 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] lab1:U1|hexdecoder:hexdec5|Mux2~17 HEX5[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.674 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] {} lab1:U1|hexdecoder:hexdec5|Mux2~17 {} HEX5[4] {} } { 0.000ns 0.000ns 1.737ns 1.172ns } { 0.000ns 2.993ns 0.150ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.750 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.750 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.972ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.674 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] lab1:U1|hexdecoder:hexdec5|Mux2~17 HEX5[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.674 ns" { lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|ram_block1a0~porta_we_reg {} lab1:U1|raminfr:raminfrUnit|altsyncram:RAM_rtl_0|altsyncram_i2a1:auto_generated|q_a[7] {} lab1:U1|hexdecoder:hexdec5|Mux2~17 {} HEX5[4] {} } { 0.000ns 0.000ns 1.737ns 1.172ns } { 0.000ns 2.993ns 0.150ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "lab1:U1\|ctrl:ctrlUnit\|writeEnable KEY\[2\] CLOCK_50 -4.612 ns register " "Info: th for register \"lab1:U1\|ctrl:ctrlUnit\|writeEnable\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is -4.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 44 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 44; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns lab1:U1\|ctrl:ctrlUnit\|writeEnable 3 REG LCFF_X11_Y17_N5 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X11_Y17_N5; Fanout = 2; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|writeEnable'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|writeEnable {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.567 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/DE2_TOP.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.068 ns) + CELL(0.150 ns) 7.060 ns lab1:U1\|ctrl:ctrlUnit\|Equal0~37 2 COMB LCCOMB_X11_Y17_N6 6 " "Info: 2: + IC(6.068 ns) + CELL(0.150 ns) = 7.060 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 6; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|Equal0~37'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "6.218 ns" { KEY[2] lab1:U1|ctrl:ctrlUnit|Equal0~37 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 7.483 ns lab1:U1\|ctrl:ctrlUnit\|writeEnable~156 3 COMB LCCOMB_X11_Y17_N4 1 " "Info: 3: + IC(0.273 ns) + CELL(0.150 ns) = 7.483 ns; Loc. = LCCOMB_X11_Y17_N4; Fanout = 1; COMB Node = 'lab1:U1\|ctrl:ctrlUnit\|writeEnable~156'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.423 ns" { lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|writeEnable~156 } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.567 ns lab1:U1\|ctrl:ctrlUnit\|writeEnable 4 REG LCFF_X11_Y17_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.567 ns; Loc. = LCFF_X11_Y17_N5; Fanout = 2; REG Node = 'lab1:U1\|ctrl:ctrlUnit\|writeEnable'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { lab1:U1|ctrl:ctrlUnit|writeEnable~156 lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "ctrl.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab1/ctrl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 16.20 % ) " "Info: Total cell delay = 1.226 ns ( 16.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.341 ns ( 83.80 % ) " "Info: Total interconnect delay = 6.341 ns ( 83.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.567 ns" { KEY[2] lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|writeEnable~156 lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "7.567 ns" { KEY[2] {} KEY[2]~combout {} lab1:U1|ctrl:ctrlUnit|Equal0~37 {} lab1:U1|ctrl:ctrlUnit|writeEnable~156 {} lab1:U1|ctrl:ctrlUnit|writeEnable {} } { 0.000ns 0.000ns 6.068ns 0.273ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK_50 CLOCK_50~clkctrl lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.689 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lab1:U1|ctrl:ctrlUnit|writeEnable {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.567 ns" { KEY[2] lab1:U1|ctrl:ctrlUnit|Equal0~37 lab1:U1|ctrl:ctrlUnit|writeEnable~156 lab1:U1|ctrl:ctrlUnit|writeEnable } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "7.567 ns" { KEY[2] {} KEY[2]~combout {} lab1:U1|ctrl:ctrlUnit|Equal0~37 {} lab1:U1|ctrl:ctrlUnit|writeEnable~156 {} lab1:U1|ctrl:ctrlUnit|writeEnable {} } { 0.000ns 0.000ns 6.068ns 0.273ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 22:47:30 2012 " "Info: Processing ended: Wed Feb 15 22:47:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
