-- Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
-- Date        : Wed Apr 14 09:51:17 2021
-- Host        : localhost.localdomain running 64-bit Red Hat Enterprise Linux release 8.3 (Ootpa)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_dpa_hub_0_sim_netlist.vhdl
-- Design      : ulp_dpa_hub_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu280-fsvh2892-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  port (
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    trace_resetn_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_trace_data : out STD_LOGIC;
    \s_axi_awaddr[3]\ : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    trace_resetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__1\ : STD_LOGIC;
  signal \^sw_trace_data\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sw_reset_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sw_reset_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sw_reset_i_5 : label is "soft_lutpair1";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rdata(0) <= \^s_axi_rdata\(0);
  s_axi_rvalid <= \^s_axi_rvalid\;
  sw_trace_data <= \^sw_trace_data\;
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trace_resetn,
      O => p_0_in
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \^s_axi_rdata\(0),
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \axi_rdata[30]_i_1_n_0\,
      Q => \^s_axi_rdata\(0),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => p_0_in
    );
sw_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => trace_resetn,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => \^axi_wready_reg_0\,
      I4 => \^axi_awready_reg_0\,
      O => trace_resetn_0
    );
sw_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD9000000000000"
    )
        port map (
      I0 => slv_reg_rden,
      I1 => \slv_reg_wren__1\,
      I2 => s_axi_awaddr(1),
      I3 => s_axi_araddr(1),
      I4 => slv_reg_addr(0),
      I5 => s_axi_wdata(0),
      O => \s_axi_awaddr[3]\
    );
sw_reset_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      O => slv_reg_rden
    );
sw_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      O => \slv_reg_wren__1\
    );
sw_reset_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F800080"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => \^axi_arready_reg_0\,
      I2 => s_axi_arvalid,
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(0),
      O => slv_reg_addr(0)
    );
\sw_trace_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sw_trace_data\,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      I5 => trace_resetn,
      O => E(0)
    );
sw_trace_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000300530"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_araddr(0),
      I2 => slv_reg_rden,
      I3 => \slv_reg_wren__1\,
      I4 => s_axi_awaddr(1),
      I5 => s_axi_araddr(1),
      O => \^sw_trace_data\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data0 : out STD_LOGIC;
    have_data0_0 : out STD_LOGIC;
    have_data_reg_0 : out STD_LOGIC;
    have_data_reg_1 : out STD_LOGIC;
    have_data_reg_2 : out STD_LOGIC;
    have_data0_1 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    have_data_reg_3 : out STD_LOGIC;
    have_data0_2 : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_4 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data_reg_5 : in STD_LOGIC;
    valid_6 : in STD_LOGIC;
    valid_5 : in STD_LOGIC;
    out_ready : in STD_LOGIC;
    valid_1 : in STD_LOGIC;
    valid_2 : in STD_LOGIC;
    have_data02_out_3 : in STD_LOGIC;
    valid_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1 is
  signal data_i : STD_LOGIC;
  signal \^have_data02_out\ : STD_LOGIC;
  signal \^have_data0_0\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^have_data_reg_1\ : STD_LOGIC;
  signal wrote0_i_1_n_0 : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_i[63]_i_3__1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of have_data_i_1 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \have_data_i_2__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of wrote0_i_1 : label is "soft_lutpair485";
begin
  have_data02_out <= \^have_data02_out\;
  have_data0_0 <= \^have_data0_0\;
  have_data_reg_1 <= \^have_data_reg_1\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45454500"
    )
        port map (
      I0 => have_data_reg_4,
      I1 => out_ready,
      I2 => \^have_data_reg_1\,
      I3 => valid_2,
      I4 => valid_1,
      O => data_i
    );
\data_i[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^have_data0_0\,
      I1 => have_data_reg_5,
      I2 => valid_6,
      I3 => valid_5,
      O => have_data0
    );
\data_i[63]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBFFFF"
    )
        port map (
      I0 => out_ready,
      I1 => \^have_data_reg_1\,
      I2 => \^wrote0_reg_0\,
      I3 => valid_2,
      I4 => valid_1,
      O => have_data0_2
    );
\data_i[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FF0000FFFFFFFF"
    )
        port map (
      I0 => out_ready,
      I1 => \^have_data_reg_1\,
      I2 => \^have_data02_out\,
      I3 => valid_1,
      I4 => have_data02_out_3,
      I5 => valid_3,
      O => have_data0_1
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(0),
      Q => out_data(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(10),
      Q => out_data(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(11),
      Q => out_data(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(12),
      Q => out_data(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(13),
      Q => out_data(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(14),
      Q => out_data(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(15),
      Q => out_data(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(16),
      Q => out_data(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(17),
      Q => out_data(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(18),
      Q => out_data(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(19),
      Q => out_data(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(1),
      Q => out_data(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(20),
      Q => out_data(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(21),
      Q => out_data(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(22),
      Q => out_data(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(23),
      Q => out_data(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(24),
      Q => out_data(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(25),
      Q => out_data(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(26),
      Q => out_data(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(27),
      Q => out_data(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(28),
      Q => out_data(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(29),
      Q => out_data(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(2),
      Q => out_data(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(30),
      Q => out_data(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(31),
      Q => out_data(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(32),
      Q => out_data(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(33),
      Q => out_data(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(34),
      Q => out_data(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(35),
      Q => out_data(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(36),
      Q => out_data(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(37),
      Q => out_data(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(38),
      Q => out_data(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(39),
      Q => out_data(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(3),
      Q => out_data(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(40),
      Q => out_data(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(41),
      Q => out_data(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(42),
      Q => out_data(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(43),
      Q => out_data(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(44),
      Q => out_data(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(45),
      Q => out_data(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(46),
      Q => out_data(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(47),
      Q => out_data(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(48),
      Q => out_data(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(49),
      Q => out_data(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(4),
      Q => out_data(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(50),
      Q => out_data(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(51),
      Q => out_data(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(52),
      Q => out_data(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(53),
      Q => out_data(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(54),
      Q => out_data(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(55),
      Q => out_data(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(56),
      Q => out_data(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(57),
      Q => out_data(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(58),
      Q => out_data(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(59),
      Q => out_data(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(5),
      Q => out_data(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(60),
      Q => out_data(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(61),
      Q => out_data(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(62),
      Q => out_data(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(63),
      Q => out_data(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(6),
      Q => out_data(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(7),
      Q => out_data(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(8),
      Q => out_data(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => D(9),
      Q => out_data(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => out_ready,
      I1 => \^have_data_reg_1\,
      I2 => valid_2,
      I3 => valid_1,
      O => have_data_i_1_n_0
    );
\have_data_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F755F7F7"
    )
        port map (
      I0 => valid_2,
      I1 => valid_1,
      I2 => \^wrote0_reg_0\,
      I3 => out_ready,
      I4 => \^have_data_reg_1\,
      O => \^have_data0_0\
    );
\have_data_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_2,
      I2 => valid_1,
      O => \^have_data02_out\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^have_data_reg_1\,
      R => have_data_reg_4
    );
ready_i_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DDFFFF"
    )
        port map (
      I0 => \^have_data_reg_1\,
      I1 => out_ready,
      I2 => \^wrote0_reg_0\,
      I3 => valid_1,
      I4 => valid_2,
      I5 => valid_5,
      O => have_data_reg_2
    );
\ready_i_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F557F"
    )
        port map (
      I0 => valid_1,
      I1 => valid_2,
      I2 => \^wrote0_reg_0\,
      I3 => \^have_data_reg_1\,
      I4 => out_ready,
      I5 => valid_3,
      O => have_data_reg_3
    );
ready_i_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFF00000000"
    )
        port map (
      I0 => \^have_data_reg_1\,
      I1 => out_ready,
      I2 => \^wrote0_reg_0\,
      I3 => valid_1,
      I4 => valid_2,
      I5 => have_data_reg_5,
      O => have_data_reg_0
    );
wrote0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4EAA4E4E"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_1,
      I2 => valid_2,
      I3 => out_ready,
      I4 => \^have_data_reg_1\,
      O => wrote0_i_1_n_0
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => wrote0_i_1_n_0,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_19 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_10 : out STD_LOGIC;
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0_6 : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_9 : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    have_data0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_19 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_19 is
  signal have_data02_out : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_10\ : STD_LOGIC;
  signal \wrote0_i_1__9_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_2__5\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \wrote0_i_1__9\ : label is "soft_lutpair486";
begin
  valid_10 <= \^valid_10\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => \^valid_10\,
      I2 => valid_9,
      I3 => have_data_reg_1,
      I4 => have_data0,
      I5 => have_data02_out,
      O => have_data_i_1_n_0
    );
\have_data_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_10\,
      R => have_data_reg_0
    );
\wrote0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0_6,
      O => \wrote0_i_1__9_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__9_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_20 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_11 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrote0_reg_1 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data_reg_0 : in STD_LOGIC;
    valid_12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0 : in STD_LOGIC;
    have_data02_out : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_20 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_20 is
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal have_data02_out_0 : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_11\ : STD_LOGIC;
  signal \wrote0_i_1__10_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
begin
  valid_11 <= \^valid_11\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => wrote0_reg_1,
      I1 => \^valid_11\,
      I2 => valid_12,
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => have_data_reg_0,
      I2 => valid_12,
      I3 => \^valid_11\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBAAAA"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => have_data0,
      I2 => have_data_reg_0,
      I3 => valid_12,
      I4 => \^valid_11\,
      I5 => have_data02_out_0,
      O => have_data_i_1_n_0
    );
\have_data_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_11\,
      R => wrote0_reg_1
    );
\wrote0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EAAAAAA4E4E4E4E"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0,
      I4 => have_data02_out,
      I5 => \^valid_11\,
      O => \wrote0_i_1__10_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__10_n_0\,
      Q => \^wrote0_reg_0\,
      R => wrote0_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_21 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_12 : out STD_LOGIC;
    wrote0_reg_1 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0_0 : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_11 : in STD_LOGIC;
    have_data_reg_0 : in STD_LOGIC;
    have_data0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_21 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_21 is
  signal have_data02_out : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_12\ : STD_LOGIC;
  signal \wrote0_i_1__11_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_2__8\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \wrote0_i_1__11\ : label is "soft_lutpair487";
begin
  valid_12 <= \^valid_12\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => \^valid_12\,
      I2 => valid_11,
      I3 => have_data_reg_0,
      I4 => have_data0,
      I5 => have_data02_out,
      O => have_data_i_1_n_0
    );
\have_data_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_12\,
      R => wrote0_reg_1
    );
\wrote0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0_0,
      O => \wrote0_i_1__11_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__11_n_0\,
      Q => \^wrote0_reg_0\,
      R => wrote0_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_22 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_13 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    valid_14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0 : in STD_LOGIC;
    have_data02_out : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_22 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_22 is
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal have_data02_out_0 : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_13\ : STD_LOGIC;
  signal \wrote0_i_1__12_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
begin
  valid_13 <= \^valid_13\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => have_data_reg_0,
      I1 => \^valid_13\,
      I2 => valid_14,
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => have_data_reg_1,
      I2 => valid_14,
      I3 => \^valid_13\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBAAAA"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => have_data0,
      I2 => have_data_reg_1,
      I3 => valid_14,
      I4 => \^valid_13\,
      I5 => have_data02_out_0,
      O => have_data_i_1_n_0
    );
\have_data_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_13\,
      R => have_data_reg_0
    );
\wrote0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EAAAAAA4E4E4E4E"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0,
      I4 => have_data02_out,
      I5 => \^valid_13\,
      O => \wrote0_i_1__12_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__12_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_23 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    valid_14 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0_2 : in STD_LOGIC;
    valid_13 : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_23 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_23 is
  signal have_data02_out : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_14\ : STD_LOGIC;
  signal \wrote0_i_1__13_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_3__1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \wrote0_i_1__13\ : label is "soft_lutpair488";
begin
  valid_14 <= \^valid_14\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => \^valid_14\,
      I2 => valid_13,
      I3 => have_data_reg_1,
      I4 => have_data0,
      I5 => have_data02_out,
      O => have_data_i_1_n_0
    );
\have_data_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_14\,
      R => have_data_reg_0
    );
\wrote0_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0_2,
      O => \wrote0_i_1__13_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__13_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_24 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data_reg_0 : out STD_LOGIC;
    valid_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data02_out : out STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    valid_2 : in STD_LOGIC;
    \data_i_reg[63]_0\ : in STD_LOGIC;
    have_data_reg_2 : in STD_LOGIC;
    out_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_4 : in STD_LOGIC;
    valid_3 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data02_out_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_24 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_24 is
  signal data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^have_data02_out\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_1\ : STD_LOGIC;
  signal \wrote0_i_1__0_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of have_data_i_3 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \wrote0_i_1__0\ : label is "soft_lutpair489";
begin
  have_data02_out <= \^have_data02_out\;
  valid_1 <= \^valid_1\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(0),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(10),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(11),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(12),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(13),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(14),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(15),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(16),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(17),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(18),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(19),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(1),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(20),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(21),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(22),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(23),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(24),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(25),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(26),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(27),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(28),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(29),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(2),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(30),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(31),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(32),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(33),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(34),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(35),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(36),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(37),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(38),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(39),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(3),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(40),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(41),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(42),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(43),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(44),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(45),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(46),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(47),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(48),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(49),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(4),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(50),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(51),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(52),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(53),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(54),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(55),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(56),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(57),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(58),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(59),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(5),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(60),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(61),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(62),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(63),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(6),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(7),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(8),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => data_i(9),
      I1 => \data_i_reg[63]_0\,
      I2 => valid_2,
      I3 => \^valid_1\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(0),
      Q => data_i(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(10),
      Q => data_i(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(11),
      Q => data_i(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(12),
      Q => data_i(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(13),
      Q => data_i(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(14),
      Q => data_i(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(15),
      Q => data_i(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(16),
      Q => data_i(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(17),
      Q => data_i(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(18),
      Q => data_i(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(19),
      Q => data_i(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(1),
      Q => data_i(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(20),
      Q => data_i(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(21),
      Q => data_i(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(22),
      Q => data_i(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(23),
      Q => data_i(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(24),
      Q => data_i(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(25),
      Q => data_i(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(26),
      Q => data_i(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(27),
      Q => data_i(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(28),
      Q => data_i(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(29),
      Q => data_i(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(2),
      Q => data_i(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(30),
      Q => data_i(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(31),
      Q => data_i(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(32),
      Q => data_i(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(33),
      Q => data_i(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(34),
      Q => data_i(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(35),
      Q => data_i(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(36),
      Q => data_i(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(37),
      Q => data_i(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(38),
      Q => data_i(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(39),
      Q => data_i(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(3),
      Q => data_i(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(40),
      Q => data_i(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(41),
      Q => data_i(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(42),
      Q => data_i(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(43),
      Q => data_i(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(44),
      Q => data_i(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(45),
      Q => data_i(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(46),
      Q => data_i(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(47),
      Q => data_i(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(48),
      Q => data_i(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(49),
      Q => data_i(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(4),
      Q => data_i(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(50),
      Q => data_i(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(51),
      Q => data_i(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(52),
      Q => data_i(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(53),
      Q => data_i(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(54),
      Q => data_i(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(55),
      Q => data_i(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(56),
      Q => data_i(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(57),
      Q => data_i(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(58),
      Q => data_i(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(59),
      Q => data_i(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(5),
      Q => data_i(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(60),
      Q => data_i(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(61),
      Q => data_i(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(62),
      Q => data_i(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(63),
      Q => data_i(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(6),
      Q => data_i(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(7),
      Q => data_i(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(8),
      Q => data_i(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => \data_i_reg[63]_1\(9),
      Q => data_i(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFAAAA"
    )
        port map (
      I0 => valid_4,
      I1 => out_ready,
      I2 => have_data_reg_2,
      I3 => have_data02_out_0,
      I4 => \^valid_1\,
      I5 => \^have_data02_out\,
      O => have_data_i_1_n_0
    );
have_data_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_4,
      I2 => valid_3,
      O => \^have_data02_out\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_1\,
      R => have_data_reg_1
    );
\ready_i_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F557F00000000"
    )
        port map (
      I0 => \^valid_1\,
      I1 => valid_2,
      I2 => \data_i_reg[63]_0\,
      I3 => have_data_reg_2,
      I4 => out_ready,
      I5 => \^wrote0_reg_0\,
      O => have_data_reg_0
    );
\wrote0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_3,
      I2 => valid_4,
      I3 => have_data0,
      O => \wrote0_i_1__0_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__0_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_25 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    valid_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    valid_6 : in STD_LOGIC;
    valid_5 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_25 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_25 is
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_2\ : STD_LOGIC;
  signal \wrote0_i_1__1_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wrote0_i_1__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of wrote0_i_2 : label is "soft_lutpair490";
begin
  valid_2 <= \^valid_2\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDA8"
    )
        port map (
      I0 => have_data0,
      I1 => valid_6,
      I2 => valid_5,
      I3 => \^valid_2\,
      O => have_data_i_1_n_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_2\,
      R => have_data_reg_0
    );
\wrote0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_5,
      I2 => valid_6,
      I3 => have_data0,
      O => \wrote0_i_1__1_n_0\
    );
wrote0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_6,
      I2 => valid_5,
      O => have_data02_out
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__1_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_26 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data0_3 : out STD_LOGIC;
    valid_3 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    have_data0_4 : out STD_LOGIC;
    \data_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \data_i_reg[63]_1\ : in STD_LOGIC;
    valid_4 : in STD_LOGIC;
    valid_7 : in STD_LOGIC;
    valid_8 : in STD_LOGIC;
    have_data02_out_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data0_1 : in STD_LOGIC;
    \data_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_26 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_26 is
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \^have_data02_out\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_3\ : STD_LOGIC;
  signal \wrote0_i_1__2_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_i[63]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \wrote0_i_1__2\ : label is "soft_lutpair491";
begin
  have_data02_out <= \^have_data02_out\;
  valid_3 <= \^valid_3\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(0),
      O => \data_i_reg[63]_0\(0)
    );
\data_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(10),
      O => \data_i_reg[63]_0\(10)
    );
\data_i[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(11),
      O => \data_i_reg[63]_0\(11)
    );
\data_i[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(12),
      O => \data_i_reg[63]_0\(12)
    );
\data_i[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(13),
      O => \data_i_reg[63]_0\(13)
    );
\data_i[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(14),
      O => \data_i_reg[63]_0\(14)
    );
\data_i[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(15),
      O => \data_i_reg[63]_0\(15)
    );
\data_i[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(16),
      O => \data_i_reg[63]_0\(16)
    );
\data_i[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(17),
      O => \data_i_reg[63]_0\(17)
    );
\data_i[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(18),
      O => \data_i_reg[63]_0\(18)
    );
\data_i[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(19),
      O => \data_i_reg[63]_0\(19)
    );
\data_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(1),
      O => \data_i_reg[63]_0\(1)
    );
\data_i[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(20),
      O => \data_i_reg[63]_0\(20)
    );
\data_i[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(21),
      O => \data_i_reg[63]_0\(21)
    );
\data_i[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(22),
      O => \data_i_reg[63]_0\(22)
    );
\data_i[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(23),
      O => \data_i_reg[63]_0\(23)
    );
\data_i[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(24),
      O => \data_i_reg[63]_0\(24)
    );
\data_i[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(25),
      O => \data_i_reg[63]_0\(25)
    );
\data_i[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(26),
      O => \data_i_reg[63]_0\(26)
    );
\data_i[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(27),
      O => \data_i_reg[63]_0\(27)
    );
\data_i[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(28),
      O => \data_i_reg[63]_0\(28)
    );
\data_i[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(29),
      O => \data_i_reg[63]_0\(29)
    );
\data_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(2),
      O => \data_i_reg[63]_0\(2)
    );
\data_i[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(30),
      O => \data_i_reg[63]_0\(30)
    );
\data_i[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(31),
      O => \data_i_reg[63]_0\(31)
    );
\data_i[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(32),
      O => \data_i_reg[63]_0\(32)
    );
\data_i[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(33),
      O => \data_i_reg[63]_0\(33)
    );
\data_i[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(34),
      O => \data_i_reg[63]_0\(34)
    );
\data_i[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(35),
      O => \data_i_reg[63]_0\(35)
    );
\data_i[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(36),
      O => \data_i_reg[63]_0\(36)
    );
\data_i[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(37),
      O => \data_i_reg[63]_0\(37)
    );
\data_i[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(38),
      O => \data_i_reg[63]_0\(38)
    );
\data_i[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(39),
      O => \data_i_reg[63]_0\(39)
    );
\data_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(3),
      O => \data_i_reg[63]_0\(3)
    );
\data_i[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(40),
      O => \data_i_reg[63]_0\(40)
    );
\data_i[41]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(41),
      O => \data_i_reg[63]_0\(41)
    );
\data_i[42]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(42),
      O => \data_i_reg[63]_0\(42)
    );
\data_i[43]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(43),
      O => \data_i_reg[63]_0\(43)
    );
\data_i[44]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(44),
      O => \data_i_reg[63]_0\(44)
    );
\data_i[45]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(45),
      O => \data_i_reg[63]_0\(45)
    );
\data_i[46]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(46),
      O => \data_i_reg[63]_0\(46)
    );
\data_i[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(47),
      O => \data_i_reg[63]_0\(47)
    );
\data_i[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(48),
      O => \data_i_reg[63]_0\(48)
    );
\data_i[49]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(49),
      O => \data_i_reg[63]_0\(49)
    );
\data_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(4),
      O => \data_i_reg[63]_0\(4)
    );
\data_i[50]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(50),
      O => \data_i_reg[63]_0\(50)
    );
\data_i[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(51),
      O => \data_i_reg[63]_0\(51)
    );
\data_i[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(52),
      O => \data_i_reg[63]_0\(52)
    );
\data_i[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(53),
      O => \data_i_reg[63]_0\(53)
    );
\data_i[54]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(54),
      O => \data_i_reg[63]_0\(54)
    );
\data_i[55]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(55),
      O => \data_i_reg[63]_0\(55)
    );
\data_i[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(56),
      O => \data_i_reg[63]_0\(56)
    );
\data_i[57]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(57),
      O => \data_i_reg[63]_0\(57)
    );
\data_i[58]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(58),
      O => \data_i_reg[63]_0\(58)
    );
\data_i[59]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(59),
      O => \data_i_reg[63]_0\(59)
    );
\data_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(5),
      O => \data_i_reg[63]_0\(5)
    );
\data_i[60]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(60),
      O => \data_i_reg[63]_0\(60)
    );
\data_i[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(61),
      O => \data_i_reg[63]_0\(61)
    );
\data_i[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(62),
      O => \data_i_reg[63]_0\(62)
    );
\data_i[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => have_data_reg_0,
      I1 => \^valid_3\,
      I2 => valid_4,
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(63),
      O => \data_i_reg[63]_0\(63)
    );
\data_i[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_8,
      I2 => valid_7,
      O => \^have_data02_out\
    );
\data_i[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(6),
      O => \data_i_reg[63]_0\(6)
    );
\data_i[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(7),
      O => \data_i_reg[63]_0\(7)
    );
\data_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(8),
      O => \data_i_reg[63]_0\(8)
    );
\data_i[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => Q(9),
      O => \data_i_reg[63]_0\(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_2\(0),
      D => D(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDA8"
    )
        port map (
      I0 => have_data0_1,
      I1 => valid_8,
      I2 => valid_7,
      I3 => \^valid_3\,
      O => have_data_i_1_n_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_3\,
      R => have_data_reg_0
    );
\ready_i_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFF0000FFFFFFFF"
    )
        port map (
      I0 => have_data0,
      I1 => \data_i_reg[63]_1\,
      I2 => valid_4,
      I3 => \^valid_3\,
      I4 => \^have_data02_out\,
      I5 => valid_7,
      O => have_data0_3
    );
\ready_i_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7555555F7F7F7F7"
    )
        port map (
      I0 => valid_8,
      I1 => valid_7,
      I2 => \^wrote0_reg_0\,
      I3 => have_data0,
      I4 => have_data02_out_0,
      I5 => \^valid_3\,
      O => have_data0_4
    );
\wrote0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_7,
      I2 => valid_8,
      I3 => have_data0_1,
      O => \wrote0_i_1__2_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__2_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_27 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data0_5 : out STD_LOGIC;
    valid_4 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    have_data0_6 : out STD_LOGIC;
    have_data0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    valid_3 : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    have_data0_0 : in STD_LOGIC;
    valid_9 : in STD_LOGIC;
    valid_10 : in STD_LOGIC;
    wrote0_reg_1 : in STD_LOGIC;
    wrote0_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_27 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_27 is
  signal \^have_data0\ : STD_LOGIC;
  signal \^have_data02_out\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_4\ : STD_LOGIC;
  signal \wrote0_i_1__3_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_2__3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \wrote0_i_1__3\ : label is "soft_lutpair492";
begin
  have_data0 <= \^have_data0\;
  have_data02_out <= \^have_data02_out\;
  valid_4 <= \^valid_4\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[63]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F755"
    )
        port map (
      I0 => \^valid_4\,
      I1 => valid_3,
      I2 => have_data_reg_1,
      I3 => have_data0_0,
      O => \^have_data0\
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => valid_10,
      I1 => \^valid_4\,
      I2 => valid_3,
      I3 => have_data_reg_1,
      I4 => have_data0_0,
      I5 => \^have_data02_out\,
      O => have_data_i_1_n_0
    );
\have_data_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_10,
      I2 => valid_9,
      O => \^have_data02_out\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_4\,
      R => have_data_reg_0
    );
\ready_i_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7550000FFFFFFFF"
    )
        port map (
      I0 => \^valid_4\,
      I1 => valid_3,
      I2 => have_data_reg_1,
      I3 => have_data0_0,
      I4 => \^have_data02_out\,
      I5 => valid_9,
      O => have_data0_5
    );
\ready_i_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7F7F755F7"
    )
        port map (
      I0 => valid_10,
      I1 => valid_9,
      I2 => \^wrote0_reg_0\,
      I3 => \^valid_4\,
      I4 => wrote0_reg_1,
      I5 => wrote0_reg_2,
      O => have_data0_6
    );
\wrote0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_9,
      I2 => valid_10,
      I3 => \^have_data0\,
      O => \wrote0_i_1__3_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__3_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_28 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data0 : out STD_LOGIC;
    valid_5 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    have_data0_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data0_1 : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    valid_6 : in STD_LOGIC;
    valid_11 : in STD_LOGIC;
    valid_12 : in STD_LOGIC;
    have_data02_out_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_28 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_28 is
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \^have_data02_out\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_5\ : STD_LOGIC;
  signal \wrote0_i_1__4_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
begin
  have_data02_out <= \^have_data02_out\;
  valid_5 <= \^valid_5\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => have_data_reg_0,
      I1 => \^valid_5\,
      I2 => valid_6,
      I3 => have_data0_1,
      O => E(0)
    );
\data_i[63]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[63]_0\(0),
      D => \data_i_reg[63]_1\(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBAAAA"
    )
        port map (
      I0 => valid_12,
      I1 => have_data0_1,
      I2 => have_data_reg_1,
      I3 => valid_6,
      I4 => \^valid_5\,
      I5 => \^have_data02_out\,
      O => have_data_i_1_n_0
    );
\have_data_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_12,
      I2 => valid_11,
      O => \^have_data02_out\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_5\,
      R => have_data_reg_0
    );
ready_i_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFF0000FFFFFFFF"
    )
        port map (
      I0 => have_data0_1,
      I1 => have_data_reg_1,
      I2 => valid_6,
      I3 => \^valid_5\,
      I4 => \^have_data02_out\,
      I5 => valid_11,
      O => have_data0
    );
\ready_i_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7555555F7F7F7F7"
    )
        port map (
      I0 => valid_12,
      I1 => valid_11,
      I2 => \^wrote0_reg_0\,
      I3 => have_data0_1,
      I4 => have_data02_out_2,
      I5 => \^valid_5\,
      O => have_data0_0
    );
\wrote0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EAAAAAA4E4E4E4E"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_11,
      I2 => valid_12,
      I3 => have_data0_1,
      I4 => have_data02_out_2,
      I5 => \^valid_5\,
      O => \wrote0_i_1__4_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__4_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_29 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    have_data0_1 : out STD_LOGIC;
    valid_6 : out STD_LOGIC;
    have_data02_out : out STD_LOGIC;
    have_data0_2 : out STD_LOGIC;
    have_data0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    valid_5 : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    have_data0_0 : in STD_LOGIC;
    valid_13 : in STD_LOGIC;
    valid_14 : in STD_LOGIC;
    wrote0_reg_1 : in STD_LOGIC;
    wrote0_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_29 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_29 is
  signal \^have_data0\ : STD_LOGIC;
  signal \^have_data02_out\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_6\ : STD_LOGIC;
  signal \wrote0_i_1__5_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_3__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \wrote0_i_1__5\ : label is "soft_lutpair493";
begin
  have_data0 <= \^have_data0\;
  have_data02_out <= \^have_data02_out\;
  valid_6 <= \^valid_6\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => valid_14,
      I1 => \^valid_6\,
      I2 => valid_5,
      I3 => have_data_reg_1,
      I4 => have_data0_0,
      I5 => \^have_data02_out\,
      O => have_data_i_1_n_0
    );
have_data_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F755"
    )
        port map (
      I0 => \^valid_6\,
      I1 => valid_5,
      I2 => have_data_reg_1,
      I3 => have_data0_0,
      O => \^have_data0\
    );
\have_data_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_14,
      I2 => valid_13,
      O => \^have_data02_out\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_6\,
      R => have_data_reg_0
    );
\ready_i_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7550000FFFFFFFF"
    )
        port map (
      I0 => \^valid_6\,
      I1 => valid_5,
      I2 => have_data_reg_1,
      I3 => have_data0_0,
      I4 => \^have_data02_out\,
      I5 => valid_13,
      O => have_data0_1
    );
\ready_i_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7F7F755F7"
    )
        port map (
      I0 => valid_14,
      I1 => valid_13,
      I2 => \^wrote0_reg_0\,
      I3 => \^valid_6\,
      I4 => wrote0_reg_1,
      I5 => wrote0_reg_2,
      O => have_data0_2
    );
\wrote0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => valid_13,
      I2 => valid_14,
      I3 => \^have_data0\,
      O => \wrote0_i_1__5_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__5_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_30 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    valid_7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sw_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrote0_reg_1 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_i_reg[0]_0\ : in STD_LOGIC;
    have_data02_out : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    have_data_reg_0 : in STD_LOGIC;
    valid_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_30 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_30 is
  signal data_i : STD_LOGIC;
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_7\ : STD_LOGIC;
  signal \wrote0_i_1__6_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
begin
  valid_7 <= \^valid_7\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454005400540054"
    )
        port map (
      I0 => wrote0_reg_1,
      I1 => \_trace_valid\(1),
      I2 => \data_i_reg[0]_0\,
      I3 => \^valid_7\,
      I4 => have_data02_out,
      I5 => have_data0,
      O => data_i
    );
\data_i[63]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => wrote0_reg_1,
      I1 => \^valid_7\,
      I2 => valid_8,
      I3 => have_data0,
      O => sw_reset_reg(0)
    );
\data_i[63]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => have_data_reg_0,
      I2 => valid_8,
      I3 => \^valid_7\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => data_i,
      D => \data_i_reg[63]_0\(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBAAAA"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => have_data0,
      I2 => have_data_reg_0,
      I3 => valid_8,
      I4 => \^valid_7\,
      I5 => \data_i_reg[0]_0\,
      O => have_data_i_1_n_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_7\,
      R => wrote0_reg_1
    );
\wrote0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2ECCCCCC2E2E2E2E"
    )
        port map (
      I0 => \_trace_valid\(0),
      I1 => \^wrote0_reg_0\,
      I2 => \_trace_valid\(1),
      I3 => have_data0,
      I4 => have_data02_out,
      I5 => \^valid_7\,
      O => \wrote0_i_1__6_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__6_n_0\,
      Q => \^wrote0_reg_0\,
      R => wrote0_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_31 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_8 : out STD_LOGIC;
    wrote0_reg_1 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0_4 : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_7 : in STD_LOGIC;
    have_data_reg_0 : in STD_LOGIC;
    have_data0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_31 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_31 is
  signal have_data02_out : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_8\ : STD_LOGIC;
  signal \wrote0_i_1__7_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \have_data_i_2__2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \wrote0_i_1__7\ : label is "soft_lutpair494";
begin
  valid_8 <= \^valid_8\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => Q(0),
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => Q(10),
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => Q(11),
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => Q(12),
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => Q(13),
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => Q(14),
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => Q(15),
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => Q(16),
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => Q(17),
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => Q(18),
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => Q(19),
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => Q(1),
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => Q(20),
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => Q(21),
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => Q(22),
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => Q(23),
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => Q(24),
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => Q(25),
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => Q(26),
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => Q(27),
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => Q(28),
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => Q(29),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => Q(2),
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => Q(30),
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => Q(31),
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => Q(32),
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => Q(33),
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => Q(34),
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => Q(35),
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => Q(36),
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => Q(37),
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => Q(38),
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => Q(39),
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => Q(3),
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => Q(40),
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => Q(41),
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => Q(42),
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => Q(43),
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => Q(44),
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => Q(45),
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => Q(46),
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => Q(47),
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => Q(48),
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => Q(49),
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => Q(4),
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => Q(50),
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => Q(51),
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => Q(52),
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => Q(53),
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => Q(54),
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => Q(55),
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => Q(56),
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => Q(57),
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => Q(58),
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => Q(59),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => Q(5),
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => Q(60),
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => Q(61),
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => Q(62),
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => Q(63),
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => Q(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => Q(7),
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => Q(8),
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => Q(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAEEEE"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => \^valid_8\,
      I2 => valid_7,
      I3 => have_data_reg_0,
      I4 => have_data0,
      I5 => have_data02_out,
      O => have_data_i_1_n_0
    );
\have_data_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_8\,
      R => wrote0_reg_1
    );
\wrote0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4EAA"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0_4,
      O => \wrote0_i_1__7_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__7_n_0\,
      Q => \^wrote0_reg_0\,
      R => wrote0_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_32 is
  port (
    wrote0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    valid_9 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    have_data_reg_1 : in STD_LOGIC;
    valid_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    have_data0 : in STD_LOGIC;
    have_data02_out : in STD_LOGIC;
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_32 : entity is "stream_merge2to1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_32 is
  signal \data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal have_data02_out_0 : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^valid_9\ : STD_LOGIC;
  signal \wrote0_i_1__8_n_0\ : STD_LOGIC;
  signal \^wrote0_reg_0\ : STD_LOGIC;
begin
  valid_9 <= \^valid_9\;
  wrote0_reg_0 <= \^wrote0_reg_0\;
\data_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[0]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(0),
      O => D(0)
    );
\data_i[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[10]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(10),
      O => D(10)
    );
\data_i[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[11]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(11),
      O => D(11)
    );
\data_i[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[12]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(12),
      O => D(12)
    );
\data_i[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[13]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(13),
      O => D(13)
    );
\data_i[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[14]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(14),
      O => D(14)
    );
\data_i[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[15]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(15),
      O => D(15)
    );
\data_i[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[16]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(16),
      O => D(16)
    );
\data_i[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[17]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(17),
      O => D(17)
    );
\data_i[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[18]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(18),
      O => D(18)
    );
\data_i[19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[19]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(19),
      O => D(19)
    );
\data_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[1]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(1),
      O => D(1)
    );
\data_i[20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[20]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(20),
      O => D(20)
    );
\data_i[21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[21]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(21),
      O => D(21)
    );
\data_i[22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[22]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(22),
      O => D(22)
    );
\data_i[23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[23]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(23),
      O => D(23)
    );
\data_i[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[24]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(24),
      O => D(24)
    );
\data_i[25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[25]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(25),
      O => D(25)
    );
\data_i[26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[26]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(26),
      O => D(26)
    );
\data_i[27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[27]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(27),
      O => D(27)
    );
\data_i[28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[28]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(28),
      O => D(28)
    );
\data_i[29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[29]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(29),
      O => D(29)
    );
\data_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[2]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(2),
      O => D(2)
    );
\data_i[30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[30]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(30),
      O => D(30)
    );
\data_i[31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[31]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(31),
      O => D(31)
    );
\data_i[32]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[32]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(32),
      O => D(32)
    );
\data_i[33]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[33]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(33),
      O => D(33)
    );
\data_i[34]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[34]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(34),
      O => D(34)
    );
\data_i[35]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[35]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(35),
      O => D(35)
    );
\data_i[36]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[36]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(36),
      O => D(36)
    );
\data_i[37]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[37]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(37),
      O => D(37)
    );
\data_i[38]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[38]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(38),
      O => D(38)
    );
\data_i[39]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[39]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(39),
      O => D(39)
    );
\data_i[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[3]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(3),
      O => D(3)
    );
\data_i[40]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[40]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(40),
      O => D(40)
    );
\data_i[41]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[41]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(41),
      O => D(41)
    );
\data_i[42]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[42]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(42),
      O => D(42)
    );
\data_i[43]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[43]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(43),
      O => D(43)
    );
\data_i[44]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[44]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(44),
      O => D(44)
    );
\data_i[45]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[45]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(45),
      O => D(45)
    );
\data_i[46]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[46]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(46),
      O => D(46)
    );
\data_i[47]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[47]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(47),
      O => D(47)
    );
\data_i[48]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[48]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(48),
      O => D(48)
    );
\data_i[49]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[49]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(49),
      O => D(49)
    );
\data_i[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[4]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(4),
      O => D(4)
    );
\data_i[50]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[50]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(50),
      O => D(50)
    );
\data_i[51]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[51]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(51),
      O => D(51)
    );
\data_i[52]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[52]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(52),
      O => D(52)
    );
\data_i[53]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[53]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(53),
      O => D(53)
    );
\data_i[54]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[54]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(54),
      O => D(54)
    );
\data_i[55]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[55]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(55),
      O => D(55)
    );
\data_i[56]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[56]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(56),
      O => D(56)
    );
\data_i[57]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[57]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(57),
      O => D(57)
    );
\data_i[58]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[58]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(58),
      O => D(58)
    );
\data_i[59]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[59]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(59),
      O => D(59)
    );
\data_i[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[5]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(5),
      O => D(5)
    );
\data_i[60]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[60]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(60),
      O => D(60)
    );
\data_i[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[61]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(61),
      O => D(61)
    );
\data_i[62]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[62]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(62),
      O => D(62)
    );
\data_i[63]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => have_data_reg_0,
      I1 => \^valid_9\,
      I2 => valid_10,
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[63]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(63),
      O => D(63)
    );
\data_i[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[6]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(6),
      O => D(6)
    );
\data_i[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[7]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(7),
      O => D(7)
    );
\data_i[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[8]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(8),
      O => D(8)
    );
\data_i[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \data_i_reg_n_0_[9]\,
      I1 => have_data_reg_1,
      I2 => valid_10,
      I3 => \^valid_9\,
      I4 => Q(9),
      O => D(9)
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(0),
      Q => \data_i_reg_n_0_[0]\,
      R => '0'
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(10),
      Q => \data_i_reg_n_0_[10]\,
      R => '0'
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(11),
      Q => \data_i_reg_n_0_[11]\,
      R => '0'
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(12),
      Q => \data_i_reg_n_0_[12]\,
      R => '0'
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(13),
      Q => \data_i_reg_n_0_[13]\,
      R => '0'
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(14),
      Q => \data_i_reg_n_0_[14]\,
      R => '0'
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(15),
      Q => \data_i_reg_n_0_[15]\,
      R => '0'
    );
\data_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(16),
      Q => \data_i_reg_n_0_[16]\,
      R => '0'
    );
\data_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(17),
      Q => \data_i_reg_n_0_[17]\,
      R => '0'
    );
\data_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(18),
      Q => \data_i_reg_n_0_[18]\,
      R => '0'
    );
\data_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(19),
      Q => \data_i_reg_n_0_[19]\,
      R => '0'
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(1),
      Q => \data_i_reg_n_0_[1]\,
      R => '0'
    );
\data_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(20),
      Q => \data_i_reg_n_0_[20]\,
      R => '0'
    );
\data_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(21),
      Q => \data_i_reg_n_0_[21]\,
      R => '0'
    );
\data_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(22),
      Q => \data_i_reg_n_0_[22]\,
      R => '0'
    );
\data_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(23),
      Q => \data_i_reg_n_0_[23]\,
      R => '0'
    );
\data_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(24),
      Q => \data_i_reg_n_0_[24]\,
      R => '0'
    );
\data_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(25),
      Q => \data_i_reg_n_0_[25]\,
      R => '0'
    );
\data_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(26),
      Q => \data_i_reg_n_0_[26]\,
      R => '0'
    );
\data_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(27),
      Q => \data_i_reg_n_0_[27]\,
      R => '0'
    );
\data_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(28),
      Q => \data_i_reg_n_0_[28]\,
      R => '0'
    );
\data_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(29),
      Q => \data_i_reg_n_0_[29]\,
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(2),
      Q => \data_i_reg_n_0_[2]\,
      R => '0'
    );
\data_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(30),
      Q => \data_i_reg_n_0_[30]\,
      R => '0'
    );
\data_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(31),
      Q => \data_i_reg_n_0_[31]\,
      R => '0'
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(32),
      Q => \data_i_reg_n_0_[32]\,
      R => '0'
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(33),
      Q => \data_i_reg_n_0_[33]\,
      R => '0'
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(34),
      Q => \data_i_reg_n_0_[34]\,
      R => '0'
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(35),
      Q => \data_i_reg_n_0_[35]\,
      R => '0'
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(36),
      Q => \data_i_reg_n_0_[36]\,
      R => '0'
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(37),
      Q => \data_i_reg_n_0_[37]\,
      R => '0'
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(38),
      Q => \data_i_reg_n_0_[38]\,
      R => '0'
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(39),
      Q => \data_i_reg_n_0_[39]\,
      R => '0'
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(3),
      Q => \data_i_reg_n_0_[3]\,
      R => '0'
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(40),
      Q => \data_i_reg_n_0_[40]\,
      R => '0'
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(41),
      Q => \data_i_reg_n_0_[41]\,
      R => '0'
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(42),
      Q => \data_i_reg_n_0_[42]\,
      R => '0'
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(43),
      Q => \data_i_reg_n_0_[43]\,
      R => '0'
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(44),
      Q => \data_i_reg_n_0_[44]\,
      R => '0'
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(45),
      Q => \data_i_reg_n_0_[45]\,
      R => '0'
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(46),
      Q => \data_i_reg_n_0_[46]\,
      R => '0'
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(47),
      Q => \data_i_reg_n_0_[47]\,
      R => '0'
    );
\data_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(48),
      Q => \data_i_reg_n_0_[48]\,
      R => '0'
    );
\data_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(49),
      Q => \data_i_reg_n_0_[49]\,
      R => '0'
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(4),
      Q => \data_i_reg_n_0_[4]\,
      R => '0'
    );
\data_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(50),
      Q => \data_i_reg_n_0_[50]\,
      R => '0'
    );
\data_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(51),
      Q => \data_i_reg_n_0_[51]\,
      R => '0'
    );
\data_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(52),
      Q => \data_i_reg_n_0_[52]\,
      R => '0'
    );
\data_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(53),
      Q => \data_i_reg_n_0_[53]\,
      R => '0'
    );
\data_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(54),
      Q => \data_i_reg_n_0_[54]\,
      R => '0'
    );
\data_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(55),
      Q => \data_i_reg_n_0_[55]\,
      R => '0'
    );
\data_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(56),
      Q => \data_i_reg_n_0_[56]\,
      R => '0'
    );
\data_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(57),
      Q => \data_i_reg_n_0_[57]\,
      R => '0'
    );
\data_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(58),
      Q => \data_i_reg_n_0_[58]\,
      R => '0'
    );
\data_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(59),
      Q => \data_i_reg_n_0_[59]\,
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(5),
      Q => \data_i_reg_n_0_[5]\,
      R => '0'
    );
\data_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(60),
      Q => \data_i_reg_n_0_[60]\,
      R => '0'
    );
\data_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(61),
      Q => \data_i_reg_n_0_[61]\,
      R => '0'
    );
\data_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(62),
      Q => \data_i_reg_n_0_[62]\,
      R => '0'
    );
\data_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(63),
      Q => \data_i_reg_n_0_[63]\,
      R => '0'
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(6),
      Q => \data_i_reg_n_0_[6]\,
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(7),
      Q => \data_i_reg_n_0_[7]\,
      R => '0'
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(8),
      Q => \data_i_reg_n_0_[8]\,
      R => '0'
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => \data_i_reg[0]_0\(0),
      D => \data_i_reg[63]_0\(9),
      Q => \data_i_reg_n_0_[9]\,
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBAAAA"
    )
        port map (
      I0 => \_trace_valid\(1),
      I1 => have_data0,
      I2 => have_data_reg_1,
      I3 => valid_10,
      I4 => \^valid_9\,
      I5 => have_data02_out_0,
      O => have_data_i_1_n_0
    );
\have_data_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(1),
      I2 => \_trace_valid\(0),
      O => have_data02_out_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^valid_9\,
      R => have_data_reg_0
    );
\wrote0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EAAAAAA4E4E4E4E"
    )
        port map (
      I0 => \^wrote0_reg_0\,
      I1 => \_trace_valid\(0),
      I2 => \_trace_valid\(1),
      I3 => have_data0,
      I4 => have_data02_out,
      I5 => \^valid_9\,
      O => \wrote0_i_1__8_n_0\
    );
wrote0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \wrote0_i_1__8_n_0\,
      Q => \^wrote0_reg_0\,
      R => have_data_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    empty : in STD_LOGIC;
    ready_i_reg_reg_0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \buffer_reg[63]_0\ : in STD_LOGIC;
    \buffer_reg[62]_0\ : in STD_LOGIC;
    \buffer_reg[61]_0\ : in STD_LOGIC;
    \buffer_reg[60]_0\ : in STD_LOGIC;
    \buffer_reg[59]_0\ : in STD_LOGIC;
    \buffer_reg[58]_0\ : in STD_LOGIC;
    \buffer_reg[57]_0\ : in STD_LOGIC;
    \buffer_reg[56]_0\ : in STD_LOGIC;
    \buffer_reg[55]_0\ : in STD_LOGIC;
    \buffer_reg[54]_0\ : in STD_LOGIC;
    \buffer_reg[53]_0\ : in STD_LOGIC;
    \buffer_reg[52]_0\ : in STD_LOGIC;
    \buffer_reg[51]_0\ : in STD_LOGIC;
    \buffer_reg[50]_0\ : in STD_LOGIC;
    \buffer_reg[49]_0\ : in STD_LOGIC;
    \buffer_reg[48]_0\ : in STD_LOGIC;
    \buffer_reg[47]_0\ : in STD_LOGIC;
    \buffer_reg[46]_0\ : in STD_LOGIC;
    \buffer_reg[45]_0\ : in STD_LOGIC;
    \buffer_reg[44]_0\ : in STD_LOGIC;
    \buffer_reg[43]_0\ : in STD_LOGIC;
    \buffer_reg[42]_0\ : in STD_LOGIC;
    \buffer_reg[41]_0\ : in STD_LOGIC;
    \buffer_reg[40]_0\ : in STD_LOGIC;
    \buffer_reg[39]_0\ : in STD_LOGIC;
    \buffer_reg[38]_0\ : in STD_LOGIC;
    \buffer_reg[37]_0\ : in STD_LOGIC;
    \buffer_reg[36]_0\ : in STD_LOGIC;
    \buffer_reg[35]_0\ : in STD_LOGIC;
    \buffer_reg[34]_0\ : in STD_LOGIC;
    \buffer_reg[33]_0\ : in STD_LOGIC;
    \buffer_reg[32]_0\ : in STD_LOGIC;
    \buffer_reg[31]_0\ : in STD_LOGIC;
    \buffer_reg[30]_0\ : in STD_LOGIC;
    \buffer_reg[29]_0\ : in STD_LOGIC;
    \buffer_reg[28]_0\ : in STD_LOGIC;
    \buffer_reg[27]_0\ : in STD_LOGIC;
    \buffer_reg[26]_0\ : in STD_LOGIC;
    \buffer_reg[25]_0\ : in STD_LOGIC;
    \buffer_reg[24]_0\ : in STD_LOGIC;
    \buffer_reg[23]_0\ : in STD_LOGIC;
    \buffer_reg[22]_0\ : in STD_LOGIC;
    \buffer_reg[21]_0\ : in STD_LOGIC;
    \buffer_reg[20]_0\ : in STD_LOGIC;
    \buffer_reg[19]_0\ : in STD_LOGIC;
    \buffer_reg[18]_0\ : in STD_LOGIC;
    \buffer_reg[17]_0\ : in STD_LOGIC;
    \buffer_reg[16]_0\ : in STD_LOGIC;
    \buffer_reg[15]_0\ : in STD_LOGIC;
    \buffer_reg[14]_0\ : in STD_LOGIC;
    \buffer_reg[13]_0\ : in STD_LOGIC;
    \buffer_reg[12]_0\ : in STD_LOGIC;
    \buffer_reg[11]_0\ : in STD_LOGIC;
    \buffer_reg[10]_0\ : in STD_LOGIC;
    \buffer_reg[9]_0\ : in STD_LOGIC;
    \buffer_reg[8]_0\ : in STD_LOGIC;
    \buffer_reg[7]_0\ : in STD_LOGIC;
    \buffer_reg[6]_0\ : in STD_LOGIC;
    \buffer_reg[5]_0\ : in STD_LOGIC;
    \buffer_reg[4]_0\ : in STD_LOGIC;
    \buffer_reg[3]_0\ : in STD_LOGIC;
    \buffer_reg[2]_0\ : in STD_LOGIC;
    \buffer_reg[1]_0\ : in STD_LOGIC;
    \buffer_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[63]_i_1__8_n_0\ : STD_LOGIC;
  signal \have_data_i_1__8_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^sw_read\ : STD_LOGIC;
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  sw_read <= \^sw_read\;
\buffer[63]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^sw_read\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_0,
      I3 => ready_i_reg_reg_1(0),
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__8_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[0]_1\,
      Q => \_trace_data\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[10]_0\,
      Q => \_trace_data\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[11]_0\,
      Q => \_trace_data\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[12]_0\,
      Q => \_trace_data\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[13]_0\,
      Q => \_trace_data\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[14]_0\,
      Q => \_trace_data\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[15]_0\,
      Q => \_trace_data\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[16]_0\,
      Q => \_trace_data\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[17]_0\,
      Q => \_trace_data\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[18]_0\,
      Q => \_trace_data\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[19]_0\,
      Q => \_trace_data\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[1]_0\,
      Q => \_trace_data\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[20]_0\,
      Q => \_trace_data\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[21]_0\,
      Q => \_trace_data\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[22]_0\,
      Q => \_trace_data\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[23]_0\,
      Q => \_trace_data\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[24]_0\,
      Q => \_trace_data\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[25]_0\,
      Q => \_trace_data\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[26]_0\,
      Q => \_trace_data\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[27]_0\,
      Q => \_trace_data\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[28]_0\,
      Q => \_trace_data\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[29]_0\,
      Q => \_trace_data\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[2]_0\,
      Q => \_trace_data\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[30]_0\,
      Q => \_trace_data\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[31]_0\,
      Q => \_trace_data\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[32]_0\,
      Q => \_trace_data\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[33]_0\,
      Q => \_trace_data\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[34]_0\,
      Q => \_trace_data\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[35]_0\,
      Q => \_trace_data\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[36]_0\,
      Q => \_trace_data\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[37]_0\,
      Q => \_trace_data\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[38]_0\,
      Q => \_trace_data\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[39]_0\,
      Q => \_trace_data\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[3]_0\,
      Q => \_trace_data\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[40]_0\,
      Q => \_trace_data\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[41]_0\,
      Q => \_trace_data\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[42]_0\,
      Q => \_trace_data\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[43]_0\,
      Q => \_trace_data\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[44]_0\,
      Q => \_trace_data\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[45]_0\,
      Q => \_trace_data\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[46]_0\,
      Q => \_trace_data\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[47]_0\,
      Q => \_trace_data\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[48]_0\,
      Q => \_trace_data\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[49]_0\,
      Q => \_trace_data\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[4]_0\,
      Q => \_trace_data\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[50]_0\,
      Q => \_trace_data\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[51]_0\,
      Q => \_trace_data\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[52]_0\,
      Q => \_trace_data\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[53]_0\,
      Q => \_trace_data\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[54]_0\,
      Q => \_trace_data\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[55]_0\,
      Q => \_trace_data\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[56]_0\,
      Q => \_trace_data\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[57]_0\,
      Q => \_trace_data\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[58]_0\,
      Q => \_trace_data\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[59]_0\,
      Q => \_trace_data\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[5]_0\,
      Q => \_trace_data\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[60]_0\,
      Q => \_trace_data\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[61]_0\,
      Q => \_trace_data\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[62]_0\,
      Q => \_trace_data\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[63]_0\,
      Q => \_trace_data\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[6]_0\,
      Q => \_trace_data\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[7]_0\,
      Q => \_trace_data\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[8]_0\,
      Q => \_trace_data\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__8_n_0\,
      D => \buffer_reg[9]_0\,
      Q => \_trace_data\(9),
      R => '0'
    );
\data_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(0),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(10),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(11),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(12),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(13),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(14),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(15),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(16),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(17),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(18),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(19),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(1),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(20),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(21),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(22),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(23),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(24),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(25),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(26),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(27),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(28),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(29),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(2),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(30),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(31),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(32),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(33),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(34),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(35),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(36),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(37),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(38),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(39),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(3),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(40),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(41),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(42),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(43),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(44),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(45),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(46),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(47),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(48),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(49),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(4),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(50),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(51),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(52),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(53),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(54),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(55),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(56),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(57),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(58),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(59),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(5),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(60),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(61),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(62),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(63),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(6),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(7),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(8),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAF20A0"
    )
        port map (
      I0 => \_trace_data\(9),
      I1 => ready_i_reg_reg_1(0),
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^sw_read\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_0,
      I3 => ready_i_reg_reg_1(0),
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__8_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__8_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101010101"
    )
        port map (
      I0 => \^sw_read\,
      I1 => empty,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_0,
      I4 => ready_i_reg_reg_1(0),
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^sw_read\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_0 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace9_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace9_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_0 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_0 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 703 downto 640 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__9_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__9_n_0\ : STD_LOGIC;
  signal \have_data_i_1__2_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__9\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__9\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__9\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__9\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__9\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__9\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__9\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__9\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__9\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__9\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__9\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__9\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__9\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__9\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__9\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__9\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__9\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__9\ : label is "soft_lutpair31";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__9_n_0\
    );
\buffer[10]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__9_n_0\
    );
\buffer[11]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__9_n_0\
    );
\buffer[12]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__9_n_0\
    );
\buffer[13]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__9_n_0\
    );
\buffer[14]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__9_n_0\
    );
\buffer[15]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__9_n_0\
    );
\buffer[16]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__9_n_0\
    );
\buffer[17]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__9_n_0\
    );
\buffer[18]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__9_n_0\
    );
\buffer[19]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__9_n_0\
    );
\buffer[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__9_n_0\
    );
\buffer[20]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__9_n_0\
    );
\buffer[21]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__9_n_0\
    );
\buffer[22]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__9_n_0\
    );
\buffer[23]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__9_n_0\
    );
\buffer[24]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__9_n_0\
    );
\buffer[25]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__9_n_0\
    );
\buffer[26]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__9_n_0\
    );
\buffer[27]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__9_n_0\
    );
\buffer[28]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__9_n_0\
    );
\buffer[29]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__9_n_0\
    );
\buffer[2]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__9_n_0\
    );
\buffer[30]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__9_n_0\
    );
\buffer[31]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__9_n_0\
    );
\buffer[32]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__9_n_0\
    );
\buffer[33]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__9_n_0\
    );
\buffer[34]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__9_n_0\
    );
\buffer[35]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__9_n_0\
    );
\buffer[36]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__9_n_0\
    );
\buffer[37]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__9_n_0\
    );
\buffer[38]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__9_n_0\
    );
\buffer[39]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__9_n_0\
    );
\buffer[3]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__9_n_0\
    );
\buffer[40]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__9_n_0\
    );
\buffer[41]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__9_n_0\
    );
\buffer[42]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__9_n_0\
    );
\buffer[43]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__9_n_0\
    );
\buffer[44]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__9_n_0\
    );
\buffer[45]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__9_n_0\
    );
\buffer[46]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__9_n_0\
    );
\buffer[47]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__9_n_0\
    );
\buffer[48]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__9_n_0\
    );
\buffer[49]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__9_n_0\
    );
\buffer[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__9_n_0\
    );
\buffer[50]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__9_n_0\
    );
\buffer[51]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__9_n_0\
    );
\buffer[52]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__9_n_0\
    );
\buffer[53]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__9_n_0\
    );
\buffer[54]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__9_n_0\
    );
\buffer[55]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__9_n_0\
    );
\buffer[56]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__9_n_0\
    );
\buffer[57]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__9_n_0\
    );
\buffer[58]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__9_n_0\
    );
\buffer[59]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__9_n_0\
    );
\buffer[5]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__9_n_0\
    );
\buffer[60]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__9_n_0\
    );
\buffer[61]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__9_n_0\
    );
\buffer[62]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__9_n_0\
    );
\buffer[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__2_n_0\
    );
\buffer[63]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__9_n_0\
    );
\buffer[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__9_n_0\
    );
\buffer[7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__9_n_0\
    );
\buffer[8]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__9_n_0\
    );
\buffer[9]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace9_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__9_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[0]_i_1__9_n_0\,
      Q => \_trace_data\(640),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[10]_i_1__9_n_0\,
      Q => \_trace_data\(650),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[11]_i_1__9_n_0\,
      Q => \_trace_data\(651),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[12]_i_1__9_n_0\,
      Q => \_trace_data\(652),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[13]_i_1__9_n_0\,
      Q => \_trace_data\(653),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[14]_i_1__9_n_0\,
      Q => \_trace_data\(654),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[15]_i_1__9_n_0\,
      Q => \_trace_data\(655),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[16]_i_1__9_n_0\,
      Q => \_trace_data\(656),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[17]_i_1__9_n_0\,
      Q => \_trace_data\(657),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[18]_i_1__9_n_0\,
      Q => \_trace_data\(658),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[19]_i_1__9_n_0\,
      Q => \_trace_data\(659),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[1]_i_1__9_n_0\,
      Q => \_trace_data\(641),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[20]_i_1__9_n_0\,
      Q => \_trace_data\(660),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[21]_i_1__9_n_0\,
      Q => \_trace_data\(661),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[22]_i_1__9_n_0\,
      Q => \_trace_data\(662),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[23]_i_1__9_n_0\,
      Q => \_trace_data\(663),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[24]_i_1__9_n_0\,
      Q => \_trace_data\(664),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[25]_i_1__9_n_0\,
      Q => \_trace_data\(665),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[26]_i_1__9_n_0\,
      Q => \_trace_data\(666),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[27]_i_1__9_n_0\,
      Q => \_trace_data\(667),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[28]_i_1__9_n_0\,
      Q => \_trace_data\(668),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[29]_i_1__9_n_0\,
      Q => \_trace_data\(669),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[2]_i_1__9_n_0\,
      Q => \_trace_data\(642),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[30]_i_1__9_n_0\,
      Q => \_trace_data\(670),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[31]_i_1__9_n_0\,
      Q => \_trace_data\(671),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[32]_i_1__9_n_0\,
      Q => \_trace_data\(672),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[33]_i_1__9_n_0\,
      Q => \_trace_data\(673),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[34]_i_1__9_n_0\,
      Q => \_trace_data\(674),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[35]_i_1__9_n_0\,
      Q => \_trace_data\(675),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[36]_i_1__9_n_0\,
      Q => \_trace_data\(676),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[37]_i_1__9_n_0\,
      Q => \_trace_data\(677),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[38]_i_1__9_n_0\,
      Q => \_trace_data\(678),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[39]_i_1__9_n_0\,
      Q => \_trace_data\(679),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[3]_i_1__9_n_0\,
      Q => \_trace_data\(643),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[40]_i_1__9_n_0\,
      Q => \_trace_data\(680),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[41]_i_1__9_n_0\,
      Q => \_trace_data\(681),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[42]_i_1__9_n_0\,
      Q => \_trace_data\(682),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[43]_i_1__9_n_0\,
      Q => \_trace_data\(683),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[44]_i_1__9_n_0\,
      Q => \_trace_data\(684),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[45]_i_1__9_n_0\,
      Q => \_trace_data\(685),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[46]_i_1__9_n_0\,
      Q => \_trace_data\(686),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[47]_i_1__9_n_0\,
      Q => \_trace_data\(687),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[48]_i_1__9_n_0\,
      Q => \_trace_data\(688),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[49]_i_1__9_n_0\,
      Q => \_trace_data\(689),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[4]_i_1__9_n_0\,
      Q => \_trace_data\(644),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[50]_i_1__9_n_0\,
      Q => \_trace_data\(690),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[51]_i_1__9_n_0\,
      Q => \_trace_data\(691),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[52]_i_1__9_n_0\,
      Q => \_trace_data\(692),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[53]_i_1__9_n_0\,
      Q => \_trace_data\(693),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[54]_i_1__9_n_0\,
      Q => \_trace_data\(694),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[55]_i_1__9_n_0\,
      Q => \_trace_data\(695),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[56]_i_1__9_n_0\,
      Q => \_trace_data\(696),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[57]_i_1__9_n_0\,
      Q => \_trace_data\(697),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[58]_i_1__9_n_0\,
      Q => \_trace_data\(698),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[59]_i_1__9_n_0\,
      Q => \_trace_data\(699),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[5]_i_1__9_n_0\,
      Q => \_trace_data\(645),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[60]_i_1__9_n_0\,
      Q => \_trace_data\(700),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[61]_i_1__9_n_0\,
      Q => \_trace_data\(701),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[62]_i_1__9_n_0\,
      Q => \_trace_data\(702),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[63]_i_2__9_n_0\,
      Q => \_trace_data\(703),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[6]_i_1__9_n_0\,
      Q => \_trace_data\(646),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[7]_i_1__9_n_0\,
      Q => \_trace_data\(647),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[8]_i_1__9_n_0\,
      Q => \_trace_data\(648),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__2_n_0\,
      D => \buffer[9]_i_1__9_n_0\,
      Q => \_trace_data\(649),
      R => '0'
    );
\data_i[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(640),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(650),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(651),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(652),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(653),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(654),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(655),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(656),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(657),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(658),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(659),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(641),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(660),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(661),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(662),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(663),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(664),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(665),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(666),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(667),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(668),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(669),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(642),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(670),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(671),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(672),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(673),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(674),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(675),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(676),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(677),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(678),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(679),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(643),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(680),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(681),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(682),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(683),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(684),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(685),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(686),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(687),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(688),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(689),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(644),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(690),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(691),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(692),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(693),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(694),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(695),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(696),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(697),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(698),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(699),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(645),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(700),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(701),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(702),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(703),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(646),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(647),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(648),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(649),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__2_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__2_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace9_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_1 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace10_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace10_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_1 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_1 is
  signal \buffer[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__10_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__10_n_0\ : STD_LOGIC;
  signal \have_data_i_1__1_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__10\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__10\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__10\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__10\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__10\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__10\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__10\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__10\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__10\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__10\ : label is "soft_lutpair63";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__10_n_0\
    );
\buffer[10]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__10_n_0\
    );
\buffer[11]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__10_n_0\
    );
\buffer[12]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__10_n_0\
    );
\buffer[13]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__10_n_0\
    );
\buffer[14]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__10_n_0\
    );
\buffer[15]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__10_n_0\
    );
\buffer[16]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__10_n_0\
    );
\buffer[17]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__10_n_0\
    );
\buffer[18]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__10_n_0\
    );
\buffer[19]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__10_n_0\
    );
\buffer[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__10_n_0\
    );
\buffer[20]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__10_n_0\
    );
\buffer[21]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__10_n_0\
    );
\buffer[22]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__10_n_0\
    );
\buffer[23]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__10_n_0\
    );
\buffer[24]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__10_n_0\
    );
\buffer[25]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__10_n_0\
    );
\buffer[26]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__10_n_0\
    );
\buffer[27]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__10_n_0\
    );
\buffer[28]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__10_n_0\
    );
\buffer[29]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__10_n_0\
    );
\buffer[2]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__10_n_0\
    );
\buffer[30]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__10_n_0\
    );
\buffer[31]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__10_n_0\
    );
\buffer[32]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__10_n_0\
    );
\buffer[33]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__10_n_0\
    );
\buffer[34]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__10_n_0\
    );
\buffer[35]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__10_n_0\
    );
\buffer[36]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__10_n_0\
    );
\buffer[37]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__10_n_0\
    );
\buffer[38]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__10_n_0\
    );
\buffer[39]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__10_n_0\
    );
\buffer[3]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__10_n_0\
    );
\buffer[40]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__10_n_0\
    );
\buffer[41]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__10_n_0\
    );
\buffer[42]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__10_n_0\
    );
\buffer[43]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__10_n_0\
    );
\buffer[44]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__10_n_0\
    );
\buffer[45]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__10_n_0\
    );
\buffer[46]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__10_n_0\
    );
\buffer[47]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__10_n_0\
    );
\buffer[48]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__10_n_0\
    );
\buffer[49]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__10_n_0\
    );
\buffer[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__10_n_0\
    );
\buffer[50]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__10_n_0\
    );
\buffer[51]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__10_n_0\
    );
\buffer[52]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__10_n_0\
    );
\buffer[53]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__10_n_0\
    );
\buffer[54]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__10_n_0\
    );
\buffer[55]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__10_n_0\
    );
\buffer[56]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__10_n_0\
    );
\buffer[57]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__10_n_0\
    );
\buffer[58]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__10_n_0\
    );
\buffer[59]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__10_n_0\
    );
\buffer[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__10_n_0\
    );
\buffer[60]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__10_n_0\
    );
\buffer[61]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__10_n_0\
    );
\buffer[62]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__10_n_0\
    );
\buffer[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__1_n_0\
    );
\buffer[63]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__10_n_0\
    );
\buffer[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__10_n_0\
    );
\buffer[7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__10_n_0\
    );
\buffer[8]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__10_n_0\
    );
\buffer[9]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace10_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__10_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[0]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[10]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[11]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[12]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[13]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[14]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[15]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[16]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[17]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[18]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[19]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[1]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[20]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[21]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[22]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[23]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[24]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[25]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[26]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[27]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[28]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[29]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[2]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[30]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[31]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[32]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[33]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[34]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[35]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[36]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[37]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[38]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[39]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[3]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[40]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[41]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[42]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[43]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[44]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[45]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[46]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[47]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[48]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[49]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[4]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[50]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[51]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[52]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[53]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[54]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[55]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[56]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[57]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[58]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[59]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[5]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[60]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[61]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[62]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[63]_i_2__10_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[6]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[7]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[8]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__1_n_0\,
      D => \buffer[9]_i_1__10_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__1_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__1_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace10_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_10 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace4_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace4_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_10 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_10 is
  signal \buffer[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__4_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \have_data_i_1__11_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__4\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__4\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__4\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__4\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__4\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__4\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__4\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__4\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__4\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__4\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__4\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__4\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__4\ : label is "soft_lutpair351";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__4_n_0\
    );
\buffer[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__4_n_0\
    );
\buffer[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__4_n_0\
    );
\buffer[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__4_n_0\
    );
\buffer[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__4_n_0\
    );
\buffer[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__4_n_0\
    );
\buffer[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__4_n_0\
    );
\buffer[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__4_n_0\
    );
\buffer[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__4_n_0\
    );
\buffer[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__4_n_0\
    );
\buffer[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__4_n_0\
    );
\buffer[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__4_n_0\
    );
\buffer[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__4_n_0\
    );
\buffer[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__4_n_0\
    );
\buffer[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__4_n_0\
    );
\buffer[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__4_n_0\
    );
\buffer[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__4_n_0\
    );
\buffer[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__4_n_0\
    );
\buffer[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__4_n_0\
    );
\buffer[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__4_n_0\
    );
\buffer[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__4_n_0\
    );
\buffer[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__4_n_0\
    );
\buffer[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__4_n_0\
    );
\buffer[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__4_n_0\
    );
\buffer[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__4_n_0\
    );
\buffer[32]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__4_n_0\
    );
\buffer[33]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__4_n_0\
    );
\buffer[34]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__4_n_0\
    );
\buffer[35]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__4_n_0\
    );
\buffer[36]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__4_n_0\
    );
\buffer[37]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__4_n_0\
    );
\buffer[38]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__4_n_0\
    );
\buffer[39]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__4_n_0\
    );
\buffer[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__4_n_0\
    );
\buffer[40]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__4_n_0\
    );
\buffer[41]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__4_n_0\
    );
\buffer[42]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__4_n_0\
    );
\buffer[43]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__4_n_0\
    );
\buffer[44]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__4_n_0\
    );
\buffer[45]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__4_n_0\
    );
\buffer[46]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__4_n_0\
    );
\buffer[47]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__4_n_0\
    );
\buffer[48]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__4_n_0\
    );
\buffer[49]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__4_n_0\
    );
\buffer[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__4_n_0\
    );
\buffer[50]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__4_n_0\
    );
\buffer[51]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__4_n_0\
    );
\buffer[52]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__4_n_0\
    );
\buffer[53]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__4_n_0\
    );
\buffer[54]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__4_n_0\
    );
\buffer[55]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__4_n_0\
    );
\buffer[56]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__4_n_0\
    );
\buffer[57]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__4_n_0\
    );
\buffer[58]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__4_n_0\
    );
\buffer[59]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__4_n_0\
    );
\buffer[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__4_n_0\
    );
\buffer[60]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__4_n_0\
    );
\buffer[61]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__4_n_0\
    );
\buffer[62]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__4_n_0\
    );
\buffer[63]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__11_n_0\
    );
\buffer[63]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__4_n_0\
    );
\buffer[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__4_n_0\
    );
\buffer[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__4_n_0\
    );
\buffer[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__4_n_0\
    );
\buffer[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace4_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__4_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[0]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[10]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[11]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[12]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[13]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[14]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[15]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[16]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[17]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[18]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[19]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[1]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[20]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[21]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[22]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[23]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[24]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[25]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[26]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[27]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[28]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[29]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[2]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[30]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[31]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[32]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[33]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[34]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[35]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[36]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[37]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[38]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[39]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[3]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[40]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[41]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[42]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[43]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[44]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[45]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[46]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[47]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[48]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[49]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[4]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[50]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[51]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[52]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[53]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[54]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[55]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[56]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[57]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[58]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[59]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[5]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[60]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[61]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[62]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[63]_i_2__4_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[6]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[7]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[8]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__11_n_0\,
      D => \buffer[9]_i_1__4_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__11_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__11_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace4_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_11 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace5_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace5_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_11 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_11 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 447 downto 384 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__5_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \have_data_i_1__14_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__5\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__5\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__5\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__5\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__5\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__5\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__5\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__5\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__5\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__5\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__5\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__5\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__5\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__5\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__5\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__5\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__5\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__5\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__5\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__5\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__5\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__5\ : label is "soft_lutpair383";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__5_n_0\
    );
\buffer[10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__5_n_0\
    );
\buffer[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__5_n_0\
    );
\buffer[12]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__5_n_0\
    );
\buffer[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__5_n_0\
    );
\buffer[14]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__5_n_0\
    );
\buffer[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__5_n_0\
    );
\buffer[16]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__5_n_0\
    );
\buffer[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__5_n_0\
    );
\buffer[18]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__5_n_0\
    );
\buffer[19]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__5_n_0\
    );
\buffer[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__5_n_0\
    );
\buffer[20]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__5_n_0\
    );
\buffer[21]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__5_n_0\
    );
\buffer[22]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__5_n_0\
    );
\buffer[23]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__5_n_0\
    );
\buffer[24]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__5_n_0\
    );
\buffer[25]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__5_n_0\
    );
\buffer[26]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__5_n_0\
    );
\buffer[27]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__5_n_0\
    );
\buffer[28]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__5_n_0\
    );
\buffer[29]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__5_n_0\
    );
\buffer[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__5_n_0\
    );
\buffer[30]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__5_n_0\
    );
\buffer[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__5_n_0\
    );
\buffer[32]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__5_n_0\
    );
\buffer[33]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__5_n_0\
    );
\buffer[34]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__5_n_0\
    );
\buffer[35]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__5_n_0\
    );
\buffer[36]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__5_n_0\
    );
\buffer[37]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__5_n_0\
    );
\buffer[38]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__5_n_0\
    );
\buffer[39]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__5_n_0\
    );
\buffer[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__5_n_0\
    );
\buffer[40]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__5_n_0\
    );
\buffer[41]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__5_n_0\
    );
\buffer[42]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__5_n_0\
    );
\buffer[43]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__5_n_0\
    );
\buffer[44]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__5_n_0\
    );
\buffer[45]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__5_n_0\
    );
\buffer[46]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__5_n_0\
    );
\buffer[47]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__5_n_0\
    );
\buffer[48]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__5_n_0\
    );
\buffer[49]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__5_n_0\
    );
\buffer[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__5_n_0\
    );
\buffer[50]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__5_n_0\
    );
\buffer[51]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__5_n_0\
    );
\buffer[52]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__5_n_0\
    );
\buffer[53]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__5_n_0\
    );
\buffer[54]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__5_n_0\
    );
\buffer[55]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__5_n_0\
    );
\buffer[56]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__5_n_0\
    );
\buffer[57]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__5_n_0\
    );
\buffer[58]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__5_n_0\
    );
\buffer[59]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__5_n_0\
    );
\buffer[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__5_n_0\
    );
\buffer[60]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__5_n_0\
    );
\buffer[61]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__5_n_0\
    );
\buffer[62]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__5_n_0\
    );
\buffer[63]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__14_n_0\
    );
\buffer[63]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__5_n_0\
    );
\buffer[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__5_n_0\
    );
\buffer[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__5_n_0\
    );
\buffer[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__5_n_0\
    );
\buffer[9]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace5_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__5_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[0]_i_1__5_n_0\,
      Q => \_trace_data\(384),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[10]_i_1__5_n_0\,
      Q => \_trace_data\(394),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[11]_i_1__5_n_0\,
      Q => \_trace_data\(395),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[12]_i_1__5_n_0\,
      Q => \_trace_data\(396),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[13]_i_1__5_n_0\,
      Q => \_trace_data\(397),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[14]_i_1__5_n_0\,
      Q => \_trace_data\(398),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[15]_i_1__5_n_0\,
      Q => \_trace_data\(399),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[16]_i_1__5_n_0\,
      Q => \_trace_data\(400),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[17]_i_1__5_n_0\,
      Q => \_trace_data\(401),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[18]_i_1__5_n_0\,
      Q => \_trace_data\(402),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[19]_i_1__5_n_0\,
      Q => \_trace_data\(403),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[1]_i_1__5_n_0\,
      Q => \_trace_data\(385),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[20]_i_1__5_n_0\,
      Q => \_trace_data\(404),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[21]_i_1__5_n_0\,
      Q => \_trace_data\(405),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[22]_i_1__5_n_0\,
      Q => \_trace_data\(406),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[23]_i_1__5_n_0\,
      Q => \_trace_data\(407),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[24]_i_1__5_n_0\,
      Q => \_trace_data\(408),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[25]_i_1__5_n_0\,
      Q => \_trace_data\(409),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[26]_i_1__5_n_0\,
      Q => \_trace_data\(410),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[27]_i_1__5_n_0\,
      Q => \_trace_data\(411),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[28]_i_1__5_n_0\,
      Q => \_trace_data\(412),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[29]_i_1__5_n_0\,
      Q => \_trace_data\(413),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[2]_i_1__5_n_0\,
      Q => \_trace_data\(386),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[30]_i_1__5_n_0\,
      Q => \_trace_data\(414),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[31]_i_1__5_n_0\,
      Q => \_trace_data\(415),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[32]_i_1__5_n_0\,
      Q => \_trace_data\(416),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[33]_i_1__5_n_0\,
      Q => \_trace_data\(417),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[34]_i_1__5_n_0\,
      Q => \_trace_data\(418),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[35]_i_1__5_n_0\,
      Q => \_trace_data\(419),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[36]_i_1__5_n_0\,
      Q => \_trace_data\(420),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[37]_i_1__5_n_0\,
      Q => \_trace_data\(421),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[38]_i_1__5_n_0\,
      Q => \_trace_data\(422),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[39]_i_1__5_n_0\,
      Q => \_trace_data\(423),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[3]_i_1__5_n_0\,
      Q => \_trace_data\(387),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[40]_i_1__5_n_0\,
      Q => \_trace_data\(424),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[41]_i_1__5_n_0\,
      Q => \_trace_data\(425),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[42]_i_1__5_n_0\,
      Q => \_trace_data\(426),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[43]_i_1__5_n_0\,
      Q => \_trace_data\(427),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[44]_i_1__5_n_0\,
      Q => \_trace_data\(428),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[45]_i_1__5_n_0\,
      Q => \_trace_data\(429),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[46]_i_1__5_n_0\,
      Q => \_trace_data\(430),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[47]_i_1__5_n_0\,
      Q => \_trace_data\(431),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[48]_i_1__5_n_0\,
      Q => \_trace_data\(432),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[49]_i_1__5_n_0\,
      Q => \_trace_data\(433),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[4]_i_1__5_n_0\,
      Q => \_trace_data\(388),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[50]_i_1__5_n_0\,
      Q => \_trace_data\(434),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[51]_i_1__5_n_0\,
      Q => \_trace_data\(435),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[52]_i_1__5_n_0\,
      Q => \_trace_data\(436),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[53]_i_1__5_n_0\,
      Q => \_trace_data\(437),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[54]_i_1__5_n_0\,
      Q => \_trace_data\(438),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[55]_i_1__5_n_0\,
      Q => \_trace_data\(439),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[56]_i_1__5_n_0\,
      Q => \_trace_data\(440),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[57]_i_1__5_n_0\,
      Q => \_trace_data\(441),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[58]_i_1__5_n_0\,
      Q => \_trace_data\(442),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[59]_i_1__5_n_0\,
      Q => \_trace_data\(443),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[5]_i_1__5_n_0\,
      Q => \_trace_data\(389),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[60]_i_1__5_n_0\,
      Q => \_trace_data\(444),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[61]_i_1__5_n_0\,
      Q => \_trace_data\(445),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[62]_i_1__5_n_0\,
      Q => \_trace_data\(446),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[63]_i_2__5_n_0\,
      Q => \_trace_data\(447),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[6]_i_1__5_n_0\,
      Q => \_trace_data\(390),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[7]_i_1__5_n_0\,
      Q => \_trace_data\(391),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[8]_i_1__5_n_0\,
      Q => \_trace_data\(392),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__14_n_0\,
      D => \buffer[9]_i_1__5_n_0\,
      Q => \_trace_data\(393),
      R => '0'
    );
\data_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(384),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(394),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(395),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(396),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(397),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(398),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(399),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(400),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(401),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(402),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(403),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(385),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(404),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(405),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(406),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(407),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(408),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(409),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(410),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(411),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(412),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(413),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(386),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(414),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(415),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(416),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(417),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(418),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(419),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(420),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(421),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(422),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(423),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(387),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(424),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(425),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(426),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(427),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(428),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(429),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(430),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(431),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(432),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(433),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(388),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(434),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(435),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(436),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(437),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(438),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(439),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(440),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(441),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(442),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(443),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(389),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(444),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(445),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(446),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(447),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(390),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(391),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(392),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(393),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__14_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__14_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace5_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_12 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace6_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace6_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_12 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_12 is
  signal \buffer[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__6_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \have_data_i_1__13_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__6\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__6\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__6\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__6\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__6\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__6\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__6\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__6\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__6\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__6\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__6\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__6\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__6\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__6\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__6\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__6\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__6\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__6\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__6\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__6\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__6\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__6\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__6\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__6\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__6\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__6\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__6\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__6\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__6\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__6\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__6\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__6\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__6\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__6\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__6\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__6\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__6\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__6\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__6\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__6\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__6\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__6\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__6\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__6\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__6\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__6\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__6\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__6\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__6\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__6\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__6\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__6\ : label is "soft_lutpair415";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__6_n_0\
    );
\buffer[10]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__6_n_0\
    );
\buffer[11]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__6_n_0\
    );
\buffer[12]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__6_n_0\
    );
\buffer[13]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__6_n_0\
    );
\buffer[14]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__6_n_0\
    );
\buffer[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__6_n_0\
    );
\buffer[16]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__6_n_0\
    );
\buffer[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__6_n_0\
    );
\buffer[18]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__6_n_0\
    );
\buffer[19]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__6_n_0\
    );
\buffer[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__6_n_0\
    );
\buffer[20]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__6_n_0\
    );
\buffer[21]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__6_n_0\
    );
\buffer[22]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__6_n_0\
    );
\buffer[23]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__6_n_0\
    );
\buffer[24]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__6_n_0\
    );
\buffer[25]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__6_n_0\
    );
\buffer[26]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__6_n_0\
    );
\buffer[27]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__6_n_0\
    );
\buffer[28]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__6_n_0\
    );
\buffer[29]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__6_n_0\
    );
\buffer[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__6_n_0\
    );
\buffer[30]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__6_n_0\
    );
\buffer[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__6_n_0\
    );
\buffer[32]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__6_n_0\
    );
\buffer[33]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__6_n_0\
    );
\buffer[34]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__6_n_0\
    );
\buffer[35]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__6_n_0\
    );
\buffer[36]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__6_n_0\
    );
\buffer[37]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__6_n_0\
    );
\buffer[38]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__6_n_0\
    );
\buffer[39]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__6_n_0\
    );
\buffer[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__6_n_0\
    );
\buffer[40]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__6_n_0\
    );
\buffer[41]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__6_n_0\
    );
\buffer[42]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__6_n_0\
    );
\buffer[43]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__6_n_0\
    );
\buffer[44]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__6_n_0\
    );
\buffer[45]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__6_n_0\
    );
\buffer[46]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__6_n_0\
    );
\buffer[47]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__6_n_0\
    );
\buffer[48]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__6_n_0\
    );
\buffer[49]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__6_n_0\
    );
\buffer[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__6_n_0\
    );
\buffer[50]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__6_n_0\
    );
\buffer[51]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__6_n_0\
    );
\buffer[52]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__6_n_0\
    );
\buffer[53]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__6_n_0\
    );
\buffer[54]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__6_n_0\
    );
\buffer[55]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__6_n_0\
    );
\buffer[56]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__6_n_0\
    );
\buffer[57]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__6_n_0\
    );
\buffer[58]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__6_n_0\
    );
\buffer[59]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__6_n_0\
    );
\buffer[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__6_n_0\
    );
\buffer[60]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__6_n_0\
    );
\buffer[61]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__6_n_0\
    );
\buffer[62]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__6_n_0\
    );
\buffer[63]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__13_n_0\
    );
\buffer[63]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__6_n_0\
    );
\buffer[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__6_n_0\
    );
\buffer[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__6_n_0\
    );
\buffer[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__6_n_0\
    );
\buffer[9]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace6_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__6_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[0]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[10]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[11]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[12]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[13]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[14]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[15]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[16]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[17]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[18]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[19]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[1]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[20]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[21]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[22]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[23]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[24]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[25]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[26]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[27]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[28]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[29]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[2]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[30]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[31]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[32]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[33]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[34]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[35]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[36]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[37]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[38]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[39]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[3]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[40]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[41]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[42]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[43]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[44]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[45]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[46]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[47]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[48]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[49]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[4]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[50]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[51]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[52]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[53]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[54]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[55]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[56]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[57]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[58]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[59]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[5]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[60]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[61]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[62]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[63]_i_2__6_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[6]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[7]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[8]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__13_n_0\,
      D => \buffer[9]_i_1__6_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__13_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__13_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace6_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_13 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace7_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace7_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_13 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_13 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 575 downto 512 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__7_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \have_data_i_1__0_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__7\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__7\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__7\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__7\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__7\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__7\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__7\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__7\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__7\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__7\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__7\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__7\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__7\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__7\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__7\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__7\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__7\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__7\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__7\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__7\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__7\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__7\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__7\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__7\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__7\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__7\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__7\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__7\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__7\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__7\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__7\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__7\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__7\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__7\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__7\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__7\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__7\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__7\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__7\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__7\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__7\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__7\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__7\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__7\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__7\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__7\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__7\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__7\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__7\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__7\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__7\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__7\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__7\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__7\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__7\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__7\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__7\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__7\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__7\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__7\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__7\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__7\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__7\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__7\ : label is "soft_lutpair447";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__7_n_0\
    );
\buffer[10]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__7_n_0\
    );
\buffer[11]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__7_n_0\
    );
\buffer[12]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__7_n_0\
    );
\buffer[13]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__7_n_0\
    );
\buffer[14]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__7_n_0\
    );
\buffer[15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__7_n_0\
    );
\buffer[16]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__7_n_0\
    );
\buffer[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__7_n_0\
    );
\buffer[18]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__7_n_0\
    );
\buffer[19]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__7_n_0\
    );
\buffer[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__7_n_0\
    );
\buffer[20]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__7_n_0\
    );
\buffer[21]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__7_n_0\
    );
\buffer[22]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__7_n_0\
    );
\buffer[23]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__7_n_0\
    );
\buffer[24]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__7_n_0\
    );
\buffer[25]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__7_n_0\
    );
\buffer[26]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__7_n_0\
    );
\buffer[27]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__7_n_0\
    );
\buffer[28]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__7_n_0\
    );
\buffer[29]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__7_n_0\
    );
\buffer[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__7_n_0\
    );
\buffer[30]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__7_n_0\
    );
\buffer[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__7_n_0\
    );
\buffer[32]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__7_n_0\
    );
\buffer[33]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__7_n_0\
    );
\buffer[34]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__7_n_0\
    );
\buffer[35]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__7_n_0\
    );
\buffer[36]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__7_n_0\
    );
\buffer[37]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__7_n_0\
    );
\buffer[38]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__7_n_0\
    );
\buffer[39]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__7_n_0\
    );
\buffer[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__7_n_0\
    );
\buffer[40]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__7_n_0\
    );
\buffer[41]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__7_n_0\
    );
\buffer[42]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__7_n_0\
    );
\buffer[43]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__7_n_0\
    );
\buffer[44]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__7_n_0\
    );
\buffer[45]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__7_n_0\
    );
\buffer[46]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__7_n_0\
    );
\buffer[47]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__7_n_0\
    );
\buffer[48]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__7_n_0\
    );
\buffer[49]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__7_n_0\
    );
\buffer[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__7_n_0\
    );
\buffer[50]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__7_n_0\
    );
\buffer[51]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__7_n_0\
    );
\buffer[52]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__7_n_0\
    );
\buffer[53]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__7_n_0\
    );
\buffer[54]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__7_n_0\
    );
\buffer[55]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__7_n_0\
    );
\buffer[56]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__7_n_0\
    );
\buffer[57]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__7_n_0\
    );
\buffer[58]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__7_n_0\
    );
\buffer[59]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__7_n_0\
    );
\buffer[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__7_n_0\
    );
\buffer[60]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__7_n_0\
    );
\buffer[61]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__7_n_0\
    );
\buffer[62]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__7_n_0\
    );
\buffer[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__0_n_0\
    );
\buffer[63]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__7_n_0\
    );
\buffer[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__7_n_0\
    );
\buffer[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__7_n_0\
    );
\buffer[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__7_n_0\
    );
\buffer[9]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace7_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__7_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[0]_i_1__7_n_0\,
      Q => \_trace_data\(512),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[10]_i_1__7_n_0\,
      Q => \_trace_data\(522),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[11]_i_1__7_n_0\,
      Q => \_trace_data\(523),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[12]_i_1__7_n_0\,
      Q => \_trace_data\(524),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[13]_i_1__7_n_0\,
      Q => \_trace_data\(525),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[14]_i_1__7_n_0\,
      Q => \_trace_data\(526),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[15]_i_1__7_n_0\,
      Q => \_trace_data\(527),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[16]_i_1__7_n_0\,
      Q => \_trace_data\(528),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[17]_i_1__7_n_0\,
      Q => \_trace_data\(529),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[18]_i_1__7_n_0\,
      Q => \_trace_data\(530),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[19]_i_1__7_n_0\,
      Q => \_trace_data\(531),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[1]_i_1__7_n_0\,
      Q => \_trace_data\(513),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[20]_i_1__7_n_0\,
      Q => \_trace_data\(532),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[21]_i_1__7_n_0\,
      Q => \_trace_data\(533),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[22]_i_1__7_n_0\,
      Q => \_trace_data\(534),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[23]_i_1__7_n_0\,
      Q => \_trace_data\(535),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[24]_i_1__7_n_0\,
      Q => \_trace_data\(536),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[25]_i_1__7_n_0\,
      Q => \_trace_data\(537),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[26]_i_1__7_n_0\,
      Q => \_trace_data\(538),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[27]_i_1__7_n_0\,
      Q => \_trace_data\(539),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[28]_i_1__7_n_0\,
      Q => \_trace_data\(540),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[29]_i_1__7_n_0\,
      Q => \_trace_data\(541),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[2]_i_1__7_n_0\,
      Q => \_trace_data\(514),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[30]_i_1__7_n_0\,
      Q => \_trace_data\(542),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[31]_i_1__7_n_0\,
      Q => \_trace_data\(543),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[32]_i_1__7_n_0\,
      Q => \_trace_data\(544),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[33]_i_1__7_n_0\,
      Q => \_trace_data\(545),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[34]_i_1__7_n_0\,
      Q => \_trace_data\(546),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[35]_i_1__7_n_0\,
      Q => \_trace_data\(547),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[36]_i_1__7_n_0\,
      Q => \_trace_data\(548),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[37]_i_1__7_n_0\,
      Q => \_trace_data\(549),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[38]_i_1__7_n_0\,
      Q => \_trace_data\(550),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[39]_i_1__7_n_0\,
      Q => \_trace_data\(551),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[3]_i_1__7_n_0\,
      Q => \_trace_data\(515),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[40]_i_1__7_n_0\,
      Q => \_trace_data\(552),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[41]_i_1__7_n_0\,
      Q => \_trace_data\(553),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[42]_i_1__7_n_0\,
      Q => \_trace_data\(554),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[43]_i_1__7_n_0\,
      Q => \_trace_data\(555),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[44]_i_1__7_n_0\,
      Q => \_trace_data\(556),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[45]_i_1__7_n_0\,
      Q => \_trace_data\(557),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[46]_i_1__7_n_0\,
      Q => \_trace_data\(558),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[47]_i_1__7_n_0\,
      Q => \_trace_data\(559),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[48]_i_1__7_n_0\,
      Q => \_trace_data\(560),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[49]_i_1__7_n_0\,
      Q => \_trace_data\(561),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[4]_i_1__7_n_0\,
      Q => \_trace_data\(516),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[50]_i_1__7_n_0\,
      Q => \_trace_data\(562),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[51]_i_1__7_n_0\,
      Q => \_trace_data\(563),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[52]_i_1__7_n_0\,
      Q => \_trace_data\(564),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[53]_i_1__7_n_0\,
      Q => \_trace_data\(565),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[54]_i_1__7_n_0\,
      Q => \_trace_data\(566),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[55]_i_1__7_n_0\,
      Q => \_trace_data\(567),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[56]_i_1__7_n_0\,
      Q => \_trace_data\(568),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[57]_i_1__7_n_0\,
      Q => \_trace_data\(569),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[58]_i_1__7_n_0\,
      Q => \_trace_data\(570),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[59]_i_1__7_n_0\,
      Q => \_trace_data\(571),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[5]_i_1__7_n_0\,
      Q => \_trace_data\(517),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[60]_i_1__7_n_0\,
      Q => \_trace_data\(572),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[61]_i_1__7_n_0\,
      Q => \_trace_data\(573),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[62]_i_1__7_n_0\,
      Q => \_trace_data\(574),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[63]_i_2__7_n_0\,
      Q => \_trace_data\(575),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[6]_i_1__7_n_0\,
      Q => \_trace_data\(518),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[7]_i_1__7_n_0\,
      Q => \_trace_data\(519),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[8]_i_1__7_n_0\,
      Q => \_trace_data\(520),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__0_n_0\,
      D => \buffer[9]_i_1__7_n_0\,
      Q => \_trace_data\(521),
      R => '0'
    );
\data_i[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(512),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(522),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(523),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(524),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(525),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(526),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(527),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(528),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(529),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(530),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(531),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(513),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(532),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(533),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(534),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(535),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(536),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(537),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(538),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(539),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(540),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(541),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(514),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(542),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(543),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(544),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(545),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(546),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(547),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(548),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(549),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(550),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(551),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(515),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(552),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(553),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(554),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(555),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(556),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(557),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(558),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(559),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(560),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(561),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(516),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(562),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(563),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(564),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(565),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(566),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(567),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(568),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(569),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(570),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(571),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(517),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(572),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(573),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(574),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(575),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(518),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(519),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(520),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(521),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__0_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__0_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace7_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_14 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace8_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace8_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_14 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_14 is
  signal \buffer[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__8_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__8_n_0\ : STD_LOGIC;
  signal have_data_i_1_n_0 : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__8\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__8\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__8\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__8\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__8\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__8\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__8\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__8\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__8\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__8\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__8\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__8\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__8\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__8\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__8\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__8\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__8\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__8\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__8\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__8\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__8\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__8\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__8\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__8\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__8\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__8\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__8\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__8\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__8\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__8\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__8\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__8\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__8\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__8\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__8\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__8\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__8\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__8\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__8\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__8\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__8\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__8\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__8\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__8\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__8\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__8\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__8\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__8\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__8\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__8\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__8\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__8\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__8\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__8\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__8\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__8\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__8\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__8\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__8\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__8\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__8\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__8\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__8\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__8\ : label is "soft_lutpair479";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__8_n_0\
    );
\buffer[10]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__8_n_0\
    );
\buffer[11]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__8_n_0\
    );
\buffer[12]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__8_n_0\
    );
\buffer[13]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__8_n_0\
    );
\buffer[14]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__8_n_0\
    );
\buffer[15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__8_n_0\
    );
\buffer[16]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__8_n_0\
    );
\buffer[17]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__8_n_0\
    );
\buffer[18]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__8_n_0\
    );
\buffer[19]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__8_n_0\
    );
\buffer[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__8_n_0\
    );
\buffer[20]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__8_n_0\
    );
\buffer[21]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__8_n_0\
    );
\buffer[22]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__8_n_0\
    );
\buffer[23]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__8_n_0\
    );
\buffer[24]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__8_n_0\
    );
\buffer[25]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__8_n_0\
    );
\buffer[26]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__8_n_0\
    );
\buffer[27]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__8_n_0\
    );
\buffer[28]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__8_n_0\
    );
\buffer[29]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__8_n_0\
    );
\buffer[2]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__8_n_0\
    );
\buffer[30]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__8_n_0\
    );
\buffer[31]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__8_n_0\
    );
\buffer[32]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__8_n_0\
    );
\buffer[33]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__8_n_0\
    );
\buffer[34]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__8_n_0\
    );
\buffer[35]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__8_n_0\
    );
\buffer[36]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__8_n_0\
    );
\buffer[37]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__8_n_0\
    );
\buffer[38]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__8_n_0\
    );
\buffer[39]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__8_n_0\
    );
\buffer[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__8_n_0\
    );
\buffer[40]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__8_n_0\
    );
\buffer[41]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__8_n_0\
    );
\buffer[42]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__8_n_0\
    );
\buffer[43]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__8_n_0\
    );
\buffer[44]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__8_n_0\
    );
\buffer[45]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__8_n_0\
    );
\buffer[46]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__8_n_0\
    );
\buffer[47]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__8_n_0\
    );
\buffer[48]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__8_n_0\
    );
\buffer[49]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__8_n_0\
    );
\buffer[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__8_n_0\
    );
\buffer[50]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__8_n_0\
    );
\buffer[51]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__8_n_0\
    );
\buffer[52]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__8_n_0\
    );
\buffer[53]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__8_n_0\
    );
\buffer[54]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__8_n_0\
    );
\buffer[55]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__8_n_0\
    );
\buffer[56]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__8_n_0\
    );
\buffer[57]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__8_n_0\
    );
\buffer[58]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__8_n_0\
    );
\buffer[59]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__8_n_0\
    );
\buffer[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__8_n_0\
    );
\buffer[60]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__8_n_0\
    );
\buffer[61]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__8_n_0\
    );
\buffer[62]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__8_n_0\
    );
\buffer[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1_n_0\
    );
\buffer[63]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__8_n_0\
    );
\buffer[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__8_n_0\
    );
\buffer[7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__8_n_0\
    );
\buffer[8]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__8_n_0\
    );
\buffer[9]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace8_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__8_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[0]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[10]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[11]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[12]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[13]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[14]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[15]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[16]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[17]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[18]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[19]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[1]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[20]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[21]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[22]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[23]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[24]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[25]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[26]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[27]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[28]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[29]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[2]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[30]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[31]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[32]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[33]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[34]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[35]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[36]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[37]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[38]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[39]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[3]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[40]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[41]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[42]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[43]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[44]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[45]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[46]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[47]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[48]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[49]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[4]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[50]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[51]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[52]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[53]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[54]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[55]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[56]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[57]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[58]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[59]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[5]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[60]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[61]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[62]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[63]_i_2__8_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[6]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[7]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[8]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1_n_0\,
      D => \buffer[9]_i_1__8_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
have_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => have_data_i_1_n_0
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => have_data_i_1_n_0,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
ready_i_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace8_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_2 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace11_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace11_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_2 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_2 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 831 downto 768 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__4_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__11_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__11_n_0\ : STD_LOGIC;
  signal \have_data_i_1__4_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__11\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__11\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__11\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__11\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__11\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__11\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__11\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__11\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__11\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__11\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__11\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__11\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__11\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__11\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__11\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__11\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__11\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__11\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__11\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__11\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__11\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__11\ : label is "soft_lutpair95";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__11_n_0\
    );
\buffer[10]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__11_n_0\
    );
\buffer[11]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__11_n_0\
    );
\buffer[12]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__11_n_0\
    );
\buffer[13]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__11_n_0\
    );
\buffer[14]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__11_n_0\
    );
\buffer[15]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__11_n_0\
    );
\buffer[16]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__11_n_0\
    );
\buffer[17]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__11_n_0\
    );
\buffer[18]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__11_n_0\
    );
\buffer[19]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__11_n_0\
    );
\buffer[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__11_n_0\
    );
\buffer[20]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__11_n_0\
    );
\buffer[21]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__11_n_0\
    );
\buffer[22]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__11_n_0\
    );
\buffer[23]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__11_n_0\
    );
\buffer[24]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__11_n_0\
    );
\buffer[25]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__11_n_0\
    );
\buffer[26]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__11_n_0\
    );
\buffer[27]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__11_n_0\
    );
\buffer[28]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__11_n_0\
    );
\buffer[29]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__11_n_0\
    );
\buffer[2]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__11_n_0\
    );
\buffer[30]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__11_n_0\
    );
\buffer[31]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__11_n_0\
    );
\buffer[32]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__11_n_0\
    );
\buffer[33]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__11_n_0\
    );
\buffer[34]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__11_n_0\
    );
\buffer[35]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__11_n_0\
    );
\buffer[36]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__11_n_0\
    );
\buffer[37]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__11_n_0\
    );
\buffer[38]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__11_n_0\
    );
\buffer[39]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__11_n_0\
    );
\buffer[3]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__11_n_0\
    );
\buffer[40]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__11_n_0\
    );
\buffer[41]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__11_n_0\
    );
\buffer[42]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__11_n_0\
    );
\buffer[43]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__11_n_0\
    );
\buffer[44]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__11_n_0\
    );
\buffer[45]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__11_n_0\
    );
\buffer[46]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__11_n_0\
    );
\buffer[47]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__11_n_0\
    );
\buffer[48]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__11_n_0\
    );
\buffer[49]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__11_n_0\
    );
\buffer[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__11_n_0\
    );
\buffer[50]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__11_n_0\
    );
\buffer[51]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__11_n_0\
    );
\buffer[52]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__11_n_0\
    );
\buffer[53]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__11_n_0\
    );
\buffer[54]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__11_n_0\
    );
\buffer[55]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__11_n_0\
    );
\buffer[56]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__11_n_0\
    );
\buffer[57]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__11_n_0\
    );
\buffer[58]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__11_n_0\
    );
\buffer[59]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__11_n_0\
    );
\buffer[5]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__11_n_0\
    );
\buffer[60]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__11_n_0\
    );
\buffer[61]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__11_n_0\
    );
\buffer[62]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__11_n_0\
    );
\buffer[63]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__4_n_0\
    );
\buffer[63]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__11_n_0\
    );
\buffer[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__11_n_0\
    );
\buffer[7]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__11_n_0\
    );
\buffer[8]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__11_n_0\
    );
\buffer[9]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace11_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__11_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[0]_i_1__11_n_0\,
      Q => \_trace_data\(768),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[10]_i_1__11_n_0\,
      Q => \_trace_data\(778),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[11]_i_1__11_n_0\,
      Q => \_trace_data\(779),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[12]_i_1__11_n_0\,
      Q => \_trace_data\(780),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[13]_i_1__11_n_0\,
      Q => \_trace_data\(781),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[14]_i_1__11_n_0\,
      Q => \_trace_data\(782),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[15]_i_1__11_n_0\,
      Q => \_trace_data\(783),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[16]_i_1__11_n_0\,
      Q => \_trace_data\(784),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[17]_i_1__11_n_0\,
      Q => \_trace_data\(785),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[18]_i_1__11_n_0\,
      Q => \_trace_data\(786),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[19]_i_1__11_n_0\,
      Q => \_trace_data\(787),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[1]_i_1__11_n_0\,
      Q => \_trace_data\(769),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[20]_i_1__11_n_0\,
      Q => \_trace_data\(788),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[21]_i_1__11_n_0\,
      Q => \_trace_data\(789),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[22]_i_1__11_n_0\,
      Q => \_trace_data\(790),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[23]_i_1__11_n_0\,
      Q => \_trace_data\(791),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[24]_i_1__11_n_0\,
      Q => \_trace_data\(792),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[25]_i_1__11_n_0\,
      Q => \_trace_data\(793),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[26]_i_1__11_n_0\,
      Q => \_trace_data\(794),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[27]_i_1__11_n_0\,
      Q => \_trace_data\(795),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[28]_i_1__11_n_0\,
      Q => \_trace_data\(796),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[29]_i_1__11_n_0\,
      Q => \_trace_data\(797),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[2]_i_1__11_n_0\,
      Q => \_trace_data\(770),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[30]_i_1__11_n_0\,
      Q => \_trace_data\(798),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[31]_i_1__11_n_0\,
      Q => \_trace_data\(799),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[32]_i_1__11_n_0\,
      Q => \_trace_data\(800),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[33]_i_1__11_n_0\,
      Q => \_trace_data\(801),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[34]_i_1__11_n_0\,
      Q => \_trace_data\(802),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[35]_i_1__11_n_0\,
      Q => \_trace_data\(803),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[36]_i_1__11_n_0\,
      Q => \_trace_data\(804),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[37]_i_1__11_n_0\,
      Q => \_trace_data\(805),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[38]_i_1__11_n_0\,
      Q => \_trace_data\(806),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[39]_i_1__11_n_0\,
      Q => \_trace_data\(807),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[3]_i_1__11_n_0\,
      Q => \_trace_data\(771),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[40]_i_1__11_n_0\,
      Q => \_trace_data\(808),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[41]_i_1__11_n_0\,
      Q => \_trace_data\(809),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[42]_i_1__11_n_0\,
      Q => \_trace_data\(810),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[43]_i_1__11_n_0\,
      Q => \_trace_data\(811),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[44]_i_1__11_n_0\,
      Q => \_trace_data\(812),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[45]_i_1__11_n_0\,
      Q => \_trace_data\(813),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[46]_i_1__11_n_0\,
      Q => \_trace_data\(814),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[47]_i_1__11_n_0\,
      Q => \_trace_data\(815),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[48]_i_1__11_n_0\,
      Q => \_trace_data\(816),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[49]_i_1__11_n_0\,
      Q => \_trace_data\(817),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[4]_i_1__11_n_0\,
      Q => \_trace_data\(772),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[50]_i_1__11_n_0\,
      Q => \_trace_data\(818),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[51]_i_1__11_n_0\,
      Q => \_trace_data\(819),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[52]_i_1__11_n_0\,
      Q => \_trace_data\(820),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[53]_i_1__11_n_0\,
      Q => \_trace_data\(821),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[54]_i_1__11_n_0\,
      Q => \_trace_data\(822),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[55]_i_1__11_n_0\,
      Q => \_trace_data\(823),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[56]_i_1__11_n_0\,
      Q => \_trace_data\(824),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[57]_i_1__11_n_0\,
      Q => \_trace_data\(825),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[58]_i_1__11_n_0\,
      Q => \_trace_data\(826),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[59]_i_1__11_n_0\,
      Q => \_trace_data\(827),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[5]_i_1__11_n_0\,
      Q => \_trace_data\(773),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[60]_i_1__11_n_0\,
      Q => \_trace_data\(828),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[61]_i_1__11_n_0\,
      Q => \_trace_data\(829),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[62]_i_1__11_n_0\,
      Q => \_trace_data\(830),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[63]_i_2__11_n_0\,
      Q => \_trace_data\(831),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[6]_i_1__11_n_0\,
      Q => \_trace_data\(774),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[7]_i_1__11_n_0\,
      Q => \_trace_data\(775),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[8]_i_1__11_n_0\,
      Q => \_trace_data\(776),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__4_n_0\,
      D => \buffer[9]_i_1__11_n_0\,
      Q => \_trace_data\(777),
      R => '0'
    );
\data_i[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(768),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(778),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(779),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(780),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(781),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(782),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(783),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(784),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(785),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(786),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(787),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(769),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(788),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(789),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(790),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(791),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(792),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(793),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(794),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(795),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(796),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(797),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(770),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(798),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(799),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(800),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(801),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(802),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(803),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(804),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(805),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(806),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(807),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(771),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(808),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(809),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(810),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(811),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(812),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(813),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(814),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(815),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(816),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(817),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(772),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(818),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(819),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(820),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(821),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(822),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(823),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(824),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(825),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(826),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(827),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(773),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(828),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(829),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(830),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(831),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(774),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(775),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(776),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(777),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__4_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__4_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace11_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_3 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace12_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace12_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_3 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_3 is
  signal \buffer[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__12_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__12_n_0\ : STD_LOGIC;
  signal \have_data_i_1__3_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__12\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__12\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__12\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__12\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__12\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__12\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__12\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__12\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__12\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__12\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__12\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__12\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__12\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__12\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__12\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__12\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__12\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__12\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__12\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__12\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__12\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__12\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__12\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__12\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__12\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__12\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__12\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__12\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__12\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__12\ : label is "soft_lutpair127";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__12_n_0\
    );
\buffer[10]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__12_n_0\
    );
\buffer[11]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__12_n_0\
    );
\buffer[12]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__12_n_0\
    );
\buffer[13]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__12_n_0\
    );
\buffer[14]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__12_n_0\
    );
\buffer[15]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__12_n_0\
    );
\buffer[16]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__12_n_0\
    );
\buffer[17]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__12_n_0\
    );
\buffer[18]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__12_n_0\
    );
\buffer[19]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__12_n_0\
    );
\buffer[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__12_n_0\
    );
\buffer[20]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__12_n_0\
    );
\buffer[21]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__12_n_0\
    );
\buffer[22]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__12_n_0\
    );
\buffer[23]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__12_n_0\
    );
\buffer[24]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__12_n_0\
    );
\buffer[25]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__12_n_0\
    );
\buffer[26]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__12_n_0\
    );
\buffer[27]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__12_n_0\
    );
\buffer[28]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__12_n_0\
    );
\buffer[29]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__12_n_0\
    );
\buffer[2]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__12_n_0\
    );
\buffer[30]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__12_n_0\
    );
\buffer[31]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__12_n_0\
    );
\buffer[32]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__12_n_0\
    );
\buffer[33]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__12_n_0\
    );
\buffer[34]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__12_n_0\
    );
\buffer[35]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__12_n_0\
    );
\buffer[36]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__12_n_0\
    );
\buffer[37]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__12_n_0\
    );
\buffer[38]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__12_n_0\
    );
\buffer[39]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__12_n_0\
    );
\buffer[3]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__12_n_0\
    );
\buffer[40]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__12_n_0\
    );
\buffer[41]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__12_n_0\
    );
\buffer[42]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__12_n_0\
    );
\buffer[43]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__12_n_0\
    );
\buffer[44]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__12_n_0\
    );
\buffer[45]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__12_n_0\
    );
\buffer[46]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__12_n_0\
    );
\buffer[47]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__12_n_0\
    );
\buffer[48]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__12_n_0\
    );
\buffer[49]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__12_n_0\
    );
\buffer[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__12_n_0\
    );
\buffer[50]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__12_n_0\
    );
\buffer[51]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__12_n_0\
    );
\buffer[52]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__12_n_0\
    );
\buffer[53]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__12_n_0\
    );
\buffer[54]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__12_n_0\
    );
\buffer[55]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__12_n_0\
    );
\buffer[56]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__12_n_0\
    );
\buffer[57]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__12_n_0\
    );
\buffer[58]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__12_n_0\
    );
\buffer[59]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__12_n_0\
    );
\buffer[5]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__12_n_0\
    );
\buffer[60]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__12_n_0\
    );
\buffer[61]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__12_n_0\
    );
\buffer[62]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__12_n_0\
    );
\buffer[63]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__3_n_0\
    );
\buffer[63]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__12_n_0\
    );
\buffer[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__12_n_0\
    );
\buffer[7]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__12_n_0\
    );
\buffer[8]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__12_n_0\
    );
\buffer[9]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace12_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__12_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[0]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[10]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[11]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[12]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[13]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[14]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[15]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[16]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[17]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[18]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[19]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[1]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[20]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[21]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[22]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[23]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[24]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[25]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[26]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[27]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[28]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[29]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[2]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[30]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[31]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[32]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[33]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[34]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[35]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[36]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[37]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[38]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[39]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[3]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[40]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[41]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[42]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[43]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[44]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[45]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[46]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[47]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[48]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[49]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[4]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[50]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[51]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[52]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[53]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[54]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[55]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[56]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[57]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[58]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[59]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[5]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[60]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[61]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[62]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[63]_i_2__12_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[6]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[7]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[8]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__3_n_0\,
      D => \buffer[9]_i_1__12_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__3_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__3_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace12_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_4 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace13_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace13_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_4 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_4 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 959 downto 896 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__6_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__13_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__13_n_0\ : STD_LOGIC;
  signal \have_data_i_1__6_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__13\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__13\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__13\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__13\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__13\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__13\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__13\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__13\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__13\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__13\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__13\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__13\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__13\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__13\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__13\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__13\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__13\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__13\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__13\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__13\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__13\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__13\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__13\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__13\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__13\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__13\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__13\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__13\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__13\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__13\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__13\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__13\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__13\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__13\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__13\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__13\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__13\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__13\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__13\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__13\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__13\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__13\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__13\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__13\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__13\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__13\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__13\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__13\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__13\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__13\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__13\ : label is "soft_lutpair159";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__13_n_0\
    );
\buffer[10]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__13_n_0\
    );
\buffer[11]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__13_n_0\
    );
\buffer[12]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__13_n_0\
    );
\buffer[13]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__13_n_0\
    );
\buffer[14]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__13_n_0\
    );
\buffer[15]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__13_n_0\
    );
\buffer[16]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__13_n_0\
    );
\buffer[17]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__13_n_0\
    );
\buffer[18]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__13_n_0\
    );
\buffer[19]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__13_n_0\
    );
\buffer[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__13_n_0\
    );
\buffer[20]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__13_n_0\
    );
\buffer[21]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__13_n_0\
    );
\buffer[22]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__13_n_0\
    );
\buffer[23]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__13_n_0\
    );
\buffer[24]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__13_n_0\
    );
\buffer[25]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__13_n_0\
    );
\buffer[26]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__13_n_0\
    );
\buffer[27]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__13_n_0\
    );
\buffer[28]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__13_n_0\
    );
\buffer[29]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__13_n_0\
    );
\buffer[2]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__13_n_0\
    );
\buffer[30]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__13_n_0\
    );
\buffer[31]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__13_n_0\
    );
\buffer[32]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__13_n_0\
    );
\buffer[33]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__13_n_0\
    );
\buffer[34]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__13_n_0\
    );
\buffer[35]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__13_n_0\
    );
\buffer[36]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__13_n_0\
    );
\buffer[37]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__13_n_0\
    );
\buffer[38]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__13_n_0\
    );
\buffer[39]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__13_n_0\
    );
\buffer[3]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__13_n_0\
    );
\buffer[40]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__13_n_0\
    );
\buffer[41]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__13_n_0\
    );
\buffer[42]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__13_n_0\
    );
\buffer[43]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__13_n_0\
    );
\buffer[44]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__13_n_0\
    );
\buffer[45]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__13_n_0\
    );
\buffer[46]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__13_n_0\
    );
\buffer[47]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__13_n_0\
    );
\buffer[48]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__13_n_0\
    );
\buffer[49]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__13_n_0\
    );
\buffer[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__13_n_0\
    );
\buffer[50]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__13_n_0\
    );
\buffer[51]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__13_n_0\
    );
\buffer[52]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__13_n_0\
    );
\buffer[53]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__13_n_0\
    );
\buffer[54]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__13_n_0\
    );
\buffer[55]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__13_n_0\
    );
\buffer[56]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__13_n_0\
    );
\buffer[57]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__13_n_0\
    );
\buffer[58]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__13_n_0\
    );
\buffer[59]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__13_n_0\
    );
\buffer[5]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__13_n_0\
    );
\buffer[60]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__13_n_0\
    );
\buffer[61]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__13_n_0\
    );
\buffer[62]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__13_n_0\
    );
\buffer[63]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__6_n_0\
    );
\buffer[63]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__13_n_0\
    );
\buffer[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__13_n_0\
    );
\buffer[7]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__13_n_0\
    );
\buffer[8]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__13_n_0\
    );
\buffer[9]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace13_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__13_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[0]_i_1__13_n_0\,
      Q => \_trace_data\(896),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[10]_i_1__13_n_0\,
      Q => \_trace_data\(906),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[11]_i_1__13_n_0\,
      Q => \_trace_data\(907),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[12]_i_1__13_n_0\,
      Q => \_trace_data\(908),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[13]_i_1__13_n_0\,
      Q => \_trace_data\(909),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[14]_i_1__13_n_0\,
      Q => \_trace_data\(910),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[15]_i_1__13_n_0\,
      Q => \_trace_data\(911),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[16]_i_1__13_n_0\,
      Q => \_trace_data\(912),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[17]_i_1__13_n_0\,
      Q => \_trace_data\(913),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[18]_i_1__13_n_0\,
      Q => \_trace_data\(914),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[19]_i_1__13_n_0\,
      Q => \_trace_data\(915),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[1]_i_1__13_n_0\,
      Q => \_trace_data\(897),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[20]_i_1__13_n_0\,
      Q => \_trace_data\(916),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[21]_i_1__13_n_0\,
      Q => \_trace_data\(917),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[22]_i_1__13_n_0\,
      Q => \_trace_data\(918),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[23]_i_1__13_n_0\,
      Q => \_trace_data\(919),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[24]_i_1__13_n_0\,
      Q => \_trace_data\(920),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[25]_i_1__13_n_0\,
      Q => \_trace_data\(921),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[26]_i_1__13_n_0\,
      Q => \_trace_data\(922),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[27]_i_1__13_n_0\,
      Q => \_trace_data\(923),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[28]_i_1__13_n_0\,
      Q => \_trace_data\(924),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[29]_i_1__13_n_0\,
      Q => \_trace_data\(925),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[2]_i_1__13_n_0\,
      Q => \_trace_data\(898),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[30]_i_1__13_n_0\,
      Q => \_trace_data\(926),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[31]_i_1__13_n_0\,
      Q => \_trace_data\(927),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[32]_i_1__13_n_0\,
      Q => \_trace_data\(928),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[33]_i_1__13_n_0\,
      Q => \_trace_data\(929),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[34]_i_1__13_n_0\,
      Q => \_trace_data\(930),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[35]_i_1__13_n_0\,
      Q => \_trace_data\(931),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[36]_i_1__13_n_0\,
      Q => \_trace_data\(932),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[37]_i_1__13_n_0\,
      Q => \_trace_data\(933),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[38]_i_1__13_n_0\,
      Q => \_trace_data\(934),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[39]_i_1__13_n_0\,
      Q => \_trace_data\(935),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[3]_i_1__13_n_0\,
      Q => \_trace_data\(899),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[40]_i_1__13_n_0\,
      Q => \_trace_data\(936),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[41]_i_1__13_n_0\,
      Q => \_trace_data\(937),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[42]_i_1__13_n_0\,
      Q => \_trace_data\(938),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[43]_i_1__13_n_0\,
      Q => \_trace_data\(939),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[44]_i_1__13_n_0\,
      Q => \_trace_data\(940),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[45]_i_1__13_n_0\,
      Q => \_trace_data\(941),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[46]_i_1__13_n_0\,
      Q => \_trace_data\(942),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[47]_i_1__13_n_0\,
      Q => \_trace_data\(943),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[48]_i_1__13_n_0\,
      Q => \_trace_data\(944),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[49]_i_1__13_n_0\,
      Q => \_trace_data\(945),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[4]_i_1__13_n_0\,
      Q => \_trace_data\(900),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[50]_i_1__13_n_0\,
      Q => \_trace_data\(946),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[51]_i_1__13_n_0\,
      Q => \_trace_data\(947),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[52]_i_1__13_n_0\,
      Q => \_trace_data\(948),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[53]_i_1__13_n_0\,
      Q => \_trace_data\(949),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[54]_i_1__13_n_0\,
      Q => \_trace_data\(950),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[55]_i_1__13_n_0\,
      Q => \_trace_data\(951),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[56]_i_1__13_n_0\,
      Q => \_trace_data\(952),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[57]_i_1__13_n_0\,
      Q => \_trace_data\(953),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[58]_i_1__13_n_0\,
      Q => \_trace_data\(954),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[59]_i_1__13_n_0\,
      Q => \_trace_data\(955),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[5]_i_1__13_n_0\,
      Q => \_trace_data\(901),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[60]_i_1__13_n_0\,
      Q => \_trace_data\(956),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[61]_i_1__13_n_0\,
      Q => \_trace_data\(957),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[62]_i_1__13_n_0\,
      Q => \_trace_data\(958),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[63]_i_2__13_n_0\,
      Q => \_trace_data\(959),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[6]_i_1__13_n_0\,
      Q => \_trace_data\(902),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[7]_i_1__13_n_0\,
      Q => \_trace_data\(903),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[8]_i_1__13_n_0\,
      Q => \_trace_data\(904),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__6_n_0\,
      D => \buffer[9]_i_1__13_n_0\,
      Q => \_trace_data\(905),
      R => '0'
    );
\data_i[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(896),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(906),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(907),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(908),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(909),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(910),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(911),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(912),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(913),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(914),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(915),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(897),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(916),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(917),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(918),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(919),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(920),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(921),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(922),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(923),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(924),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(925),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(898),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(926),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(927),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(928),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(929),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(930),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(931),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(932),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(933),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(934),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(935),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(899),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(936),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(937),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(938),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(939),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(940),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(941),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(942),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(943),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(944),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(945),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(900),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(946),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(947),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(948),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(949),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(950),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(951),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(952),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(953),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(954),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(955),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(901),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(956),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(957),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(958),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(959),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(902),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(903),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(904),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(905),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__6_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__6_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace13_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_5 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace14_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace14_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_5 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_5 is
  signal \buffer[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__5_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__14_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__14_n_0\ : STD_LOGIC;
  signal \have_data_i_1__5_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__14\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__14\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__14\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__14\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__14\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__14\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__14\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__14\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__14\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__14\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__14\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__14\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__14\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__14\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__14\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__14\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__14\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__14\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__14\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__14\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__14\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__14\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__14\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__14\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__14\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__14\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__14\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__14\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__14\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__14\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__14\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__14\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__14\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__14\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__14\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__14\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__14\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__14\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__14\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__14\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__14\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__14\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__14\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__14\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__14\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__14\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__14\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__14\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__14\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__14\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__14\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__14\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__14\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__14\ : label is "soft_lutpair191";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__14_n_0\
    );
\buffer[10]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__14_n_0\
    );
\buffer[11]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__14_n_0\
    );
\buffer[12]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__14_n_0\
    );
\buffer[13]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__14_n_0\
    );
\buffer[14]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__14_n_0\
    );
\buffer[15]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__14_n_0\
    );
\buffer[16]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__14_n_0\
    );
\buffer[17]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__14_n_0\
    );
\buffer[18]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__14_n_0\
    );
\buffer[19]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__14_n_0\
    );
\buffer[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__14_n_0\
    );
\buffer[20]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__14_n_0\
    );
\buffer[21]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__14_n_0\
    );
\buffer[22]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__14_n_0\
    );
\buffer[23]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__14_n_0\
    );
\buffer[24]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__14_n_0\
    );
\buffer[25]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__14_n_0\
    );
\buffer[26]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__14_n_0\
    );
\buffer[27]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__14_n_0\
    );
\buffer[28]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__14_n_0\
    );
\buffer[29]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__14_n_0\
    );
\buffer[2]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__14_n_0\
    );
\buffer[30]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__14_n_0\
    );
\buffer[31]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__14_n_0\
    );
\buffer[32]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__14_n_0\
    );
\buffer[33]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__14_n_0\
    );
\buffer[34]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__14_n_0\
    );
\buffer[35]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__14_n_0\
    );
\buffer[36]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__14_n_0\
    );
\buffer[37]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__14_n_0\
    );
\buffer[38]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__14_n_0\
    );
\buffer[39]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__14_n_0\
    );
\buffer[3]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__14_n_0\
    );
\buffer[40]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__14_n_0\
    );
\buffer[41]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__14_n_0\
    );
\buffer[42]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__14_n_0\
    );
\buffer[43]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__14_n_0\
    );
\buffer[44]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__14_n_0\
    );
\buffer[45]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__14_n_0\
    );
\buffer[46]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__14_n_0\
    );
\buffer[47]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__14_n_0\
    );
\buffer[48]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__14_n_0\
    );
\buffer[49]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__14_n_0\
    );
\buffer[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__14_n_0\
    );
\buffer[50]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__14_n_0\
    );
\buffer[51]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__14_n_0\
    );
\buffer[52]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__14_n_0\
    );
\buffer[53]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__14_n_0\
    );
\buffer[54]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__14_n_0\
    );
\buffer[55]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__14_n_0\
    );
\buffer[56]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__14_n_0\
    );
\buffer[57]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__14_n_0\
    );
\buffer[58]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__14_n_0\
    );
\buffer[59]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__14_n_0\
    );
\buffer[5]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__14_n_0\
    );
\buffer[60]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__14_n_0\
    );
\buffer[61]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__14_n_0\
    );
\buffer[62]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__14_n_0\
    );
\buffer[63]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__5_n_0\
    );
\buffer[63]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__14_n_0\
    );
\buffer[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__14_n_0\
    );
\buffer[7]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__14_n_0\
    );
\buffer[8]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__14_n_0\
    );
\buffer[9]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace14_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__14_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[0]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[10]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[11]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[12]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[13]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[14]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[15]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[16]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[17]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[18]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[19]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[1]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[20]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[21]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[22]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[23]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[24]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[25]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[26]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[27]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[28]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[29]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[2]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[30]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[31]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[32]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[33]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[34]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[35]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[36]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[37]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[38]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[39]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[3]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[40]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[41]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[42]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[43]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[44]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[45]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[46]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[47]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[48]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[49]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[4]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[50]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[51]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[52]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[53]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[54]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[55]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[56]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[57]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[58]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[59]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[5]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[60]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[61]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[62]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[63]_i_2__14_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[6]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[7]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[8]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__5_n_0\,
      D => \buffer[9]_i_1__14_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__5_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__5_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace14_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_6 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    have_data_reg_1 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace0_valid : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_1 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace0_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_6 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_6 is
  signal \buffer[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__7_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \have_data_i_1__7_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__0\ : label is "soft_lutpair223";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__0_n_0\
    );
\buffer[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__0_n_0\
    );
\buffer[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__0_n_0\
    );
\buffer[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__0_n_0\
    );
\buffer[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__0_n_0\
    );
\buffer[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__0_n_0\
    );
\buffer[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__0_n_0\
    );
\buffer[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__0_n_0\
    );
\buffer[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__0_n_0\
    );
\buffer[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__0_n_0\
    );
\buffer[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__0_n_0\
    );
\buffer[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__0_n_0\
    );
\buffer[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__0_n_0\
    );
\buffer[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__0_n_0\
    );
\buffer[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__0_n_0\
    );
\buffer[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__0_n_0\
    );
\buffer[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__0_n_0\
    );
\buffer[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__0_n_0\
    );
\buffer[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__0_n_0\
    );
\buffer[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__0_n_0\
    );
\buffer[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__0_n_0\
    );
\buffer[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__0_n_0\
    );
\buffer[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__0_n_0\
    );
\buffer[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__0_n_0\
    );
\buffer[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__0_n_0\
    );
\buffer[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__0_n_0\
    );
\buffer[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__0_n_0\
    );
\buffer[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__0_n_0\
    );
\buffer[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__0_n_0\
    );
\buffer[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__0_n_0\
    );
\buffer[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__0_n_0\
    );
\buffer[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__0_n_0\
    );
\buffer[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__0_n_0\
    );
\buffer[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__0_n_0\
    );
\buffer[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__0_n_0\
    );
\buffer[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__0_n_0\
    );
\buffer[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__0_n_0\
    );
\buffer[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__0_n_0\
    );
\buffer[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__0_n_0\
    );
\buffer[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__0_n_0\
    );
\buffer[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__0_n_0\
    );
\buffer[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__0_n_0\
    );
\buffer[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__0_n_0\
    );
\buffer[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__0_n_0\
    );
\buffer[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__0_n_0\
    );
\buffer[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__0_n_0\
    );
\buffer[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__0_n_0\
    );
\buffer[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__0_n_0\
    );
\buffer[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__0_n_0\
    );
\buffer[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__0_n_0\
    );
\buffer[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__0_n_0\
    );
\buffer[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__0_n_0\
    );
\buffer[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__0_n_0\
    );
\buffer[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__0_n_0\
    );
\buffer[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__0_n_0\
    );
\buffer[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__0_n_0\
    );
\buffer[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__0_n_0\
    );
\buffer[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__0_n_0\
    );
\buffer[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__0_n_0\
    );
\buffer[63]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2A2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => \_trace_valid\(0),
      I3 => ready_i_reg_reg_1,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__7_n_0\
    );
\buffer[63]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__0_n_0\
    );
\buffer[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__0_n_0\
    );
\buffer[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__0_n_0\
    );
\buffer[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__0_n_0\
    );
\buffer[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace0_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__0_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[0]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[10]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[11]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[12]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[13]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[14]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[15]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[16]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[17]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[18]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[19]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[1]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[20]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[21]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[22]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[23]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[24]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[25]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[26]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[27]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[28]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[29]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[2]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[30]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[31]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[32]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[33]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[34]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[35]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[36]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[37]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[38]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[39]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[3]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[40]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[41]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[42]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[43]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[44]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[45]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[46]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[47]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[48]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[49]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[4]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[50]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[51]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[52]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[53]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[54]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[55]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[56]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[57]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[58]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[59]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[5]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[60]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[61]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[62]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[63]_i_2__0_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[6]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[7]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[8]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__7_n_0\,
      D => \buffer[9]_i_1__0_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\data_i[63]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => \^have_data_reg_0\(0),
      I1 => \_trace_valid\(0),
      I2 => ready_i_reg_reg_1,
      O => have_data_reg_1
    );
\have_data_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => \_trace_valid\(0),
      I3 => ready_i_reg_reg_1,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__7_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__7_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace0_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => \_trace_valid\(0),
      I4 => ready_i_reg_reg_1,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_7 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace1_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace1_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_7 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_7 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 191 downto 128 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__10_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__1_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \have_data_i_1__10_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__1\ : label is "soft_lutpair255";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__1_n_0\
    );
\buffer[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__1_n_0\
    );
\buffer[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__1_n_0\
    );
\buffer[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__1_n_0\
    );
\buffer[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__1_n_0\
    );
\buffer[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__1_n_0\
    );
\buffer[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__1_n_0\
    );
\buffer[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__1_n_0\
    );
\buffer[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__1_n_0\
    );
\buffer[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__1_n_0\
    );
\buffer[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__1_n_0\
    );
\buffer[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__1_n_0\
    );
\buffer[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__1_n_0\
    );
\buffer[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__1_n_0\
    );
\buffer[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__1_n_0\
    );
\buffer[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__1_n_0\
    );
\buffer[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__1_n_0\
    );
\buffer[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__1_n_0\
    );
\buffer[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__1_n_0\
    );
\buffer[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__1_n_0\
    );
\buffer[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__1_n_0\
    );
\buffer[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__1_n_0\
    );
\buffer[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__1_n_0\
    );
\buffer[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__1_n_0\
    );
\buffer[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__1_n_0\
    );
\buffer[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__1_n_0\
    );
\buffer[33]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__1_n_0\
    );
\buffer[34]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__1_n_0\
    );
\buffer[35]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__1_n_0\
    );
\buffer[36]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__1_n_0\
    );
\buffer[37]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__1_n_0\
    );
\buffer[38]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__1_n_0\
    );
\buffer[39]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__1_n_0\
    );
\buffer[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__1_n_0\
    );
\buffer[40]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__1_n_0\
    );
\buffer[41]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__1_n_0\
    );
\buffer[42]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__1_n_0\
    );
\buffer[43]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__1_n_0\
    );
\buffer[44]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__1_n_0\
    );
\buffer[45]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__1_n_0\
    );
\buffer[46]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__1_n_0\
    );
\buffer[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__1_n_0\
    );
\buffer[48]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__1_n_0\
    );
\buffer[49]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__1_n_0\
    );
\buffer[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__1_n_0\
    );
\buffer[50]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__1_n_0\
    );
\buffer[51]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__1_n_0\
    );
\buffer[52]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__1_n_0\
    );
\buffer[53]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__1_n_0\
    );
\buffer[54]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__1_n_0\
    );
\buffer[55]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__1_n_0\
    );
\buffer[56]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__1_n_0\
    );
\buffer[57]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__1_n_0\
    );
\buffer[58]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__1_n_0\
    );
\buffer[59]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__1_n_0\
    );
\buffer[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__1_n_0\
    );
\buffer[60]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__1_n_0\
    );
\buffer[61]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__1_n_0\
    );
\buffer[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__1_n_0\
    );
\buffer[63]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__10_n_0\
    );
\buffer[63]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__1_n_0\
    );
\buffer[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__1_n_0\
    );
\buffer[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__1_n_0\
    );
\buffer[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__1_n_0\
    );
\buffer[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace1_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__1_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[0]_i_1__1_n_0\,
      Q => \_trace_data\(128),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[10]_i_1__1_n_0\,
      Q => \_trace_data\(138),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[11]_i_1__1_n_0\,
      Q => \_trace_data\(139),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[12]_i_1__1_n_0\,
      Q => \_trace_data\(140),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[13]_i_1__1_n_0\,
      Q => \_trace_data\(141),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[14]_i_1__1_n_0\,
      Q => \_trace_data\(142),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[15]_i_1__1_n_0\,
      Q => \_trace_data\(143),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[16]_i_1__1_n_0\,
      Q => \_trace_data\(144),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[17]_i_1__1_n_0\,
      Q => \_trace_data\(145),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[18]_i_1__1_n_0\,
      Q => \_trace_data\(146),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[19]_i_1__1_n_0\,
      Q => \_trace_data\(147),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[1]_i_1__1_n_0\,
      Q => \_trace_data\(129),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[20]_i_1__1_n_0\,
      Q => \_trace_data\(148),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[21]_i_1__1_n_0\,
      Q => \_trace_data\(149),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[22]_i_1__1_n_0\,
      Q => \_trace_data\(150),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[23]_i_1__1_n_0\,
      Q => \_trace_data\(151),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[24]_i_1__1_n_0\,
      Q => \_trace_data\(152),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[25]_i_1__1_n_0\,
      Q => \_trace_data\(153),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[26]_i_1__1_n_0\,
      Q => \_trace_data\(154),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[27]_i_1__1_n_0\,
      Q => \_trace_data\(155),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[28]_i_1__1_n_0\,
      Q => \_trace_data\(156),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[29]_i_1__1_n_0\,
      Q => \_trace_data\(157),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[2]_i_1__1_n_0\,
      Q => \_trace_data\(130),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[30]_i_1__1_n_0\,
      Q => \_trace_data\(158),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[31]_i_1__1_n_0\,
      Q => \_trace_data\(159),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[32]_i_1__1_n_0\,
      Q => \_trace_data\(160),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[33]_i_1__1_n_0\,
      Q => \_trace_data\(161),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[34]_i_1__1_n_0\,
      Q => \_trace_data\(162),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[35]_i_1__1_n_0\,
      Q => \_trace_data\(163),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[36]_i_1__1_n_0\,
      Q => \_trace_data\(164),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[37]_i_1__1_n_0\,
      Q => \_trace_data\(165),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[38]_i_1__1_n_0\,
      Q => \_trace_data\(166),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[39]_i_1__1_n_0\,
      Q => \_trace_data\(167),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[3]_i_1__1_n_0\,
      Q => \_trace_data\(131),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[40]_i_1__1_n_0\,
      Q => \_trace_data\(168),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[41]_i_1__1_n_0\,
      Q => \_trace_data\(169),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[42]_i_1__1_n_0\,
      Q => \_trace_data\(170),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[43]_i_1__1_n_0\,
      Q => \_trace_data\(171),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[44]_i_1__1_n_0\,
      Q => \_trace_data\(172),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[45]_i_1__1_n_0\,
      Q => \_trace_data\(173),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[46]_i_1__1_n_0\,
      Q => \_trace_data\(174),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[47]_i_1__1_n_0\,
      Q => \_trace_data\(175),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[48]_i_1__1_n_0\,
      Q => \_trace_data\(176),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[49]_i_1__1_n_0\,
      Q => \_trace_data\(177),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[4]_i_1__1_n_0\,
      Q => \_trace_data\(132),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[50]_i_1__1_n_0\,
      Q => \_trace_data\(178),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[51]_i_1__1_n_0\,
      Q => \_trace_data\(179),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[52]_i_1__1_n_0\,
      Q => \_trace_data\(180),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[53]_i_1__1_n_0\,
      Q => \_trace_data\(181),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[54]_i_1__1_n_0\,
      Q => \_trace_data\(182),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[55]_i_1__1_n_0\,
      Q => \_trace_data\(183),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[56]_i_1__1_n_0\,
      Q => \_trace_data\(184),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[57]_i_1__1_n_0\,
      Q => \_trace_data\(185),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[58]_i_1__1_n_0\,
      Q => \_trace_data\(186),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[59]_i_1__1_n_0\,
      Q => \_trace_data\(187),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[5]_i_1__1_n_0\,
      Q => \_trace_data\(133),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[60]_i_1__1_n_0\,
      Q => \_trace_data\(188),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[61]_i_1__1_n_0\,
      Q => \_trace_data\(189),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[62]_i_1__1_n_0\,
      Q => \_trace_data\(190),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[63]_i_2__1_n_0\,
      Q => \_trace_data\(191),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[6]_i_1__1_n_0\,
      Q => \_trace_data\(134),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[7]_i_1__1_n_0\,
      Q => \_trace_data\(135),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[8]_i_1__1_n_0\,
      Q => \_trace_data\(136),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__10_n_0\,
      D => \buffer[9]_i_1__1_n_0\,
      Q => \_trace_data\(137),
      R => '0'
    );
\data_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(128),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(138),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(139),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(140),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(141),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(142),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(143),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(144),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(145),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(146),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(147),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(129),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(148),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(149),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(150),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(151),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(152),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(153),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(154),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(155),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(156),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(157),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(130),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(158),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(159),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(160),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(161),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(162),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(163),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(164),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(165),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(166),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(167),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(131),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(168),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(169),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(170),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(171),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(172),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(173),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(174),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(175),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(176),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(177),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(132),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(178),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(179),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(180),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(181),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(182),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(183),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(184),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(185),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(186),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(187),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(133),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(188),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(189),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(190),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(191),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(134),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(135),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(136),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(137),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__10_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__10_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace1_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_8 is
  port (
    have_data_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    \buffer_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    trace_clk : in STD_LOGIC;
    trace2_valid : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buffer_reg[0]_0\ : in STD_LOGIC;
    trace2_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_8 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_8 is
  signal \buffer[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__9_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__2_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \have_data_i_1__9_n_0\ : STD_LOGIC;
  signal \^have_data_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__2\ : label is "soft_lutpair287";
begin
  have_data_reg_0(0) <= \^have_data_reg_0\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__2_n_0\
    );
\buffer[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__2_n_0\
    );
\buffer[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__2_n_0\
    );
\buffer[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__2_n_0\
    );
\buffer[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__2_n_0\
    );
\buffer[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__2_n_0\
    );
\buffer[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__2_n_0\
    );
\buffer[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__2_n_0\
    );
\buffer[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__2_n_0\
    );
\buffer[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__2_n_0\
    );
\buffer[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__2_n_0\
    );
\buffer[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__2_n_0\
    );
\buffer[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__2_n_0\
    );
\buffer[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__2_n_0\
    );
\buffer[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__2_n_0\
    );
\buffer[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__2_n_0\
    );
\buffer[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__2_n_0\
    );
\buffer[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__2_n_0\
    );
\buffer[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__2_n_0\
    );
\buffer[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__2_n_0\
    );
\buffer[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__2_n_0\
    );
\buffer[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__2_n_0\
    );
\buffer[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__2_n_0\
    );
\buffer[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__2_n_0\
    );
\buffer[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__2_n_0\
    );
\buffer[32]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__2_n_0\
    );
\buffer[33]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__2_n_0\
    );
\buffer[34]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__2_n_0\
    );
\buffer[35]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__2_n_0\
    );
\buffer[36]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__2_n_0\
    );
\buffer[37]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__2_n_0\
    );
\buffer[38]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__2_n_0\
    );
\buffer[39]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__2_n_0\
    );
\buffer[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__2_n_0\
    );
\buffer[40]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__2_n_0\
    );
\buffer[41]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__2_n_0\
    );
\buffer[42]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__2_n_0\
    );
\buffer[43]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__2_n_0\
    );
\buffer[44]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__2_n_0\
    );
\buffer[45]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__2_n_0\
    );
\buffer[46]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__2_n_0\
    );
\buffer[47]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__2_n_0\
    );
\buffer[48]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__2_n_0\
    );
\buffer[49]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__2_n_0\
    );
\buffer[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__2_n_0\
    );
\buffer[50]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__2_n_0\
    );
\buffer[51]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__2_n_0\
    );
\buffer[52]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__2_n_0\
    );
\buffer[53]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__2_n_0\
    );
\buffer[54]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__2_n_0\
    );
\buffer[55]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__2_n_0\
    );
\buffer[56]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__2_n_0\
    );
\buffer[57]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__2_n_0\
    );
\buffer[58]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__2_n_0\
    );
\buffer[59]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__2_n_0\
    );
\buffer[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__2_n_0\
    );
\buffer[60]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__2_n_0\
    );
\buffer[61]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__2_n_0\
    );
\buffer[62]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__2_n_0\
    );
\buffer[63]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA222A2A2"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__9_n_0\
    );
\buffer[63]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__2_n_0\
    );
\buffer[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__2_n_0\
    );
\buffer[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__2_n_0\
    );
\buffer[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__2_n_0\
    );
\buffer[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace2_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__2_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[0]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(0),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[10]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(10),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[11]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(11),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[12]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(12),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[13]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(13),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[14]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(14),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[15]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(15),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[16]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(16),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[17]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(17),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[18]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(18),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[19]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(19),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[1]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(1),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[20]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(20),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[21]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(21),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[22]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(22),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[23]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(23),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[24]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(24),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[25]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(25),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[26]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(26),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[27]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(27),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[28]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(28),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[29]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(29),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[2]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(2),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[30]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(30),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[31]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(31),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[32]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(32),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[33]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(33),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[34]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(34),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[35]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(35),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[36]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(36),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[37]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(37),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[38]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(38),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[39]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(39),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[3]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(3),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[40]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(40),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[41]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(41),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[42]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(42),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[43]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(43),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[44]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(44),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[45]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(45),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[46]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(46),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[47]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(47),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[48]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(48),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[49]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(49),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[4]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(4),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[50]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(50),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[51]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(51),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[52]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(52),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[53]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(53),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[54]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(54),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[55]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(55),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[56]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(56),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[57]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(57),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[58]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(58),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[59]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(59),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[5]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(5),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[60]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(60),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[61]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(61),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[62]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(62),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[63]_i_2__2_n_0\,
      Q => \buffer_reg[63]_0\(63),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[6]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(6),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[7]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(7),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[8]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(8),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__9_n_0\,
      D => \buffer[9]_i_1__2_n_0\,
      Q => \buffer_reg[63]_0\(9),
      R => '0'
    );
\have_data_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEAEAE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^have_data_reg_0\(0),
      I2 => have_data0,
      I3 => ready_i_reg_reg_1,
      I4 => \_trace_valid\(0),
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__9_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__9_n_0\,
      Q => \^have_data_reg_0\(0),
      R => '0'
    );
\ready_i_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404040444044404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace2_valid,
      I2 => \^have_data_reg_0\(0),
      I3 => have_data0,
      I4 => ready_i_reg_reg_1,
      I5 => \_trace_valid\(0),
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_9 is
  port (
    \_trace_valid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    trace3_valid : in STD_LOGIC;
    ready_i_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_i_reg_reg_2 : in STD_LOGIC;
    have_data0 : in STD_LOGIC;
    \buffer_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace3_data : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_9 : entity is "stream_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_9 is
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 319 downto 256 );
  signal \^_trace_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buffer[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[33]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[34]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[35]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[37]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[38]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[39]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[41]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[42]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[43]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[45]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[46]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[47]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[48]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[49]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[50]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[51]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[52]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[53]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[54]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[55]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[56]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[57]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[58]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[59]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[60]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[61]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[62]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_1__12_n_0\ : STD_LOGIC;
  signal \buffer[63]_i_2__3_n_0\ : STD_LOGIC;
  signal \buffer[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \buffer[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \have_data_i_1__12_n_0\ : STD_LOGIC;
  signal ready_i_reg0 : STD_LOGIC;
  signal \^ready_i_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \buffer[10]_i_1__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \buffer[11]_i_1__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \buffer[12]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \buffer[13]_i_1__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \buffer[14]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \buffer[15]_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \buffer[16]_i_1__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \buffer[17]_i_1__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \buffer[18]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \buffer[19]_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \buffer[1]_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \buffer[20]_i_1__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \buffer[21]_i_1__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \buffer[22]_i_1__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \buffer[23]_i_1__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \buffer[24]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \buffer[25]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \buffer[26]_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \buffer[27]_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \buffer[28]_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \buffer[29]_i_1__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \buffer[2]_i_1__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \buffer[30]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \buffer[31]_i_1__3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \buffer[32]_i_1__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \buffer[33]_i_1__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \buffer[34]_i_1__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \buffer[35]_i_1__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \buffer[36]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \buffer[37]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \buffer[38]_i_1__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \buffer[39]_i_1__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \buffer[3]_i_1__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \buffer[40]_i_1__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \buffer[41]_i_1__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \buffer[42]_i_1__3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \buffer[43]_i_1__3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \buffer[44]_i_1__3\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \buffer[45]_i_1__3\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \buffer[46]_i_1__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \buffer[47]_i_1__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \buffer[48]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \buffer[49]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \buffer[4]_i_1__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \buffer[50]_i_1__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \buffer[51]_i_1__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \buffer[52]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \buffer[53]_i_1__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \buffer[54]_i_1__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \buffer[55]_i_1__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \buffer[56]_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \buffer[57]_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \buffer[58]_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \buffer[59]_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \buffer[5]_i_1__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \buffer[60]_i_1__3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \buffer[61]_i_1__3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \buffer[62]_i_1__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \buffer[63]_i_2__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \buffer[6]_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \buffer[7]_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \buffer[8]_i_1__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \buffer[9]_i_1__3\ : label is "soft_lutpair319";
begin
  \_trace_valid\(0) <= \^_trace_valid\(0);
  ready_i_reg_reg_0 <= \^ready_i_reg_reg_0\;
\buffer[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(0),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[0]_i_1__3_n_0\
    );
\buffer[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(10),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[10]_i_1__3_n_0\
    );
\buffer[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(11),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[11]_i_1__3_n_0\
    );
\buffer[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(12),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[12]_i_1__3_n_0\
    );
\buffer[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(13),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[13]_i_1__3_n_0\
    );
\buffer[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(14),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[14]_i_1__3_n_0\
    );
\buffer[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(15),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[15]_i_1__3_n_0\
    );
\buffer[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(16),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[16]_i_1__3_n_0\
    );
\buffer[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(17),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[17]_i_1__3_n_0\
    );
\buffer[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(18),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[18]_i_1__3_n_0\
    );
\buffer[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(19),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[19]_i_1__3_n_0\
    );
\buffer[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(1),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[1]_i_1__3_n_0\
    );
\buffer[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(20),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[20]_i_1__3_n_0\
    );
\buffer[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(21),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[21]_i_1__3_n_0\
    );
\buffer[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(22),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[22]_i_1__3_n_0\
    );
\buffer[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(23),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[23]_i_1__3_n_0\
    );
\buffer[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(24),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[24]_i_1__3_n_0\
    );
\buffer[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(25),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[25]_i_1__3_n_0\
    );
\buffer[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(26),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[26]_i_1__3_n_0\
    );
\buffer[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(27),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[27]_i_1__3_n_0\
    );
\buffer[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(28),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[28]_i_1__3_n_0\
    );
\buffer[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(29),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[29]_i_1__3_n_0\
    );
\buffer[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(2),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[2]_i_1__3_n_0\
    );
\buffer[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(30),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[30]_i_1__3_n_0\
    );
\buffer[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(31),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[31]_i_1__3_n_0\
    );
\buffer[32]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(32),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[32]_i_1__3_n_0\
    );
\buffer[33]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(33),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[33]_i_1__3_n_0\
    );
\buffer[34]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(34),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[34]_i_1__3_n_0\
    );
\buffer[35]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(35),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[35]_i_1__3_n_0\
    );
\buffer[36]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(36),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[36]_i_1__3_n_0\
    );
\buffer[37]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(37),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[37]_i_1__3_n_0\
    );
\buffer[38]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(38),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[38]_i_1__3_n_0\
    );
\buffer[39]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(39),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[39]_i_1__3_n_0\
    );
\buffer[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(3),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[3]_i_1__3_n_0\
    );
\buffer[40]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(40),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[40]_i_1__3_n_0\
    );
\buffer[41]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(41),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[41]_i_1__3_n_0\
    );
\buffer[42]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(42),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[42]_i_1__3_n_0\
    );
\buffer[43]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(43),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[43]_i_1__3_n_0\
    );
\buffer[44]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(44),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[44]_i_1__3_n_0\
    );
\buffer[45]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(45),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[45]_i_1__3_n_0\
    );
\buffer[46]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(46),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[46]_i_1__3_n_0\
    );
\buffer[47]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(47),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[47]_i_1__3_n_0\
    );
\buffer[48]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(48),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[48]_i_1__3_n_0\
    );
\buffer[49]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(49),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[49]_i_1__3_n_0\
    );
\buffer[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(4),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[4]_i_1__3_n_0\
    );
\buffer[50]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(50),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[50]_i_1__3_n_0\
    );
\buffer[51]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(51),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[51]_i_1__3_n_0\
    );
\buffer[52]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(52),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[52]_i_1__3_n_0\
    );
\buffer[53]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(53),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[53]_i_1__3_n_0\
    );
\buffer[54]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(54),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[54]_i_1__3_n_0\
    );
\buffer[55]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(55),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[55]_i_1__3_n_0\
    );
\buffer[56]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(56),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[56]_i_1__3_n_0\
    );
\buffer[57]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(57),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[57]_i_1__3_n_0\
    );
\buffer[58]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(58),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[58]_i_1__3_n_0\
    );
\buffer[59]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(59),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[59]_i_1__3_n_0\
    );
\buffer[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(5),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[5]_i_1__3_n_0\
    );
\buffer[60]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(60),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[60]_i_1__3_n_0\
    );
\buffer[61]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(61),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[61]_i_1__3_n_0\
    );
\buffer[62]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(62),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[62]_i_1__3_n_0\
    );
\buffer[63]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAA2222"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \buffer[63]_i_1__12_n_0\
    );
\buffer[63]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(63),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[63]_i_2__3_n_0\
    );
\buffer[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(6),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[6]_i_1__3_n_0\
    );
\buffer[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(7),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[7]_i_1__3_n_0\
    );
\buffer[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(8),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[8]_i_1__3_n_0\
    );
\buffer[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trace3_data(9),
      I1 => \^ready_i_reg_reg_0\,
      O => \buffer[9]_i_1__3_n_0\
    );
\buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[0]_i_1__3_n_0\,
      Q => \_trace_data\(256),
      R => '0'
    );
\buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[10]_i_1__3_n_0\,
      Q => \_trace_data\(266),
      R => '0'
    );
\buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[11]_i_1__3_n_0\,
      Q => \_trace_data\(267),
      R => '0'
    );
\buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[12]_i_1__3_n_0\,
      Q => \_trace_data\(268),
      R => '0'
    );
\buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[13]_i_1__3_n_0\,
      Q => \_trace_data\(269),
      R => '0'
    );
\buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[14]_i_1__3_n_0\,
      Q => \_trace_data\(270),
      R => '0'
    );
\buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[15]_i_1__3_n_0\,
      Q => \_trace_data\(271),
      R => '0'
    );
\buffer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[16]_i_1__3_n_0\,
      Q => \_trace_data\(272),
      R => '0'
    );
\buffer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[17]_i_1__3_n_0\,
      Q => \_trace_data\(273),
      R => '0'
    );
\buffer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[18]_i_1__3_n_0\,
      Q => \_trace_data\(274),
      R => '0'
    );
\buffer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[19]_i_1__3_n_0\,
      Q => \_trace_data\(275),
      R => '0'
    );
\buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[1]_i_1__3_n_0\,
      Q => \_trace_data\(257),
      R => '0'
    );
\buffer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[20]_i_1__3_n_0\,
      Q => \_trace_data\(276),
      R => '0'
    );
\buffer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[21]_i_1__3_n_0\,
      Q => \_trace_data\(277),
      R => '0'
    );
\buffer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[22]_i_1__3_n_0\,
      Q => \_trace_data\(278),
      R => '0'
    );
\buffer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[23]_i_1__3_n_0\,
      Q => \_trace_data\(279),
      R => '0'
    );
\buffer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[24]_i_1__3_n_0\,
      Q => \_trace_data\(280),
      R => '0'
    );
\buffer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[25]_i_1__3_n_0\,
      Q => \_trace_data\(281),
      R => '0'
    );
\buffer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[26]_i_1__3_n_0\,
      Q => \_trace_data\(282),
      R => '0'
    );
\buffer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[27]_i_1__3_n_0\,
      Q => \_trace_data\(283),
      R => '0'
    );
\buffer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[28]_i_1__3_n_0\,
      Q => \_trace_data\(284),
      R => '0'
    );
\buffer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[29]_i_1__3_n_0\,
      Q => \_trace_data\(285),
      R => '0'
    );
\buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[2]_i_1__3_n_0\,
      Q => \_trace_data\(258),
      R => '0'
    );
\buffer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[30]_i_1__3_n_0\,
      Q => \_trace_data\(286),
      R => '0'
    );
\buffer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[31]_i_1__3_n_0\,
      Q => \_trace_data\(287),
      R => '0'
    );
\buffer_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[32]_i_1__3_n_0\,
      Q => \_trace_data\(288),
      R => '0'
    );
\buffer_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[33]_i_1__3_n_0\,
      Q => \_trace_data\(289),
      R => '0'
    );
\buffer_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[34]_i_1__3_n_0\,
      Q => \_trace_data\(290),
      R => '0'
    );
\buffer_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[35]_i_1__3_n_0\,
      Q => \_trace_data\(291),
      R => '0'
    );
\buffer_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[36]_i_1__3_n_0\,
      Q => \_trace_data\(292),
      R => '0'
    );
\buffer_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[37]_i_1__3_n_0\,
      Q => \_trace_data\(293),
      R => '0'
    );
\buffer_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[38]_i_1__3_n_0\,
      Q => \_trace_data\(294),
      R => '0'
    );
\buffer_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[39]_i_1__3_n_0\,
      Q => \_trace_data\(295),
      R => '0'
    );
\buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[3]_i_1__3_n_0\,
      Q => \_trace_data\(259),
      R => '0'
    );
\buffer_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[40]_i_1__3_n_0\,
      Q => \_trace_data\(296),
      R => '0'
    );
\buffer_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[41]_i_1__3_n_0\,
      Q => \_trace_data\(297),
      R => '0'
    );
\buffer_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[42]_i_1__3_n_0\,
      Q => \_trace_data\(298),
      R => '0'
    );
\buffer_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[43]_i_1__3_n_0\,
      Q => \_trace_data\(299),
      R => '0'
    );
\buffer_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[44]_i_1__3_n_0\,
      Q => \_trace_data\(300),
      R => '0'
    );
\buffer_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[45]_i_1__3_n_0\,
      Q => \_trace_data\(301),
      R => '0'
    );
\buffer_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[46]_i_1__3_n_0\,
      Q => \_trace_data\(302),
      R => '0'
    );
\buffer_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[47]_i_1__3_n_0\,
      Q => \_trace_data\(303),
      R => '0'
    );
\buffer_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[48]_i_1__3_n_0\,
      Q => \_trace_data\(304),
      R => '0'
    );
\buffer_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[49]_i_1__3_n_0\,
      Q => \_trace_data\(305),
      R => '0'
    );
\buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[4]_i_1__3_n_0\,
      Q => \_trace_data\(260),
      R => '0'
    );
\buffer_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[50]_i_1__3_n_0\,
      Q => \_trace_data\(306),
      R => '0'
    );
\buffer_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[51]_i_1__3_n_0\,
      Q => \_trace_data\(307),
      R => '0'
    );
\buffer_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[52]_i_1__3_n_0\,
      Q => \_trace_data\(308),
      R => '0'
    );
\buffer_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[53]_i_1__3_n_0\,
      Q => \_trace_data\(309),
      R => '0'
    );
\buffer_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[54]_i_1__3_n_0\,
      Q => \_trace_data\(310),
      R => '0'
    );
\buffer_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[55]_i_1__3_n_0\,
      Q => \_trace_data\(311),
      R => '0'
    );
\buffer_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[56]_i_1__3_n_0\,
      Q => \_trace_data\(312),
      R => '0'
    );
\buffer_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[57]_i_1__3_n_0\,
      Q => \_trace_data\(313),
      R => '0'
    );
\buffer_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[58]_i_1__3_n_0\,
      Q => \_trace_data\(314),
      R => '0'
    );
\buffer_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[59]_i_1__3_n_0\,
      Q => \_trace_data\(315),
      R => '0'
    );
\buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[5]_i_1__3_n_0\,
      Q => \_trace_data\(261),
      R => '0'
    );
\buffer_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[60]_i_1__3_n_0\,
      Q => \_trace_data\(316),
      R => '0'
    );
\buffer_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[61]_i_1__3_n_0\,
      Q => \_trace_data\(317),
      R => '0'
    );
\buffer_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[62]_i_1__3_n_0\,
      Q => \_trace_data\(318),
      R => '0'
    );
\buffer_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[63]_i_2__3_n_0\,
      Q => \_trace_data\(319),
      R => '0'
    );
\buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[6]_i_1__3_n_0\,
      Q => \_trace_data\(262),
      R => '0'
    );
\buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[7]_i_1__3_n_0\,
      Q => \_trace_data\(263),
      R => '0'
    );
\buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[8]_i_1__3_n_0\,
      Q => \_trace_data\(264),
      R => '0'
    );
\buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => \buffer[63]_i_1__12_n_0\,
      D => \buffer[9]_i_1__3_n_0\,
      Q => \_trace_data\(265),
      R => '0'
    );
\data_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(256),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(0),
      O => D(0)
    );
\data_i[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(266),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(10),
      O => D(10)
    );
\data_i[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(267),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(11),
      O => D(11)
    );
\data_i[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(268),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(12),
      O => D(12)
    );
\data_i[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(269),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(13),
      O => D(13)
    );
\data_i[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(270),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(14),
      O => D(14)
    );
\data_i[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(271),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(15),
      O => D(15)
    );
\data_i[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(272),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(16),
      O => D(16)
    );
\data_i[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(273),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(17),
      O => D(17)
    );
\data_i[18]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(274),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(18),
      O => D(18)
    );
\data_i[19]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(275),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(19),
      O => D(19)
    );
\data_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(257),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(1),
      O => D(1)
    );
\data_i[20]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(276),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(20),
      O => D(20)
    );
\data_i[21]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(277),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(21),
      O => D(21)
    );
\data_i[22]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(278),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(22),
      O => D(22)
    );
\data_i[23]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(279),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(23),
      O => D(23)
    );
\data_i[24]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(280),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(24),
      O => D(24)
    );
\data_i[25]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(281),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(25),
      O => D(25)
    );
\data_i[26]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(282),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(26),
      O => D(26)
    );
\data_i[27]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(283),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(27),
      O => D(27)
    );
\data_i[28]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(284),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(28),
      O => D(28)
    );
\data_i[29]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(285),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(29),
      O => D(29)
    );
\data_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(258),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(2),
      O => D(2)
    );
\data_i[30]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(286),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(30),
      O => D(30)
    );
\data_i[31]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(287),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(31),
      O => D(31)
    );
\data_i[32]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(288),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(32),
      O => D(32)
    );
\data_i[33]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(289),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(33),
      O => D(33)
    );
\data_i[34]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(290),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(34),
      O => D(34)
    );
\data_i[35]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(291),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(35),
      O => D(35)
    );
\data_i[36]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(292),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(36),
      O => D(36)
    );
\data_i[37]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(293),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(37),
      O => D(37)
    );
\data_i[38]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(294),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(38),
      O => D(38)
    );
\data_i[39]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(295),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(39),
      O => D(39)
    );
\data_i[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(259),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(3),
      O => D(3)
    );
\data_i[40]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(296),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(40),
      O => D(40)
    );
\data_i[41]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(297),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(41),
      O => D(41)
    );
\data_i[42]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(298),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(42),
      O => D(42)
    );
\data_i[43]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(299),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(43),
      O => D(43)
    );
\data_i[44]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(300),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(44),
      O => D(44)
    );
\data_i[45]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(301),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(45),
      O => D(45)
    );
\data_i[46]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(302),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(46),
      O => D(46)
    );
\data_i[47]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(303),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(47),
      O => D(47)
    );
\data_i[48]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(304),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(48),
      O => D(48)
    );
\data_i[49]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(305),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(49),
      O => D(49)
    );
\data_i[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(260),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(4),
      O => D(4)
    );
\data_i[50]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(306),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(50),
      O => D(50)
    );
\data_i[51]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(307),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(51),
      O => D(51)
    );
\data_i[52]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(308),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(52),
      O => D(52)
    );
\data_i[53]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(309),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(53),
      O => D(53)
    );
\data_i[54]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(310),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(54),
      O => D(54)
    );
\data_i[55]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(311),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(55),
      O => D(55)
    );
\data_i[56]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(312),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(56),
      O => D(56)
    );
\data_i[57]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(313),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(57),
      O => D(57)
    );
\data_i[58]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(314),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(58),
      O => D(58)
    );
\data_i[59]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(315),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(59),
      O => D(59)
    );
\data_i[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(261),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(5),
      O => D(5)
    );
\data_i[60]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(316),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(60),
      O => D(60)
    );
\data_i[61]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(317),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(61),
      O => D(61)
    );
\data_i[62]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(318),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(62),
      O => D(62)
    );
\data_i[63]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \buffer_reg[0]_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => have_data0,
      O => E(0)
    );
\data_i[63]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(319),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(63),
      O => D(63)
    );
\data_i[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(262),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(6),
      O => D(6)
    );
\data_i[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(263),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(7),
      O => D(7)
    );
\data_i[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(264),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(8),
      O => D(8)
    );
\data_i[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF2A00"
    )
        port map (
      I0 => \_trace_data\(265),
      I1 => ready_i_reg_reg_2,
      I2 => ready_i_reg_reg_1(0),
      I3 => \^_trace_valid\(0),
      I4 => \data_i_reg[63]\(9),
      O => D(9)
    );
\have_data_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAEEEE"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => \^_trace_valid\(0),
      I2 => ready_i_reg_reg_1(0),
      I3 => ready_i_reg_reg_2,
      I4 => have_data0,
      I5 => \buffer_reg[0]_0\,
      O => \have_data_i_1__12_n_0\
    );
have_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \have_data_i_1__12_n_0\,
      Q => \^_trace_valid\(0),
      R => '0'
    );
\ready_i_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => \^ready_i_reg_reg_0\,
      I1 => trace3_valid,
      I2 => \^_trace_valid\(0),
      I3 => ready_i_reg_reg_1(0),
      I4 => ready_i_reg_reg_2,
      I5 => have_data0,
      O => ready_i_reg0
    );
ready_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ready_i_reg0,
      Q => \^ready_i_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair498";
begin
  dest_out_bin(3) <= \dest_graysync_ff[1]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair495";
begin
  dest_out_bin(3) <= \dest_graysync_ff[1]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair497";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair500";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair505";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair508";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair507";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair510";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair511";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    diff_pntr_pf_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(0) <= \^q\(0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => rd_pntr_wr(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\,
      O => diff_pntr_pf_q0(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(0),
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_wr(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_wr(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(0),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair501";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[52]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[53]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[54]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[55]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[56]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[57]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[58]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[59]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[60]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[61]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[62]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[63]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\ : label is 63;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(14),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(16),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(18),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(20),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(22),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(24),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(26),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(28),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(30),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(32),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(34),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(36),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(38),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(40),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(42),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(44),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(46),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(48),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(50),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(52),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(52),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(53),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(53),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(54),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(54),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(55),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(55),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(56),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(56),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(57),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(57),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(58),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(58),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(59),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(59),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(60),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(60),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(61),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(61),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(62),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(62),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(63),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(63),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(63 downto 62),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_merge_tree is
  port (
    wrote0_reg : out STD_LOGIC;
    wrote0_reg_0 : out STD_LOGIC;
    wrote0_reg_1 : out STD_LOGIC;
    wrote0_reg_2 : out STD_LOGIC;
    wrote0_reg_3 : out STD_LOGIC;
    wrote0_reg_4 : out STD_LOGIC;
    wrote0_reg_5 : out STD_LOGIC;
    wrote0_reg_6 : out STD_LOGIC;
    have_data0 : out STD_LOGIC;
    have_data0_0 : out STD_LOGIC;
    have_data0_1 : out STD_LOGIC;
    have_data0_2 : out STD_LOGIC;
    have_data_reg : out STD_LOGIC;
    have_data0_3 : out STD_LOGIC;
    have_data0_4 : out STD_LOGIC;
    have_data0_5 : out STD_LOGIC;
    have_data0_6 : out STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    have_data_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    out_ready : in STD_LOGIC;
    \_trace_valid\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_i_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_3\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_i_reg[63]_4\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_i_reg[63]_5\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_merge_tree;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_merge_tree is
  signal \b2[0].merge_i_n_0\ : STD_LOGIC;
  signal \b2[0].merge_i_n_3\ : STD_LOGIC;
  signal \b2[0].merge_i_n_5\ : STD_LOGIC;
  signal \b2[0].merge_i_n_8\ : STD_LOGIC;
  signal \b2[10].merge_i_n_1\ : STD_LOGIC;
  signal \b2[10].merge_i_n_10\ : STD_LOGIC;
  signal \b2[10].merge_i_n_11\ : STD_LOGIC;
  signal \b2[10].merge_i_n_12\ : STD_LOGIC;
  signal \b2[10].merge_i_n_13\ : STD_LOGIC;
  signal \b2[10].merge_i_n_14\ : STD_LOGIC;
  signal \b2[10].merge_i_n_15\ : STD_LOGIC;
  signal \b2[10].merge_i_n_16\ : STD_LOGIC;
  signal \b2[10].merge_i_n_17\ : STD_LOGIC;
  signal \b2[10].merge_i_n_18\ : STD_LOGIC;
  signal \b2[10].merge_i_n_19\ : STD_LOGIC;
  signal \b2[10].merge_i_n_2\ : STD_LOGIC;
  signal \b2[10].merge_i_n_20\ : STD_LOGIC;
  signal \b2[10].merge_i_n_21\ : STD_LOGIC;
  signal \b2[10].merge_i_n_22\ : STD_LOGIC;
  signal \b2[10].merge_i_n_23\ : STD_LOGIC;
  signal \b2[10].merge_i_n_24\ : STD_LOGIC;
  signal \b2[10].merge_i_n_25\ : STD_LOGIC;
  signal \b2[10].merge_i_n_26\ : STD_LOGIC;
  signal \b2[10].merge_i_n_27\ : STD_LOGIC;
  signal \b2[10].merge_i_n_28\ : STD_LOGIC;
  signal \b2[10].merge_i_n_29\ : STD_LOGIC;
  signal \b2[10].merge_i_n_3\ : STD_LOGIC;
  signal \b2[10].merge_i_n_30\ : STD_LOGIC;
  signal \b2[10].merge_i_n_31\ : STD_LOGIC;
  signal \b2[10].merge_i_n_32\ : STD_LOGIC;
  signal \b2[10].merge_i_n_33\ : STD_LOGIC;
  signal \b2[10].merge_i_n_34\ : STD_LOGIC;
  signal \b2[10].merge_i_n_35\ : STD_LOGIC;
  signal \b2[10].merge_i_n_36\ : STD_LOGIC;
  signal \b2[10].merge_i_n_37\ : STD_LOGIC;
  signal \b2[10].merge_i_n_38\ : STD_LOGIC;
  signal \b2[10].merge_i_n_39\ : STD_LOGIC;
  signal \b2[10].merge_i_n_4\ : STD_LOGIC;
  signal \b2[10].merge_i_n_40\ : STD_LOGIC;
  signal \b2[10].merge_i_n_41\ : STD_LOGIC;
  signal \b2[10].merge_i_n_42\ : STD_LOGIC;
  signal \b2[10].merge_i_n_43\ : STD_LOGIC;
  signal \b2[10].merge_i_n_44\ : STD_LOGIC;
  signal \b2[10].merge_i_n_45\ : STD_LOGIC;
  signal \b2[10].merge_i_n_46\ : STD_LOGIC;
  signal \b2[10].merge_i_n_47\ : STD_LOGIC;
  signal \b2[10].merge_i_n_48\ : STD_LOGIC;
  signal \b2[10].merge_i_n_49\ : STD_LOGIC;
  signal \b2[10].merge_i_n_5\ : STD_LOGIC;
  signal \b2[10].merge_i_n_50\ : STD_LOGIC;
  signal \b2[10].merge_i_n_51\ : STD_LOGIC;
  signal \b2[10].merge_i_n_52\ : STD_LOGIC;
  signal \b2[10].merge_i_n_53\ : STD_LOGIC;
  signal \b2[10].merge_i_n_54\ : STD_LOGIC;
  signal \b2[10].merge_i_n_55\ : STD_LOGIC;
  signal \b2[10].merge_i_n_56\ : STD_LOGIC;
  signal \b2[10].merge_i_n_57\ : STD_LOGIC;
  signal \b2[10].merge_i_n_58\ : STD_LOGIC;
  signal \b2[10].merge_i_n_59\ : STD_LOGIC;
  signal \b2[10].merge_i_n_6\ : STD_LOGIC;
  signal \b2[10].merge_i_n_60\ : STD_LOGIC;
  signal \b2[10].merge_i_n_61\ : STD_LOGIC;
  signal \b2[10].merge_i_n_62\ : STD_LOGIC;
  signal \b2[10].merge_i_n_63\ : STD_LOGIC;
  signal \b2[10].merge_i_n_64\ : STD_LOGIC;
  signal \b2[10].merge_i_n_7\ : STD_LOGIC;
  signal \b2[10].merge_i_n_8\ : STD_LOGIC;
  signal \b2[10].merge_i_n_9\ : STD_LOGIC;
  signal \b2[11].merge_i_n_1\ : STD_LOGIC;
  signal \b2[11].merge_i_n_10\ : STD_LOGIC;
  signal \b2[11].merge_i_n_11\ : STD_LOGIC;
  signal \b2[11].merge_i_n_12\ : STD_LOGIC;
  signal \b2[11].merge_i_n_13\ : STD_LOGIC;
  signal \b2[11].merge_i_n_14\ : STD_LOGIC;
  signal \b2[11].merge_i_n_15\ : STD_LOGIC;
  signal \b2[11].merge_i_n_16\ : STD_LOGIC;
  signal \b2[11].merge_i_n_17\ : STD_LOGIC;
  signal \b2[11].merge_i_n_18\ : STD_LOGIC;
  signal \b2[11].merge_i_n_19\ : STD_LOGIC;
  signal \b2[11].merge_i_n_2\ : STD_LOGIC;
  signal \b2[11].merge_i_n_20\ : STD_LOGIC;
  signal \b2[11].merge_i_n_21\ : STD_LOGIC;
  signal \b2[11].merge_i_n_22\ : STD_LOGIC;
  signal \b2[11].merge_i_n_23\ : STD_LOGIC;
  signal \b2[11].merge_i_n_24\ : STD_LOGIC;
  signal \b2[11].merge_i_n_25\ : STD_LOGIC;
  signal \b2[11].merge_i_n_26\ : STD_LOGIC;
  signal \b2[11].merge_i_n_27\ : STD_LOGIC;
  signal \b2[11].merge_i_n_28\ : STD_LOGIC;
  signal \b2[11].merge_i_n_29\ : STD_LOGIC;
  signal \b2[11].merge_i_n_3\ : STD_LOGIC;
  signal \b2[11].merge_i_n_30\ : STD_LOGIC;
  signal \b2[11].merge_i_n_31\ : STD_LOGIC;
  signal \b2[11].merge_i_n_32\ : STD_LOGIC;
  signal \b2[11].merge_i_n_33\ : STD_LOGIC;
  signal \b2[11].merge_i_n_34\ : STD_LOGIC;
  signal \b2[11].merge_i_n_35\ : STD_LOGIC;
  signal \b2[11].merge_i_n_36\ : STD_LOGIC;
  signal \b2[11].merge_i_n_37\ : STD_LOGIC;
  signal \b2[11].merge_i_n_38\ : STD_LOGIC;
  signal \b2[11].merge_i_n_39\ : STD_LOGIC;
  signal \b2[11].merge_i_n_4\ : STD_LOGIC;
  signal \b2[11].merge_i_n_40\ : STD_LOGIC;
  signal \b2[11].merge_i_n_41\ : STD_LOGIC;
  signal \b2[11].merge_i_n_42\ : STD_LOGIC;
  signal \b2[11].merge_i_n_43\ : STD_LOGIC;
  signal \b2[11].merge_i_n_44\ : STD_LOGIC;
  signal \b2[11].merge_i_n_45\ : STD_LOGIC;
  signal \b2[11].merge_i_n_46\ : STD_LOGIC;
  signal \b2[11].merge_i_n_47\ : STD_LOGIC;
  signal \b2[11].merge_i_n_48\ : STD_LOGIC;
  signal \b2[11].merge_i_n_49\ : STD_LOGIC;
  signal \b2[11].merge_i_n_5\ : STD_LOGIC;
  signal \b2[11].merge_i_n_50\ : STD_LOGIC;
  signal \b2[11].merge_i_n_51\ : STD_LOGIC;
  signal \b2[11].merge_i_n_52\ : STD_LOGIC;
  signal \b2[11].merge_i_n_53\ : STD_LOGIC;
  signal \b2[11].merge_i_n_54\ : STD_LOGIC;
  signal \b2[11].merge_i_n_55\ : STD_LOGIC;
  signal \b2[11].merge_i_n_56\ : STD_LOGIC;
  signal \b2[11].merge_i_n_57\ : STD_LOGIC;
  signal \b2[11].merge_i_n_58\ : STD_LOGIC;
  signal \b2[11].merge_i_n_59\ : STD_LOGIC;
  signal \b2[11].merge_i_n_6\ : STD_LOGIC;
  signal \b2[11].merge_i_n_60\ : STD_LOGIC;
  signal \b2[11].merge_i_n_61\ : STD_LOGIC;
  signal \b2[11].merge_i_n_62\ : STD_LOGIC;
  signal \b2[11].merge_i_n_63\ : STD_LOGIC;
  signal \b2[11].merge_i_n_64\ : STD_LOGIC;
  signal \b2[11].merge_i_n_7\ : STD_LOGIC;
  signal \b2[11].merge_i_n_8\ : STD_LOGIC;
  signal \b2[11].merge_i_n_9\ : STD_LOGIC;
  signal \b2[12].merge_i_n_1\ : STD_LOGIC;
  signal \b2[12].merge_i_n_10\ : STD_LOGIC;
  signal \b2[12].merge_i_n_11\ : STD_LOGIC;
  signal \b2[12].merge_i_n_12\ : STD_LOGIC;
  signal \b2[12].merge_i_n_13\ : STD_LOGIC;
  signal \b2[12].merge_i_n_14\ : STD_LOGIC;
  signal \b2[12].merge_i_n_15\ : STD_LOGIC;
  signal \b2[12].merge_i_n_16\ : STD_LOGIC;
  signal \b2[12].merge_i_n_17\ : STD_LOGIC;
  signal \b2[12].merge_i_n_18\ : STD_LOGIC;
  signal \b2[12].merge_i_n_19\ : STD_LOGIC;
  signal \b2[12].merge_i_n_2\ : STD_LOGIC;
  signal \b2[12].merge_i_n_20\ : STD_LOGIC;
  signal \b2[12].merge_i_n_21\ : STD_LOGIC;
  signal \b2[12].merge_i_n_22\ : STD_LOGIC;
  signal \b2[12].merge_i_n_23\ : STD_LOGIC;
  signal \b2[12].merge_i_n_24\ : STD_LOGIC;
  signal \b2[12].merge_i_n_25\ : STD_LOGIC;
  signal \b2[12].merge_i_n_26\ : STD_LOGIC;
  signal \b2[12].merge_i_n_27\ : STD_LOGIC;
  signal \b2[12].merge_i_n_28\ : STD_LOGIC;
  signal \b2[12].merge_i_n_29\ : STD_LOGIC;
  signal \b2[12].merge_i_n_3\ : STD_LOGIC;
  signal \b2[12].merge_i_n_30\ : STD_LOGIC;
  signal \b2[12].merge_i_n_31\ : STD_LOGIC;
  signal \b2[12].merge_i_n_32\ : STD_LOGIC;
  signal \b2[12].merge_i_n_33\ : STD_LOGIC;
  signal \b2[12].merge_i_n_34\ : STD_LOGIC;
  signal \b2[12].merge_i_n_35\ : STD_LOGIC;
  signal \b2[12].merge_i_n_36\ : STD_LOGIC;
  signal \b2[12].merge_i_n_37\ : STD_LOGIC;
  signal \b2[12].merge_i_n_38\ : STD_LOGIC;
  signal \b2[12].merge_i_n_39\ : STD_LOGIC;
  signal \b2[12].merge_i_n_4\ : STD_LOGIC;
  signal \b2[12].merge_i_n_40\ : STD_LOGIC;
  signal \b2[12].merge_i_n_41\ : STD_LOGIC;
  signal \b2[12].merge_i_n_42\ : STD_LOGIC;
  signal \b2[12].merge_i_n_43\ : STD_LOGIC;
  signal \b2[12].merge_i_n_44\ : STD_LOGIC;
  signal \b2[12].merge_i_n_45\ : STD_LOGIC;
  signal \b2[12].merge_i_n_46\ : STD_LOGIC;
  signal \b2[12].merge_i_n_47\ : STD_LOGIC;
  signal \b2[12].merge_i_n_48\ : STD_LOGIC;
  signal \b2[12].merge_i_n_49\ : STD_LOGIC;
  signal \b2[12].merge_i_n_5\ : STD_LOGIC;
  signal \b2[12].merge_i_n_50\ : STD_LOGIC;
  signal \b2[12].merge_i_n_51\ : STD_LOGIC;
  signal \b2[12].merge_i_n_52\ : STD_LOGIC;
  signal \b2[12].merge_i_n_53\ : STD_LOGIC;
  signal \b2[12].merge_i_n_54\ : STD_LOGIC;
  signal \b2[12].merge_i_n_55\ : STD_LOGIC;
  signal \b2[12].merge_i_n_56\ : STD_LOGIC;
  signal \b2[12].merge_i_n_57\ : STD_LOGIC;
  signal \b2[12].merge_i_n_58\ : STD_LOGIC;
  signal \b2[12].merge_i_n_59\ : STD_LOGIC;
  signal \b2[12].merge_i_n_6\ : STD_LOGIC;
  signal \b2[12].merge_i_n_60\ : STD_LOGIC;
  signal \b2[12].merge_i_n_61\ : STD_LOGIC;
  signal \b2[12].merge_i_n_62\ : STD_LOGIC;
  signal \b2[12].merge_i_n_63\ : STD_LOGIC;
  signal \b2[12].merge_i_n_64\ : STD_LOGIC;
  signal \b2[12].merge_i_n_7\ : STD_LOGIC;
  signal \b2[12].merge_i_n_8\ : STD_LOGIC;
  signal \b2[12].merge_i_n_9\ : STD_LOGIC;
  signal \b2[13].merge_i_n_1\ : STD_LOGIC;
  signal \b2[13].merge_i_n_10\ : STD_LOGIC;
  signal \b2[13].merge_i_n_11\ : STD_LOGIC;
  signal \b2[13].merge_i_n_12\ : STD_LOGIC;
  signal \b2[13].merge_i_n_13\ : STD_LOGIC;
  signal \b2[13].merge_i_n_14\ : STD_LOGIC;
  signal \b2[13].merge_i_n_15\ : STD_LOGIC;
  signal \b2[13].merge_i_n_16\ : STD_LOGIC;
  signal \b2[13].merge_i_n_17\ : STD_LOGIC;
  signal \b2[13].merge_i_n_18\ : STD_LOGIC;
  signal \b2[13].merge_i_n_19\ : STD_LOGIC;
  signal \b2[13].merge_i_n_2\ : STD_LOGIC;
  signal \b2[13].merge_i_n_20\ : STD_LOGIC;
  signal \b2[13].merge_i_n_21\ : STD_LOGIC;
  signal \b2[13].merge_i_n_22\ : STD_LOGIC;
  signal \b2[13].merge_i_n_23\ : STD_LOGIC;
  signal \b2[13].merge_i_n_24\ : STD_LOGIC;
  signal \b2[13].merge_i_n_25\ : STD_LOGIC;
  signal \b2[13].merge_i_n_26\ : STD_LOGIC;
  signal \b2[13].merge_i_n_27\ : STD_LOGIC;
  signal \b2[13].merge_i_n_28\ : STD_LOGIC;
  signal \b2[13].merge_i_n_29\ : STD_LOGIC;
  signal \b2[13].merge_i_n_3\ : STD_LOGIC;
  signal \b2[13].merge_i_n_30\ : STD_LOGIC;
  signal \b2[13].merge_i_n_31\ : STD_LOGIC;
  signal \b2[13].merge_i_n_32\ : STD_LOGIC;
  signal \b2[13].merge_i_n_33\ : STD_LOGIC;
  signal \b2[13].merge_i_n_34\ : STD_LOGIC;
  signal \b2[13].merge_i_n_35\ : STD_LOGIC;
  signal \b2[13].merge_i_n_36\ : STD_LOGIC;
  signal \b2[13].merge_i_n_37\ : STD_LOGIC;
  signal \b2[13].merge_i_n_38\ : STD_LOGIC;
  signal \b2[13].merge_i_n_39\ : STD_LOGIC;
  signal \b2[13].merge_i_n_4\ : STD_LOGIC;
  signal \b2[13].merge_i_n_40\ : STD_LOGIC;
  signal \b2[13].merge_i_n_41\ : STD_LOGIC;
  signal \b2[13].merge_i_n_42\ : STD_LOGIC;
  signal \b2[13].merge_i_n_43\ : STD_LOGIC;
  signal \b2[13].merge_i_n_44\ : STD_LOGIC;
  signal \b2[13].merge_i_n_45\ : STD_LOGIC;
  signal \b2[13].merge_i_n_46\ : STD_LOGIC;
  signal \b2[13].merge_i_n_47\ : STD_LOGIC;
  signal \b2[13].merge_i_n_48\ : STD_LOGIC;
  signal \b2[13].merge_i_n_49\ : STD_LOGIC;
  signal \b2[13].merge_i_n_5\ : STD_LOGIC;
  signal \b2[13].merge_i_n_50\ : STD_LOGIC;
  signal \b2[13].merge_i_n_51\ : STD_LOGIC;
  signal \b2[13].merge_i_n_52\ : STD_LOGIC;
  signal \b2[13].merge_i_n_53\ : STD_LOGIC;
  signal \b2[13].merge_i_n_54\ : STD_LOGIC;
  signal \b2[13].merge_i_n_55\ : STD_LOGIC;
  signal \b2[13].merge_i_n_56\ : STD_LOGIC;
  signal \b2[13].merge_i_n_57\ : STD_LOGIC;
  signal \b2[13].merge_i_n_58\ : STD_LOGIC;
  signal \b2[13].merge_i_n_59\ : STD_LOGIC;
  signal \b2[13].merge_i_n_6\ : STD_LOGIC;
  signal \b2[13].merge_i_n_60\ : STD_LOGIC;
  signal \b2[13].merge_i_n_61\ : STD_LOGIC;
  signal \b2[13].merge_i_n_62\ : STD_LOGIC;
  signal \b2[13].merge_i_n_63\ : STD_LOGIC;
  signal \b2[13].merge_i_n_64\ : STD_LOGIC;
  signal \b2[13].merge_i_n_7\ : STD_LOGIC;
  signal \b2[13].merge_i_n_8\ : STD_LOGIC;
  signal \b2[13].merge_i_n_9\ : STD_LOGIC;
  signal \b2[14].merge_i_n_10\ : STD_LOGIC;
  signal \b2[14].merge_i_n_11\ : STD_LOGIC;
  signal \b2[14].merge_i_n_12\ : STD_LOGIC;
  signal \b2[14].merge_i_n_13\ : STD_LOGIC;
  signal \b2[14].merge_i_n_14\ : STD_LOGIC;
  signal \b2[14].merge_i_n_15\ : STD_LOGIC;
  signal \b2[14].merge_i_n_16\ : STD_LOGIC;
  signal \b2[14].merge_i_n_17\ : STD_LOGIC;
  signal \b2[14].merge_i_n_18\ : STD_LOGIC;
  signal \b2[14].merge_i_n_19\ : STD_LOGIC;
  signal \b2[14].merge_i_n_2\ : STD_LOGIC;
  signal \b2[14].merge_i_n_20\ : STD_LOGIC;
  signal \b2[14].merge_i_n_21\ : STD_LOGIC;
  signal \b2[14].merge_i_n_22\ : STD_LOGIC;
  signal \b2[14].merge_i_n_23\ : STD_LOGIC;
  signal \b2[14].merge_i_n_24\ : STD_LOGIC;
  signal \b2[14].merge_i_n_25\ : STD_LOGIC;
  signal \b2[14].merge_i_n_26\ : STD_LOGIC;
  signal \b2[14].merge_i_n_27\ : STD_LOGIC;
  signal \b2[14].merge_i_n_28\ : STD_LOGIC;
  signal \b2[14].merge_i_n_29\ : STD_LOGIC;
  signal \b2[14].merge_i_n_3\ : STD_LOGIC;
  signal \b2[14].merge_i_n_30\ : STD_LOGIC;
  signal \b2[14].merge_i_n_31\ : STD_LOGIC;
  signal \b2[14].merge_i_n_32\ : STD_LOGIC;
  signal \b2[14].merge_i_n_33\ : STD_LOGIC;
  signal \b2[14].merge_i_n_34\ : STD_LOGIC;
  signal \b2[14].merge_i_n_35\ : STD_LOGIC;
  signal \b2[14].merge_i_n_36\ : STD_LOGIC;
  signal \b2[14].merge_i_n_37\ : STD_LOGIC;
  signal \b2[14].merge_i_n_38\ : STD_LOGIC;
  signal \b2[14].merge_i_n_39\ : STD_LOGIC;
  signal \b2[14].merge_i_n_4\ : STD_LOGIC;
  signal \b2[14].merge_i_n_40\ : STD_LOGIC;
  signal \b2[14].merge_i_n_41\ : STD_LOGIC;
  signal \b2[14].merge_i_n_42\ : STD_LOGIC;
  signal \b2[14].merge_i_n_43\ : STD_LOGIC;
  signal \b2[14].merge_i_n_44\ : STD_LOGIC;
  signal \b2[14].merge_i_n_45\ : STD_LOGIC;
  signal \b2[14].merge_i_n_46\ : STD_LOGIC;
  signal \b2[14].merge_i_n_47\ : STD_LOGIC;
  signal \b2[14].merge_i_n_48\ : STD_LOGIC;
  signal \b2[14].merge_i_n_49\ : STD_LOGIC;
  signal \b2[14].merge_i_n_5\ : STD_LOGIC;
  signal \b2[14].merge_i_n_50\ : STD_LOGIC;
  signal \b2[14].merge_i_n_51\ : STD_LOGIC;
  signal \b2[14].merge_i_n_52\ : STD_LOGIC;
  signal \b2[14].merge_i_n_53\ : STD_LOGIC;
  signal \b2[14].merge_i_n_54\ : STD_LOGIC;
  signal \b2[14].merge_i_n_55\ : STD_LOGIC;
  signal \b2[14].merge_i_n_56\ : STD_LOGIC;
  signal \b2[14].merge_i_n_57\ : STD_LOGIC;
  signal \b2[14].merge_i_n_58\ : STD_LOGIC;
  signal \b2[14].merge_i_n_59\ : STD_LOGIC;
  signal \b2[14].merge_i_n_6\ : STD_LOGIC;
  signal \b2[14].merge_i_n_60\ : STD_LOGIC;
  signal \b2[14].merge_i_n_61\ : STD_LOGIC;
  signal \b2[14].merge_i_n_62\ : STD_LOGIC;
  signal \b2[14].merge_i_n_63\ : STD_LOGIC;
  signal \b2[14].merge_i_n_64\ : STD_LOGIC;
  signal \b2[14].merge_i_n_65\ : STD_LOGIC;
  signal \b2[14].merge_i_n_7\ : STD_LOGIC;
  signal \b2[14].merge_i_n_8\ : STD_LOGIC;
  signal \b2[14].merge_i_n_9\ : STD_LOGIC;
  signal \b2[1].merge_i_n_0\ : STD_LOGIC;
  signal \b2[1].merge_i_n_1\ : STD_LOGIC;
  signal \b2[2].merge_i_n_0\ : STD_LOGIC;
  signal \b2[2].merge_i_n_10\ : STD_LOGIC;
  signal \b2[2].merge_i_n_11\ : STD_LOGIC;
  signal \b2[2].merge_i_n_12\ : STD_LOGIC;
  signal \b2[2].merge_i_n_13\ : STD_LOGIC;
  signal \b2[2].merge_i_n_14\ : STD_LOGIC;
  signal \b2[2].merge_i_n_15\ : STD_LOGIC;
  signal \b2[2].merge_i_n_16\ : STD_LOGIC;
  signal \b2[2].merge_i_n_17\ : STD_LOGIC;
  signal \b2[2].merge_i_n_18\ : STD_LOGIC;
  signal \b2[2].merge_i_n_19\ : STD_LOGIC;
  signal \b2[2].merge_i_n_20\ : STD_LOGIC;
  signal \b2[2].merge_i_n_21\ : STD_LOGIC;
  signal \b2[2].merge_i_n_22\ : STD_LOGIC;
  signal \b2[2].merge_i_n_23\ : STD_LOGIC;
  signal \b2[2].merge_i_n_24\ : STD_LOGIC;
  signal \b2[2].merge_i_n_25\ : STD_LOGIC;
  signal \b2[2].merge_i_n_26\ : STD_LOGIC;
  signal \b2[2].merge_i_n_27\ : STD_LOGIC;
  signal \b2[2].merge_i_n_28\ : STD_LOGIC;
  signal \b2[2].merge_i_n_29\ : STD_LOGIC;
  signal \b2[2].merge_i_n_3\ : STD_LOGIC;
  signal \b2[2].merge_i_n_30\ : STD_LOGIC;
  signal \b2[2].merge_i_n_31\ : STD_LOGIC;
  signal \b2[2].merge_i_n_32\ : STD_LOGIC;
  signal \b2[2].merge_i_n_33\ : STD_LOGIC;
  signal \b2[2].merge_i_n_34\ : STD_LOGIC;
  signal \b2[2].merge_i_n_35\ : STD_LOGIC;
  signal \b2[2].merge_i_n_36\ : STD_LOGIC;
  signal \b2[2].merge_i_n_37\ : STD_LOGIC;
  signal \b2[2].merge_i_n_38\ : STD_LOGIC;
  signal \b2[2].merge_i_n_39\ : STD_LOGIC;
  signal \b2[2].merge_i_n_4\ : STD_LOGIC;
  signal \b2[2].merge_i_n_40\ : STD_LOGIC;
  signal \b2[2].merge_i_n_41\ : STD_LOGIC;
  signal \b2[2].merge_i_n_42\ : STD_LOGIC;
  signal \b2[2].merge_i_n_43\ : STD_LOGIC;
  signal \b2[2].merge_i_n_44\ : STD_LOGIC;
  signal \b2[2].merge_i_n_45\ : STD_LOGIC;
  signal \b2[2].merge_i_n_46\ : STD_LOGIC;
  signal \b2[2].merge_i_n_47\ : STD_LOGIC;
  signal \b2[2].merge_i_n_48\ : STD_LOGIC;
  signal \b2[2].merge_i_n_49\ : STD_LOGIC;
  signal \b2[2].merge_i_n_5\ : STD_LOGIC;
  signal \b2[2].merge_i_n_50\ : STD_LOGIC;
  signal \b2[2].merge_i_n_51\ : STD_LOGIC;
  signal \b2[2].merge_i_n_52\ : STD_LOGIC;
  signal \b2[2].merge_i_n_53\ : STD_LOGIC;
  signal \b2[2].merge_i_n_54\ : STD_LOGIC;
  signal \b2[2].merge_i_n_55\ : STD_LOGIC;
  signal \b2[2].merge_i_n_56\ : STD_LOGIC;
  signal \b2[2].merge_i_n_57\ : STD_LOGIC;
  signal \b2[2].merge_i_n_58\ : STD_LOGIC;
  signal \b2[2].merge_i_n_59\ : STD_LOGIC;
  signal \b2[2].merge_i_n_6\ : STD_LOGIC;
  signal \b2[2].merge_i_n_60\ : STD_LOGIC;
  signal \b2[2].merge_i_n_61\ : STD_LOGIC;
  signal \b2[2].merge_i_n_62\ : STD_LOGIC;
  signal \b2[2].merge_i_n_63\ : STD_LOGIC;
  signal \b2[2].merge_i_n_64\ : STD_LOGIC;
  signal \b2[2].merge_i_n_65\ : STD_LOGIC;
  signal \b2[2].merge_i_n_66\ : STD_LOGIC;
  signal \b2[2].merge_i_n_7\ : STD_LOGIC;
  signal \b2[2].merge_i_n_8\ : STD_LOGIC;
  signal \b2[2].merge_i_n_9\ : STD_LOGIC;
  signal \b2[3].merge_i_n_0\ : STD_LOGIC;
  signal \b2[3].merge_i_n_10\ : STD_LOGIC;
  signal \b2[3].merge_i_n_11\ : STD_LOGIC;
  signal \b2[3].merge_i_n_12\ : STD_LOGIC;
  signal \b2[3].merge_i_n_13\ : STD_LOGIC;
  signal \b2[3].merge_i_n_14\ : STD_LOGIC;
  signal \b2[3].merge_i_n_15\ : STD_LOGIC;
  signal \b2[3].merge_i_n_16\ : STD_LOGIC;
  signal \b2[3].merge_i_n_17\ : STD_LOGIC;
  signal \b2[3].merge_i_n_18\ : STD_LOGIC;
  signal \b2[3].merge_i_n_19\ : STD_LOGIC;
  signal \b2[3].merge_i_n_20\ : STD_LOGIC;
  signal \b2[3].merge_i_n_21\ : STD_LOGIC;
  signal \b2[3].merge_i_n_22\ : STD_LOGIC;
  signal \b2[3].merge_i_n_23\ : STD_LOGIC;
  signal \b2[3].merge_i_n_24\ : STD_LOGIC;
  signal \b2[3].merge_i_n_25\ : STD_LOGIC;
  signal \b2[3].merge_i_n_26\ : STD_LOGIC;
  signal \b2[3].merge_i_n_27\ : STD_LOGIC;
  signal \b2[3].merge_i_n_28\ : STD_LOGIC;
  signal \b2[3].merge_i_n_29\ : STD_LOGIC;
  signal \b2[3].merge_i_n_30\ : STD_LOGIC;
  signal \b2[3].merge_i_n_31\ : STD_LOGIC;
  signal \b2[3].merge_i_n_32\ : STD_LOGIC;
  signal \b2[3].merge_i_n_33\ : STD_LOGIC;
  signal \b2[3].merge_i_n_34\ : STD_LOGIC;
  signal \b2[3].merge_i_n_35\ : STD_LOGIC;
  signal \b2[3].merge_i_n_36\ : STD_LOGIC;
  signal \b2[3].merge_i_n_37\ : STD_LOGIC;
  signal \b2[3].merge_i_n_38\ : STD_LOGIC;
  signal \b2[3].merge_i_n_39\ : STD_LOGIC;
  signal \b2[3].merge_i_n_40\ : STD_LOGIC;
  signal \b2[3].merge_i_n_41\ : STD_LOGIC;
  signal \b2[3].merge_i_n_42\ : STD_LOGIC;
  signal \b2[3].merge_i_n_43\ : STD_LOGIC;
  signal \b2[3].merge_i_n_44\ : STD_LOGIC;
  signal \b2[3].merge_i_n_45\ : STD_LOGIC;
  signal \b2[3].merge_i_n_46\ : STD_LOGIC;
  signal \b2[3].merge_i_n_47\ : STD_LOGIC;
  signal \b2[3].merge_i_n_48\ : STD_LOGIC;
  signal \b2[3].merge_i_n_49\ : STD_LOGIC;
  signal \b2[3].merge_i_n_5\ : STD_LOGIC;
  signal \b2[3].merge_i_n_50\ : STD_LOGIC;
  signal \b2[3].merge_i_n_51\ : STD_LOGIC;
  signal \b2[3].merge_i_n_52\ : STD_LOGIC;
  signal \b2[3].merge_i_n_53\ : STD_LOGIC;
  signal \b2[3].merge_i_n_54\ : STD_LOGIC;
  signal \b2[3].merge_i_n_55\ : STD_LOGIC;
  signal \b2[3].merge_i_n_56\ : STD_LOGIC;
  signal \b2[3].merge_i_n_57\ : STD_LOGIC;
  signal \b2[3].merge_i_n_58\ : STD_LOGIC;
  signal \b2[3].merge_i_n_59\ : STD_LOGIC;
  signal \b2[3].merge_i_n_6\ : STD_LOGIC;
  signal \b2[3].merge_i_n_60\ : STD_LOGIC;
  signal \b2[3].merge_i_n_61\ : STD_LOGIC;
  signal \b2[3].merge_i_n_62\ : STD_LOGIC;
  signal \b2[3].merge_i_n_63\ : STD_LOGIC;
  signal \b2[3].merge_i_n_64\ : STD_LOGIC;
  signal \b2[3].merge_i_n_65\ : STD_LOGIC;
  signal \b2[3].merge_i_n_66\ : STD_LOGIC;
  signal \b2[3].merge_i_n_67\ : STD_LOGIC;
  signal \b2[3].merge_i_n_68\ : STD_LOGIC;
  signal \b2[3].merge_i_n_7\ : STD_LOGIC;
  signal \b2[3].merge_i_n_8\ : STD_LOGIC;
  signal \b2[3].merge_i_n_9\ : STD_LOGIC;
  signal \b2[4].merge_i_n_0\ : STD_LOGIC;
  signal \b2[4].merge_i_n_10\ : STD_LOGIC;
  signal \b2[4].merge_i_n_11\ : STD_LOGIC;
  signal \b2[4].merge_i_n_12\ : STD_LOGIC;
  signal \b2[4].merge_i_n_13\ : STD_LOGIC;
  signal \b2[4].merge_i_n_14\ : STD_LOGIC;
  signal \b2[4].merge_i_n_15\ : STD_LOGIC;
  signal \b2[4].merge_i_n_16\ : STD_LOGIC;
  signal \b2[4].merge_i_n_17\ : STD_LOGIC;
  signal \b2[4].merge_i_n_18\ : STD_LOGIC;
  signal \b2[4].merge_i_n_19\ : STD_LOGIC;
  signal \b2[4].merge_i_n_20\ : STD_LOGIC;
  signal \b2[4].merge_i_n_21\ : STD_LOGIC;
  signal \b2[4].merge_i_n_22\ : STD_LOGIC;
  signal \b2[4].merge_i_n_23\ : STD_LOGIC;
  signal \b2[4].merge_i_n_24\ : STD_LOGIC;
  signal \b2[4].merge_i_n_25\ : STD_LOGIC;
  signal \b2[4].merge_i_n_26\ : STD_LOGIC;
  signal \b2[4].merge_i_n_27\ : STD_LOGIC;
  signal \b2[4].merge_i_n_28\ : STD_LOGIC;
  signal \b2[4].merge_i_n_29\ : STD_LOGIC;
  signal \b2[4].merge_i_n_30\ : STD_LOGIC;
  signal \b2[4].merge_i_n_31\ : STD_LOGIC;
  signal \b2[4].merge_i_n_32\ : STD_LOGIC;
  signal \b2[4].merge_i_n_33\ : STD_LOGIC;
  signal \b2[4].merge_i_n_34\ : STD_LOGIC;
  signal \b2[4].merge_i_n_35\ : STD_LOGIC;
  signal \b2[4].merge_i_n_36\ : STD_LOGIC;
  signal \b2[4].merge_i_n_37\ : STD_LOGIC;
  signal \b2[4].merge_i_n_38\ : STD_LOGIC;
  signal \b2[4].merge_i_n_39\ : STD_LOGIC;
  signal \b2[4].merge_i_n_40\ : STD_LOGIC;
  signal \b2[4].merge_i_n_41\ : STD_LOGIC;
  signal \b2[4].merge_i_n_42\ : STD_LOGIC;
  signal \b2[4].merge_i_n_43\ : STD_LOGIC;
  signal \b2[4].merge_i_n_44\ : STD_LOGIC;
  signal \b2[4].merge_i_n_45\ : STD_LOGIC;
  signal \b2[4].merge_i_n_46\ : STD_LOGIC;
  signal \b2[4].merge_i_n_47\ : STD_LOGIC;
  signal \b2[4].merge_i_n_48\ : STD_LOGIC;
  signal \b2[4].merge_i_n_49\ : STD_LOGIC;
  signal \b2[4].merge_i_n_50\ : STD_LOGIC;
  signal \b2[4].merge_i_n_51\ : STD_LOGIC;
  signal \b2[4].merge_i_n_52\ : STD_LOGIC;
  signal \b2[4].merge_i_n_53\ : STD_LOGIC;
  signal \b2[4].merge_i_n_54\ : STD_LOGIC;
  signal \b2[4].merge_i_n_55\ : STD_LOGIC;
  signal \b2[4].merge_i_n_56\ : STD_LOGIC;
  signal \b2[4].merge_i_n_57\ : STD_LOGIC;
  signal \b2[4].merge_i_n_58\ : STD_LOGIC;
  signal \b2[4].merge_i_n_59\ : STD_LOGIC;
  signal \b2[4].merge_i_n_6\ : STD_LOGIC;
  signal \b2[4].merge_i_n_60\ : STD_LOGIC;
  signal \b2[4].merge_i_n_61\ : STD_LOGIC;
  signal \b2[4].merge_i_n_62\ : STD_LOGIC;
  signal \b2[4].merge_i_n_63\ : STD_LOGIC;
  signal \b2[4].merge_i_n_64\ : STD_LOGIC;
  signal \b2[4].merge_i_n_65\ : STD_LOGIC;
  signal \b2[4].merge_i_n_66\ : STD_LOGIC;
  signal \b2[4].merge_i_n_67\ : STD_LOGIC;
  signal \b2[4].merge_i_n_68\ : STD_LOGIC;
  signal \b2[4].merge_i_n_69\ : STD_LOGIC;
  signal \b2[4].merge_i_n_7\ : STD_LOGIC;
  signal \b2[4].merge_i_n_8\ : STD_LOGIC;
  signal \b2[4].merge_i_n_9\ : STD_LOGIC;
  signal \b2[5].merge_i_n_0\ : STD_LOGIC;
  signal \b2[5].merge_i_n_10\ : STD_LOGIC;
  signal \b2[5].merge_i_n_11\ : STD_LOGIC;
  signal \b2[5].merge_i_n_12\ : STD_LOGIC;
  signal \b2[5].merge_i_n_13\ : STD_LOGIC;
  signal \b2[5].merge_i_n_14\ : STD_LOGIC;
  signal \b2[5].merge_i_n_15\ : STD_LOGIC;
  signal \b2[5].merge_i_n_16\ : STD_LOGIC;
  signal \b2[5].merge_i_n_17\ : STD_LOGIC;
  signal \b2[5].merge_i_n_18\ : STD_LOGIC;
  signal \b2[5].merge_i_n_19\ : STD_LOGIC;
  signal \b2[5].merge_i_n_20\ : STD_LOGIC;
  signal \b2[5].merge_i_n_21\ : STD_LOGIC;
  signal \b2[5].merge_i_n_22\ : STD_LOGIC;
  signal \b2[5].merge_i_n_23\ : STD_LOGIC;
  signal \b2[5].merge_i_n_24\ : STD_LOGIC;
  signal \b2[5].merge_i_n_25\ : STD_LOGIC;
  signal \b2[5].merge_i_n_26\ : STD_LOGIC;
  signal \b2[5].merge_i_n_27\ : STD_LOGIC;
  signal \b2[5].merge_i_n_28\ : STD_LOGIC;
  signal \b2[5].merge_i_n_29\ : STD_LOGIC;
  signal \b2[5].merge_i_n_30\ : STD_LOGIC;
  signal \b2[5].merge_i_n_31\ : STD_LOGIC;
  signal \b2[5].merge_i_n_32\ : STD_LOGIC;
  signal \b2[5].merge_i_n_33\ : STD_LOGIC;
  signal \b2[5].merge_i_n_34\ : STD_LOGIC;
  signal \b2[5].merge_i_n_35\ : STD_LOGIC;
  signal \b2[5].merge_i_n_36\ : STD_LOGIC;
  signal \b2[5].merge_i_n_37\ : STD_LOGIC;
  signal \b2[5].merge_i_n_38\ : STD_LOGIC;
  signal \b2[5].merge_i_n_39\ : STD_LOGIC;
  signal \b2[5].merge_i_n_40\ : STD_LOGIC;
  signal \b2[5].merge_i_n_41\ : STD_LOGIC;
  signal \b2[5].merge_i_n_42\ : STD_LOGIC;
  signal \b2[5].merge_i_n_43\ : STD_LOGIC;
  signal \b2[5].merge_i_n_44\ : STD_LOGIC;
  signal \b2[5].merge_i_n_45\ : STD_LOGIC;
  signal \b2[5].merge_i_n_46\ : STD_LOGIC;
  signal \b2[5].merge_i_n_47\ : STD_LOGIC;
  signal \b2[5].merge_i_n_48\ : STD_LOGIC;
  signal \b2[5].merge_i_n_49\ : STD_LOGIC;
  signal \b2[5].merge_i_n_5\ : STD_LOGIC;
  signal \b2[5].merge_i_n_50\ : STD_LOGIC;
  signal \b2[5].merge_i_n_51\ : STD_LOGIC;
  signal \b2[5].merge_i_n_52\ : STD_LOGIC;
  signal \b2[5].merge_i_n_53\ : STD_LOGIC;
  signal \b2[5].merge_i_n_54\ : STD_LOGIC;
  signal \b2[5].merge_i_n_55\ : STD_LOGIC;
  signal \b2[5].merge_i_n_56\ : STD_LOGIC;
  signal \b2[5].merge_i_n_57\ : STD_LOGIC;
  signal \b2[5].merge_i_n_58\ : STD_LOGIC;
  signal \b2[5].merge_i_n_59\ : STD_LOGIC;
  signal \b2[5].merge_i_n_6\ : STD_LOGIC;
  signal \b2[5].merge_i_n_60\ : STD_LOGIC;
  signal \b2[5].merge_i_n_61\ : STD_LOGIC;
  signal \b2[5].merge_i_n_62\ : STD_LOGIC;
  signal \b2[5].merge_i_n_63\ : STD_LOGIC;
  signal \b2[5].merge_i_n_64\ : STD_LOGIC;
  signal \b2[5].merge_i_n_65\ : STD_LOGIC;
  signal \b2[5].merge_i_n_66\ : STD_LOGIC;
  signal \b2[5].merge_i_n_67\ : STD_LOGIC;
  signal \b2[5].merge_i_n_68\ : STD_LOGIC;
  signal \b2[5].merge_i_n_7\ : STD_LOGIC;
  signal \b2[5].merge_i_n_8\ : STD_LOGIC;
  signal \b2[5].merge_i_n_9\ : STD_LOGIC;
  signal \b2[6].merge_i_n_0\ : STD_LOGIC;
  signal \b2[6].merge_i_n_10\ : STD_LOGIC;
  signal \b2[6].merge_i_n_11\ : STD_LOGIC;
  signal \b2[6].merge_i_n_12\ : STD_LOGIC;
  signal \b2[6].merge_i_n_13\ : STD_LOGIC;
  signal \b2[6].merge_i_n_14\ : STD_LOGIC;
  signal \b2[6].merge_i_n_15\ : STD_LOGIC;
  signal \b2[6].merge_i_n_16\ : STD_LOGIC;
  signal \b2[6].merge_i_n_17\ : STD_LOGIC;
  signal \b2[6].merge_i_n_18\ : STD_LOGIC;
  signal \b2[6].merge_i_n_19\ : STD_LOGIC;
  signal \b2[6].merge_i_n_20\ : STD_LOGIC;
  signal \b2[6].merge_i_n_21\ : STD_LOGIC;
  signal \b2[6].merge_i_n_22\ : STD_LOGIC;
  signal \b2[6].merge_i_n_23\ : STD_LOGIC;
  signal \b2[6].merge_i_n_24\ : STD_LOGIC;
  signal \b2[6].merge_i_n_25\ : STD_LOGIC;
  signal \b2[6].merge_i_n_26\ : STD_LOGIC;
  signal \b2[6].merge_i_n_27\ : STD_LOGIC;
  signal \b2[6].merge_i_n_28\ : STD_LOGIC;
  signal \b2[6].merge_i_n_29\ : STD_LOGIC;
  signal \b2[6].merge_i_n_30\ : STD_LOGIC;
  signal \b2[6].merge_i_n_31\ : STD_LOGIC;
  signal \b2[6].merge_i_n_32\ : STD_LOGIC;
  signal \b2[6].merge_i_n_33\ : STD_LOGIC;
  signal \b2[6].merge_i_n_34\ : STD_LOGIC;
  signal \b2[6].merge_i_n_35\ : STD_LOGIC;
  signal \b2[6].merge_i_n_36\ : STD_LOGIC;
  signal \b2[6].merge_i_n_37\ : STD_LOGIC;
  signal \b2[6].merge_i_n_38\ : STD_LOGIC;
  signal \b2[6].merge_i_n_39\ : STD_LOGIC;
  signal \b2[6].merge_i_n_40\ : STD_LOGIC;
  signal \b2[6].merge_i_n_41\ : STD_LOGIC;
  signal \b2[6].merge_i_n_42\ : STD_LOGIC;
  signal \b2[6].merge_i_n_43\ : STD_LOGIC;
  signal \b2[6].merge_i_n_44\ : STD_LOGIC;
  signal \b2[6].merge_i_n_45\ : STD_LOGIC;
  signal \b2[6].merge_i_n_46\ : STD_LOGIC;
  signal \b2[6].merge_i_n_47\ : STD_LOGIC;
  signal \b2[6].merge_i_n_48\ : STD_LOGIC;
  signal \b2[6].merge_i_n_49\ : STD_LOGIC;
  signal \b2[6].merge_i_n_50\ : STD_LOGIC;
  signal \b2[6].merge_i_n_51\ : STD_LOGIC;
  signal \b2[6].merge_i_n_52\ : STD_LOGIC;
  signal \b2[6].merge_i_n_53\ : STD_LOGIC;
  signal \b2[6].merge_i_n_54\ : STD_LOGIC;
  signal \b2[6].merge_i_n_55\ : STD_LOGIC;
  signal \b2[6].merge_i_n_56\ : STD_LOGIC;
  signal \b2[6].merge_i_n_57\ : STD_LOGIC;
  signal \b2[6].merge_i_n_58\ : STD_LOGIC;
  signal \b2[6].merge_i_n_59\ : STD_LOGIC;
  signal \b2[6].merge_i_n_6\ : STD_LOGIC;
  signal \b2[6].merge_i_n_60\ : STD_LOGIC;
  signal \b2[6].merge_i_n_61\ : STD_LOGIC;
  signal \b2[6].merge_i_n_62\ : STD_LOGIC;
  signal \b2[6].merge_i_n_63\ : STD_LOGIC;
  signal \b2[6].merge_i_n_64\ : STD_LOGIC;
  signal \b2[6].merge_i_n_65\ : STD_LOGIC;
  signal \b2[6].merge_i_n_66\ : STD_LOGIC;
  signal \b2[6].merge_i_n_67\ : STD_LOGIC;
  signal \b2[6].merge_i_n_68\ : STD_LOGIC;
  signal \b2[6].merge_i_n_69\ : STD_LOGIC;
  signal \b2[6].merge_i_n_7\ : STD_LOGIC;
  signal \b2[6].merge_i_n_8\ : STD_LOGIC;
  signal \b2[6].merge_i_n_9\ : STD_LOGIC;
  signal \b2[7].merge_i_n_10\ : STD_LOGIC;
  signal \b2[7].merge_i_n_11\ : STD_LOGIC;
  signal \b2[7].merge_i_n_12\ : STD_LOGIC;
  signal \b2[7].merge_i_n_13\ : STD_LOGIC;
  signal \b2[7].merge_i_n_14\ : STD_LOGIC;
  signal \b2[7].merge_i_n_15\ : STD_LOGIC;
  signal \b2[7].merge_i_n_16\ : STD_LOGIC;
  signal \b2[7].merge_i_n_17\ : STD_LOGIC;
  signal \b2[7].merge_i_n_18\ : STD_LOGIC;
  signal \b2[7].merge_i_n_19\ : STD_LOGIC;
  signal \b2[7].merge_i_n_2\ : STD_LOGIC;
  signal \b2[7].merge_i_n_20\ : STD_LOGIC;
  signal \b2[7].merge_i_n_21\ : STD_LOGIC;
  signal \b2[7].merge_i_n_22\ : STD_LOGIC;
  signal \b2[7].merge_i_n_23\ : STD_LOGIC;
  signal \b2[7].merge_i_n_24\ : STD_LOGIC;
  signal \b2[7].merge_i_n_25\ : STD_LOGIC;
  signal \b2[7].merge_i_n_26\ : STD_LOGIC;
  signal \b2[7].merge_i_n_27\ : STD_LOGIC;
  signal \b2[7].merge_i_n_28\ : STD_LOGIC;
  signal \b2[7].merge_i_n_29\ : STD_LOGIC;
  signal \b2[7].merge_i_n_3\ : STD_LOGIC;
  signal \b2[7].merge_i_n_30\ : STD_LOGIC;
  signal \b2[7].merge_i_n_31\ : STD_LOGIC;
  signal \b2[7].merge_i_n_32\ : STD_LOGIC;
  signal \b2[7].merge_i_n_33\ : STD_LOGIC;
  signal \b2[7].merge_i_n_34\ : STD_LOGIC;
  signal \b2[7].merge_i_n_35\ : STD_LOGIC;
  signal \b2[7].merge_i_n_36\ : STD_LOGIC;
  signal \b2[7].merge_i_n_37\ : STD_LOGIC;
  signal \b2[7].merge_i_n_38\ : STD_LOGIC;
  signal \b2[7].merge_i_n_39\ : STD_LOGIC;
  signal \b2[7].merge_i_n_4\ : STD_LOGIC;
  signal \b2[7].merge_i_n_40\ : STD_LOGIC;
  signal \b2[7].merge_i_n_41\ : STD_LOGIC;
  signal \b2[7].merge_i_n_42\ : STD_LOGIC;
  signal \b2[7].merge_i_n_43\ : STD_LOGIC;
  signal \b2[7].merge_i_n_44\ : STD_LOGIC;
  signal \b2[7].merge_i_n_45\ : STD_LOGIC;
  signal \b2[7].merge_i_n_46\ : STD_LOGIC;
  signal \b2[7].merge_i_n_47\ : STD_LOGIC;
  signal \b2[7].merge_i_n_48\ : STD_LOGIC;
  signal \b2[7].merge_i_n_49\ : STD_LOGIC;
  signal \b2[7].merge_i_n_5\ : STD_LOGIC;
  signal \b2[7].merge_i_n_50\ : STD_LOGIC;
  signal \b2[7].merge_i_n_51\ : STD_LOGIC;
  signal \b2[7].merge_i_n_52\ : STD_LOGIC;
  signal \b2[7].merge_i_n_53\ : STD_LOGIC;
  signal \b2[7].merge_i_n_54\ : STD_LOGIC;
  signal \b2[7].merge_i_n_55\ : STD_LOGIC;
  signal \b2[7].merge_i_n_56\ : STD_LOGIC;
  signal \b2[7].merge_i_n_57\ : STD_LOGIC;
  signal \b2[7].merge_i_n_58\ : STD_LOGIC;
  signal \b2[7].merge_i_n_59\ : STD_LOGIC;
  signal \b2[7].merge_i_n_6\ : STD_LOGIC;
  signal \b2[7].merge_i_n_60\ : STD_LOGIC;
  signal \b2[7].merge_i_n_61\ : STD_LOGIC;
  signal \b2[7].merge_i_n_62\ : STD_LOGIC;
  signal \b2[7].merge_i_n_63\ : STD_LOGIC;
  signal \b2[7].merge_i_n_64\ : STD_LOGIC;
  signal \b2[7].merge_i_n_65\ : STD_LOGIC;
  signal \b2[7].merge_i_n_7\ : STD_LOGIC;
  signal \b2[7].merge_i_n_8\ : STD_LOGIC;
  signal \b2[7].merge_i_n_9\ : STD_LOGIC;
  signal \b2[8].merge_i_n_1\ : STD_LOGIC;
  signal \b2[8].merge_i_n_10\ : STD_LOGIC;
  signal \b2[8].merge_i_n_11\ : STD_LOGIC;
  signal \b2[8].merge_i_n_12\ : STD_LOGIC;
  signal \b2[8].merge_i_n_13\ : STD_LOGIC;
  signal \b2[8].merge_i_n_14\ : STD_LOGIC;
  signal \b2[8].merge_i_n_15\ : STD_LOGIC;
  signal \b2[8].merge_i_n_16\ : STD_LOGIC;
  signal \b2[8].merge_i_n_17\ : STD_LOGIC;
  signal \b2[8].merge_i_n_18\ : STD_LOGIC;
  signal \b2[8].merge_i_n_19\ : STD_LOGIC;
  signal \b2[8].merge_i_n_2\ : STD_LOGIC;
  signal \b2[8].merge_i_n_20\ : STD_LOGIC;
  signal \b2[8].merge_i_n_21\ : STD_LOGIC;
  signal \b2[8].merge_i_n_22\ : STD_LOGIC;
  signal \b2[8].merge_i_n_23\ : STD_LOGIC;
  signal \b2[8].merge_i_n_24\ : STD_LOGIC;
  signal \b2[8].merge_i_n_25\ : STD_LOGIC;
  signal \b2[8].merge_i_n_26\ : STD_LOGIC;
  signal \b2[8].merge_i_n_27\ : STD_LOGIC;
  signal \b2[8].merge_i_n_28\ : STD_LOGIC;
  signal \b2[8].merge_i_n_29\ : STD_LOGIC;
  signal \b2[8].merge_i_n_3\ : STD_LOGIC;
  signal \b2[8].merge_i_n_30\ : STD_LOGIC;
  signal \b2[8].merge_i_n_31\ : STD_LOGIC;
  signal \b2[8].merge_i_n_32\ : STD_LOGIC;
  signal \b2[8].merge_i_n_33\ : STD_LOGIC;
  signal \b2[8].merge_i_n_34\ : STD_LOGIC;
  signal \b2[8].merge_i_n_35\ : STD_LOGIC;
  signal \b2[8].merge_i_n_36\ : STD_LOGIC;
  signal \b2[8].merge_i_n_37\ : STD_LOGIC;
  signal \b2[8].merge_i_n_38\ : STD_LOGIC;
  signal \b2[8].merge_i_n_39\ : STD_LOGIC;
  signal \b2[8].merge_i_n_4\ : STD_LOGIC;
  signal \b2[8].merge_i_n_40\ : STD_LOGIC;
  signal \b2[8].merge_i_n_41\ : STD_LOGIC;
  signal \b2[8].merge_i_n_42\ : STD_LOGIC;
  signal \b2[8].merge_i_n_43\ : STD_LOGIC;
  signal \b2[8].merge_i_n_44\ : STD_LOGIC;
  signal \b2[8].merge_i_n_45\ : STD_LOGIC;
  signal \b2[8].merge_i_n_46\ : STD_LOGIC;
  signal \b2[8].merge_i_n_47\ : STD_LOGIC;
  signal \b2[8].merge_i_n_48\ : STD_LOGIC;
  signal \b2[8].merge_i_n_49\ : STD_LOGIC;
  signal \b2[8].merge_i_n_5\ : STD_LOGIC;
  signal \b2[8].merge_i_n_50\ : STD_LOGIC;
  signal \b2[8].merge_i_n_51\ : STD_LOGIC;
  signal \b2[8].merge_i_n_52\ : STD_LOGIC;
  signal \b2[8].merge_i_n_53\ : STD_LOGIC;
  signal \b2[8].merge_i_n_54\ : STD_LOGIC;
  signal \b2[8].merge_i_n_55\ : STD_LOGIC;
  signal \b2[8].merge_i_n_56\ : STD_LOGIC;
  signal \b2[8].merge_i_n_57\ : STD_LOGIC;
  signal \b2[8].merge_i_n_58\ : STD_LOGIC;
  signal \b2[8].merge_i_n_59\ : STD_LOGIC;
  signal \b2[8].merge_i_n_6\ : STD_LOGIC;
  signal \b2[8].merge_i_n_60\ : STD_LOGIC;
  signal \b2[8].merge_i_n_61\ : STD_LOGIC;
  signal \b2[8].merge_i_n_62\ : STD_LOGIC;
  signal \b2[8].merge_i_n_63\ : STD_LOGIC;
  signal \b2[8].merge_i_n_64\ : STD_LOGIC;
  signal \b2[8].merge_i_n_7\ : STD_LOGIC;
  signal \b2[8].merge_i_n_8\ : STD_LOGIC;
  signal \b2[8].merge_i_n_9\ : STD_LOGIC;
  signal \b2[9].merge_i_n_1\ : STD_LOGIC;
  signal \b2[9].merge_i_n_10\ : STD_LOGIC;
  signal \b2[9].merge_i_n_11\ : STD_LOGIC;
  signal \b2[9].merge_i_n_12\ : STD_LOGIC;
  signal \b2[9].merge_i_n_13\ : STD_LOGIC;
  signal \b2[9].merge_i_n_14\ : STD_LOGIC;
  signal \b2[9].merge_i_n_15\ : STD_LOGIC;
  signal \b2[9].merge_i_n_16\ : STD_LOGIC;
  signal \b2[9].merge_i_n_17\ : STD_LOGIC;
  signal \b2[9].merge_i_n_18\ : STD_LOGIC;
  signal \b2[9].merge_i_n_19\ : STD_LOGIC;
  signal \b2[9].merge_i_n_2\ : STD_LOGIC;
  signal \b2[9].merge_i_n_20\ : STD_LOGIC;
  signal \b2[9].merge_i_n_21\ : STD_LOGIC;
  signal \b2[9].merge_i_n_22\ : STD_LOGIC;
  signal \b2[9].merge_i_n_23\ : STD_LOGIC;
  signal \b2[9].merge_i_n_24\ : STD_LOGIC;
  signal \b2[9].merge_i_n_25\ : STD_LOGIC;
  signal \b2[9].merge_i_n_26\ : STD_LOGIC;
  signal \b2[9].merge_i_n_27\ : STD_LOGIC;
  signal \b2[9].merge_i_n_28\ : STD_LOGIC;
  signal \b2[9].merge_i_n_29\ : STD_LOGIC;
  signal \b2[9].merge_i_n_3\ : STD_LOGIC;
  signal \b2[9].merge_i_n_30\ : STD_LOGIC;
  signal \b2[9].merge_i_n_31\ : STD_LOGIC;
  signal \b2[9].merge_i_n_32\ : STD_LOGIC;
  signal \b2[9].merge_i_n_33\ : STD_LOGIC;
  signal \b2[9].merge_i_n_34\ : STD_LOGIC;
  signal \b2[9].merge_i_n_35\ : STD_LOGIC;
  signal \b2[9].merge_i_n_36\ : STD_LOGIC;
  signal \b2[9].merge_i_n_37\ : STD_LOGIC;
  signal \b2[9].merge_i_n_38\ : STD_LOGIC;
  signal \b2[9].merge_i_n_39\ : STD_LOGIC;
  signal \b2[9].merge_i_n_4\ : STD_LOGIC;
  signal \b2[9].merge_i_n_40\ : STD_LOGIC;
  signal \b2[9].merge_i_n_41\ : STD_LOGIC;
  signal \b2[9].merge_i_n_42\ : STD_LOGIC;
  signal \b2[9].merge_i_n_43\ : STD_LOGIC;
  signal \b2[9].merge_i_n_44\ : STD_LOGIC;
  signal \b2[9].merge_i_n_45\ : STD_LOGIC;
  signal \b2[9].merge_i_n_46\ : STD_LOGIC;
  signal \b2[9].merge_i_n_47\ : STD_LOGIC;
  signal \b2[9].merge_i_n_48\ : STD_LOGIC;
  signal \b2[9].merge_i_n_49\ : STD_LOGIC;
  signal \b2[9].merge_i_n_5\ : STD_LOGIC;
  signal \b2[9].merge_i_n_50\ : STD_LOGIC;
  signal \b2[9].merge_i_n_51\ : STD_LOGIC;
  signal \b2[9].merge_i_n_52\ : STD_LOGIC;
  signal \b2[9].merge_i_n_53\ : STD_LOGIC;
  signal \b2[9].merge_i_n_54\ : STD_LOGIC;
  signal \b2[9].merge_i_n_55\ : STD_LOGIC;
  signal \b2[9].merge_i_n_56\ : STD_LOGIC;
  signal \b2[9].merge_i_n_57\ : STD_LOGIC;
  signal \b2[9].merge_i_n_58\ : STD_LOGIC;
  signal \b2[9].merge_i_n_59\ : STD_LOGIC;
  signal \b2[9].merge_i_n_6\ : STD_LOGIC;
  signal \b2[9].merge_i_n_60\ : STD_LOGIC;
  signal \b2[9].merge_i_n_61\ : STD_LOGIC;
  signal \b2[9].merge_i_n_62\ : STD_LOGIC;
  signal \b2[9].merge_i_n_63\ : STD_LOGIC;
  signal \b2[9].merge_i_n_64\ : STD_LOGIC;
  signal \b2[9].merge_i_n_7\ : STD_LOGIC;
  signal \b2[9].merge_i_n_8\ : STD_LOGIC;
  signal \b2[9].merge_i_n_9\ : STD_LOGIC;
  signal data_i : STD_LOGIC;
  signal data_i_11 : STD_LOGIC;
  signal data_i_14 : STD_LOGIC;
  signal data_i_18 : STD_LOGIC;
  signal data_i_22 : STD_LOGIC;
  signal data_i_23 : STD_LOGIC;
  signal have_data02_out : STD_LOGIC;
  signal have_data02_out_12 : STD_LOGIC;
  signal have_data02_out_13 : STD_LOGIC;
  signal have_data02_out_15 : STD_LOGIC;
  signal have_data02_out_17 : STD_LOGIC;
  signal have_data02_out_19 : STD_LOGIC;
  signal have_data02_out_21 : STD_LOGIC;
  signal \^have_data0_0\ : STD_LOGIC;
  signal have_data0_10 : STD_LOGIC;
  signal have_data0_16 : STD_LOGIC;
  signal \^have_data0_2\ : STD_LOGIC;
  signal have_data0_20 : STD_LOGIC;
  signal \^have_data0_4\ : STD_LOGIC;
  signal \^have_data0_6\ : STD_LOGIC;
  signal have_data0_7 : STD_LOGIC;
  signal have_data0_8 : STD_LOGIC;
  signal have_data0_9 : STD_LOGIC;
  signal \^have_data_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal valid_1 : STD_LOGIC;
  signal valid_10 : STD_LOGIC;
  signal valid_11 : STD_LOGIC;
  signal valid_12 : STD_LOGIC;
  signal valid_13 : STD_LOGIC;
  signal valid_14 : STD_LOGIC;
  signal valid_2 : STD_LOGIC;
  signal valid_3 : STD_LOGIC;
  signal valid_4 : STD_LOGIC;
  signal valid_5 : STD_LOGIC;
  signal valid_6 : STD_LOGIC;
  signal valid_7 : STD_LOGIC;
  signal valid_8 : STD_LOGIC;
  signal valid_9 : STD_LOGIC;
begin
  have_data0_0 <= \^have_data0_0\;
  have_data0_2 <= \^have_data0_2\;
  have_data0_4 <= \^have_data0_4\;
  have_data0_6 <= \^have_data0_6\;
  have_data_reg <= \^have_data_reg\;
\b2[0].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1
     port map (
      D(63 downto 0) => p_0_in(63 downto 0),
      have_data0 => have_data0_10,
      have_data02_out => have_data02_out,
      have_data02_out_3 => have_data02_out_12,
      have_data0_0 => have_data0_9,
      have_data0_1 => have_data0_8,
      have_data0_2 => have_data0_7,
      have_data_reg_0 => \b2[0].merge_i_n_3\,
      have_data_reg_1 => \^have_data_reg\,
      have_data_reg_2 => \b2[0].merge_i_n_5\,
      have_data_reg_3 => \b2[0].merge_i_n_8\,
      have_data_reg_4 => have_data_reg_0,
      have_data_reg_5 => \b2[2].merge_i_n_0\,
      out_data(63 downto 0) => out_data(63 downto 0),
      out_ready => out_ready,
      trace_clk => trace_clk,
      valid_1 => valid_1,
      valid_2 => valid_2,
      valid_3 => valid_3,
      valid_5 => valid_5,
      valid_6 => valid_6,
      wrote0_reg_0 => \b2[0].merge_i_n_0\
    );
\b2[10].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_19
     port map (
      Q(63) => \b2[10].merge_i_n_1\,
      Q(62) => \b2[10].merge_i_n_2\,
      Q(61) => \b2[10].merge_i_n_3\,
      Q(60) => \b2[10].merge_i_n_4\,
      Q(59) => \b2[10].merge_i_n_5\,
      Q(58) => \b2[10].merge_i_n_6\,
      Q(57) => \b2[10].merge_i_n_7\,
      Q(56) => \b2[10].merge_i_n_8\,
      Q(55) => \b2[10].merge_i_n_9\,
      Q(54) => \b2[10].merge_i_n_10\,
      Q(53) => \b2[10].merge_i_n_11\,
      Q(52) => \b2[10].merge_i_n_12\,
      Q(51) => \b2[10].merge_i_n_13\,
      Q(50) => \b2[10].merge_i_n_14\,
      Q(49) => \b2[10].merge_i_n_15\,
      Q(48) => \b2[10].merge_i_n_16\,
      Q(47) => \b2[10].merge_i_n_17\,
      Q(46) => \b2[10].merge_i_n_18\,
      Q(45) => \b2[10].merge_i_n_19\,
      Q(44) => \b2[10].merge_i_n_20\,
      Q(43) => \b2[10].merge_i_n_21\,
      Q(42) => \b2[10].merge_i_n_22\,
      Q(41) => \b2[10].merge_i_n_23\,
      Q(40) => \b2[10].merge_i_n_24\,
      Q(39) => \b2[10].merge_i_n_25\,
      Q(38) => \b2[10].merge_i_n_26\,
      Q(37) => \b2[10].merge_i_n_27\,
      Q(36) => \b2[10].merge_i_n_28\,
      Q(35) => \b2[10].merge_i_n_29\,
      Q(34) => \b2[10].merge_i_n_30\,
      Q(33) => \b2[10].merge_i_n_31\,
      Q(32) => \b2[10].merge_i_n_32\,
      Q(31) => \b2[10].merge_i_n_33\,
      Q(30) => \b2[10].merge_i_n_34\,
      Q(29) => \b2[10].merge_i_n_35\,
      Q(28) => \b2[10].merge_i_n_36\,
      Q(27) => \b2[10].merge_i_n_37\,
      Q(26) => \b2[10].merge_i_n_38\,
      Q(25) => \b2[10].merge_i_n_39\,
      Q(24) => \b2[10].merge_i_n_40\,
      Q(23) => \b2[10].merge_i_n_41\,
      Q(22) => \b2[10].merge_i_n_42\,
      Q(21) => \b2[10].merge_i_n_43\,
      Q(20) => \b2[10].merge_i_n_44\,
      Q(19) => \b2[10].merge_i_n_45\,
      Q(18) => \b2[10].merge_i_n_46\,
      Q(17) => \b2[10].merge_i_n_47\,
      Q(16) => \b2[10].merge_i_n_48\,
      Q(15) => \b2[10].merge_i_n_49\,
      Q(14) => \b2[10].merge_i_n_50\,
      Q(13) => \b2[10].merge_i_n_51\,
      Q(12) => \b2[10].merge_i_n_52\,
      Q(11) => \b2[10].merge_i_n_53\,
      Q(10) => \b2[10].merge_i_n_54\,
      Q(9) => \b2[10].merge_i_n_55\,
      Q(8) => \b2[10].merge_i_n_56\,
      Q(7) => \b2[10].merge_i_n_57\,
      Q(6) => \b2[10].merge_i_n_58\,
      Q(5) => \b2[10].merge_i_n_59\,
      Q(4) => \b2[10].merge_i_n_60\,
      Q(3) => \b2[10].merge_i_n_61\,
      Q(2) => \b2[10].merge_i_n_62\,
      Q(1) => \b2[10].merge_i_n_63\,
      Q(0) => \b2[10].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(7 downto 6),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_3\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_2\(63 downto 0),
      have_data0 => have_data0_16,
      have_data0_6 => \^have_data0_6\,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[4].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_10 => valid_10,
      valid_9 => valid_9,
      wrote0_reg_0 => wrote0_reg_2
    );
\b2[11].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_20
     port map (
      D(63) => \b2[11].merge_i_n_1\,
      D(62) => \b2[11].merge_i_n_2\,
      D(61) => \b2[11].merge_i_n_3\,
      D(60) => \b2[11].merge_i_n_4\,
      D(59) => \b2[11].merge_i_n_5\,
      D(58) => \b2[11].merge_i_n_6\,
      D(57) => \b2[11].merge_i_n_7\,
      D(56) => \b2[11].merge_i_n_8\,
      D(55) => \b2[11].merge_i_n_9\,
      D(54) => \b2[11].merge_i_n_10\,
      D(53) => \b2[11].merge_i_n_11\,
      D(52) => \b2[11].merge_i_n_12\,
      D(51) => \b2[11].merge_i_n_13\,
      D(50) => \b2[11].merge_i_n_14\,
      D(49) => \b2[11].merge_i_n_15\,
      D(48) => \b2[11].merge_i_n_16\,
      D(47) => \b2[11].merge_i_n_17\,
      D(46) => \b2[11].merge_i_n_18\,
      D(45) => \b2[11].merge_i_n_19\,
      D(44) => \b2[11].merge_i_n_20\,
      D(43) => \b2[11].merge_i_n_21\,
      D(42) => \b2[11].merge_i_n_22\,
      D(41) => \b2[11].merge_i_n_23\,
      D(40) => \b2[11].merge_i_n_24\,
      D(39) => \b2[11].merge_i_n_25\,
      D(38) => \b2[11].merge_i_n_26\,
      D(37) => \b2[11].merge_i_n_27\,
      D(36) => \b2[11].merge_i_n_28\,
      D(35) => \b2[11].merge_i_n_29\,
      D(34) => \b2[11].merge_i_n_30\,
      D(33) => \b2[11].merge_i_n_31\,
      D(32) => \b2[11].merge_i_n_32\,
      D(31) => \b2[11].merge_i_n_33\,
      D(30) => \b2[11].merge_i_n_34\,
      D(29) => \b2[11].merge_i_n_35\,
      D(28) => \b2[11].merge_i_n_36\,
      D(27) => \b2[11].merge_i_n_37\,
      D(26) => \b2[11].merge_i_n_38\,
      D(25) => \b2[11].merge_i_n_39\,
      D(24) => \b2[11].merge_i_n_40\,
      D(23) => \b2[11].merge_i_n_41\,
      D(22) => \b2[11].merge_i_n_42\,
      D(21) => \b2[11].merge_i_n_43\,
      D(20) => \b2[11].merge_i_n_44\,
      D(19) => \b2[11].merge_i_n_45\,
      D(18) => \b2[11].merge_i_n_46\,
      D(17) => \b2[11].merge_i_n_47\,
      D(16) => \b2[11].merge_i_n_48\,
      D(15) => \b2[11].merge_i_n_49\,
      D(14) => \b2[11].merge_i_n_50\,
      D(13) => \b2[11].merge_i_n_51\,
      D(12) => \b2[11].merge_i_n_52\,
      D(11) => \b2[11].merge_i_n_53\,
      D(10) => \b2[11].merge_i_n_54\,
      D(9) => \b2[11].merge_i_n_55\,
      D(8) => \b2[11].merge_i_n_56\,
      D(7) => \b2[11].merge_i_n_57\,
      D(6) => \b2[11].merge_i_n_58\,
      D(5) => \b2[11].merge_i_n_59\,
      D(4) => \b2[11].merge_i_n_60\,
      D(3) => \b2[11].merge_i_n_61\,
      D(2) => \b2[11].merge_i_n_62\,
      D(1) => \b2[11].merge_i_n_63\,
      D(0) => \b2[11].merge_i_n_64\,
      E(0) => data_i,
      Q(63) => \b2[12].merge_i_n_1\,
      Q(62) => \b2[12].merge_i_n_2\,
      Q(61) => \b2[12].merge_i_n_3\,
      Q(60) => \b2[12].merge_i_n_4\,
      Q(59) => \b2[12].merge_i_n_5\,
      Q(58) => \b2[12].merge_i_n_6\,
      Q(57) => \b2[12].merge_i_n_7\,
      Q(56) => \b2[12].merge_i_n_8\,
      Q(55) => \b2[12].merge_i_n_9\,
      Q(54) => \b2[12].merge_i_n_10\,
      Q(53) => \b2[12].merge_i_n_11\,
      Q(52) => \b2[12].merge_i_n_12\,
      Q(51) => \b2[12].merge_i_n_13\,
      Q(50) => \b2[12].merge_i_n_14\,
      Q(49) => \b2[12].merge_i_n_15\,
      Q(48) => \b2[12].merge_i_n_16\,
      Q(47) => \b2[12].merge_i_n_17\,
      Q(46) => \b2[12].merge_i_n_18\,
      Q(45) => \b2[12].merge_i_n_19\,
      Q(44) => \b2[12].merge_i_n_20\,
      Q(43) => \b2[12].merge_i_n_21\,
      Q(42) => \b2[12].merge_i_n_22\,
      Q(41) => \b2[12].merge_i_n_23\,
      Q(40) => \b2[12].merge_i_n_24\,
      Q(39) => \b2[12].merge_i_n_25\,
      Q(38) => \b2[12].merge_i_n_26\,
      Q(37) => \b2[12].merge_i_n_27\,
      Q(36) => \b2[12].merge_i_n_28\,
      Q(35) => \b2[12].merge_i_n_29\,
      Q(34) => \b2[12].merge_i_n_30\,
      Q(33) => \b2[12].merge_i_n_31\,
      Q(32) => \b2[12].merge_i_n_32\,
      Q(31) => \b2[12].merge_i_n_33\,
      Q(30) => \b2[12].merge_i_n_34\,
      Q(29) => \b2[12].merge_i_n_35\,
      Q(28) => \b2[12].merge_i_n_36\,
      Q(27) => \b2[12].merge_i_n_37\,
      Q(26) => \b2[12].merge_i_n_38\,
      Q(25) => \b2[12].merge_i_n_39\,
      Q(24) => \b2[12].merge_i_n_40\,
      Q(23) => \b2[12].merge_i_n_41\,
      Q(22) => \b2[12].merge_i_n_42\,
      Q(21) => \b2[12].merge_i_n_43\,
      Q(20) => \b2[12].merge_i_n_44\,
      Q(19) => \b2[12].merge_i_n_45\,
      Q(18) => \b2[12].merge_i_n_46\,
      Q(17) => \b2[12].merge_i_n_47\,
      Q(16) => \b2[12].merge_i_n_48\,
      Q(15) => \b2[12].merge_i_n_49\,
      Q(14) => \b2[12].merge_i_n_50\,
      Q(13) => \b2[12].merge_i_n_51\,
      Q(12) => \b2[12].merge_i_n_52\,
      Q(11) => \b2[12].merge_i_n_53\,
      Q(10) => \b2[12].merge_i_n_54\,
      Q(9) => \b2[12].merge_i_n_55\,
      Q(8) => \b2[12].merge_i_n_56\,
      Q(7) => \b2[12].merge_i_n_57\,
      Q(6) => \b2[12].merge_i_n_58\,
      Q(5) => \b2[12].merge_i_n_59\,
      Q(4) => \b2[12].merge_i_n_60\,
      Q(3) => \b2[12].merge_i_n_61\,
      Q(2) => \b2[12].merge_i_n_62\,
      Q(1) => \b2[12].merge_i_n_63\,
      Q(0) => \b2[12].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(9 downto 8),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_2\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_1\(63 downto 0),
      have_data0 => have_data0_10,
      have_data02_out => have_data02_out_19,
      have_data_reg_0 => \b2[5].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_11 => valid_11,
      valid_12 => valid_12,
      wrote0_reg_0 => wrote0_reg_3,
      wrote0_reg_1 => have_data_reg_0
    );
\b2[12].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_21
     port map (
      Q(63) => \b2[12].merge_i_n_1\,
      Q(62) => \b2[12].merge_i_n_2\,
      Q(61) => \b2[12].merge_i_n_3\,
      Q(60) => \b2[12].merge_i_n_4\,
      Q(59) => \b2[12].merge_i_n_5\,
      Q(58) => \b2[12].merge_i_n_6\,
      Q(57) => \b2[12].merge_i_n_7\,
      Q(56) => \b2[12].merge_i_n_8\,
      Q(55) => \b2[12].merge_i_n_9\,
      Q(54) => \b2[12].merge_i_n_10\,
      Q(53) => \b2[12].merge_i_n_11\,
      Q(52) => \b2[12].merge_i_n_12\,
      Q(51) => \b2[12].merge_i_n_13\,
      Q(50) => \b2[12].merge_i_n_14\,
      Q(49) => \b2[12].merge_i_n_15\,
      Q(48) => \b2[12].merge_i_n_16\,
      Q(47) => \b2[12].merge_i_n_17\,
      Q(46) => \b2[12].merge_i_n_18\,
      Q(45) => \b2[12].merge_i_n_19\,
      Q(44) => \b2[12].merge_i_n_20\,
      Q(43) => \b2[12].merge_i_n_21\,
      Q(42) => \b2[12].merge_i_n_22\,
      Q(41) => \b2[12].merge_i_n_23\,
      Q(40) => \b2[12].merge_i_n_24\,
      Q(39) => \b2[12].merge_i_n_25\,
      Q(38) => \b2[12].merge_i_n_26\,
      Q(37) => \b2[12].merge_i_n_27\,
      Q(36) => \b2[12].merge_i_n_28\,
      Q(35) => \b2[12].merge_i_n_29\,
      Q(34) => \b2[12].merge_i_n_30\,
      Q(33) => \b2[12].merge_i_n_31\,
      Q(32) => \b2[12].merge_i_n_32\,
      Q(31) => \b2[12].merge_i_n_33\,
      Q(30) => \b2[12].merge_i_n_34\,
      Q(29) => \b2[12].merge_i_n_35\,
      Q(28) => \b2[12].merge_i_n_36\,
      Q(27) => \b2[12].merge_i_n_37\,
      Q(26) => \b2[12].merge_i_n_38\,
      Q(25) => \b2[12].merge_i_n_39\,
      Q(24) => \b2[12].merge_i_n_40\,
      Q(23) => \b2[12].merge_i_n_41\,
      Q(22) => \b2[12].merge_i_n_42\,
      Q(21) => \b2[12].merge_i_n_43\,
      Q(20) => \b2[12].merge_i_n_44\,
      Q(19) => \b2[12].merge_i_n_45\,
      Q(18) => \b2[12].merge_i_n_46\,
      Q(17) => \b2[12].merge_i_n_47\,
      Q(16) => \b2[12].merge_i_n_48\,
      Q(15) => \b2[12].merge_i_n_49\,
      Q(14) => \b2[12].merge_i_n_50\,
      Q(13) => \b2[12].merge_i_n_51\,
      Q(12) => \b2[12].merge_i_n_52\,
      Q(11) => \b2[12].merge_i_n_53\,
      Q(10) => \b2[12].merge_i_n_54\,
      Q(9) => \b2[12].merge_i_n_55\,
      Q(8) => \b2[12].merge_i_n_56\,
      Q(7) => \b2[12].merge_i_n_57\,
      Q(6) => \b2[12].merge_i_n_58\,
      Q(5) => \b2[12].merge_i_n_59\,
      Q(4) => \b2[12].merge_i_n_60\,
      Q(3) => \b2[12].merge_i_n_61\,
      Q(2) => \b2[12].merge_i_n_62\,
      Q(1) => \b2[12].merge_i_n_63\,
      Q(0) => \b2[12].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(11 downto 10),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_1\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_0\(63 downto 0),
      have_data0 => have_data0_10,
      have_data0_0 => \^have_data0_0\,
      have_data_reg_0 => \b2[5].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_11 => valid_11,
      valid_12 => valid_12,
      wrote0_reg_0 => wrote0_reg_4,
      wrote0_reg_1 => have_data_reg_0
    );
\b2[13].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_22
     port map (
      D(63) => \b2[13].merge_i_n_1\,
      D(62) => \b2[13].merge_i_n_2\,
      D(61) => \b2[13].merge_i_n_3\,
      D(60) => \b2[13].merge_i_n_4\,
      D(59) => \b2[13].merge_i_n_5\,
      D(58) => \b2[13].merge_i_n_6\,
      D(57) => \b2[13].merge_i_n_7\,
      D(56) => \b2[13].merge_i_n_8\,
      D(55) => \b2[13].merge_i_n_9\,
      D(54) => \b2[13].merge_i_n_10\,
      D(53) => \b2[13].merge_i_n_11\,
      D(52) => \b2[13].merge_i_n_12\,
      D(51) => \b2[13].merge_i_n_13\,
      D(50) => \b2[13].merge_i_n_14\,
      D(49) => \b2[13].merge_i_n_15\,
      D(48) => \b2[13].merge_i_n_16\,
      D(47) => \b2[13].merge_i_n_17\,
      D(46) => \b2[13].merge_i_n_18\,
      D(45) => \b2[13].merge_i_n_19\,
      D(44) => \b2[13].merge_i_n_20\,
      D(43) => \b2[13].merge_i_n_21\,
      D(42) => \b2[13].merge_i_n_22\,
      D(41) => \b2[13].merge_i_n_23\,
      D(40) => \b2[13].merge_i_n_24\,
      D(39) => \b2[13].merge_i_n_25\,
      D(38) => \b2[13].merge_i_n_26\,
      D(37) => \b2[13].merge_i_n_27\,
      D(36) => \b2[13].merge_i_n_28\,
      D(35) => \b2[13].merge_i_n_29\,
      D(34) => \b2[13].merge_i_n_30\,
      D(33) => \b2[13].merge_i_n_31\,
      D(32) => \b2[13].merge_i_n_32\,
      D(31) => \b2[13].merge_i_n_33\,
      D(30) => \b2[13].merge_i_n_34\,
      D(29) => \b2[13].merge_i_n_35\,
      D(28) => \b2[13].merge_i_n_36\,
      D(27) => \b2[13].merge_i_n_37\,
      D(26) => \b2[13].merge_i_n_38\,
      D(25) => \b2[13].merge_i_n_39\,
      D(24) => \b2[13].merge_i_n_40\,
      D(23) => \b2[13].merge_i_n_41\,
      D(22) => \b2[13].merge_i_n_42\,
      D(21) => \b2[13].merge_i_n_43\,
      D(20) => \b2[13].merge_i_n_44\,
      D(19) => \b2[13].merge_i_n_45\,
      D(18) => \b2[13].merge_i_n_46\,
      D(17) => \b2[13].merge_i_n_47\,
      D(16) => \b2[13].merge_i_n_48\,
      D(15) => \b2[13].merge_i_n_49\,
      D(14) => \b2[13].merge_i_n_50\,
      D(13) => \b2[13].merge_i_n_51\,
      D(12) => \b2[13].merge_i_n_52\,
      D(11) => \b2[13].merge_i_n_53\,
      D(10) => \b2[13].merge_i_n_54\,
      D(9) => \b2[13].merge_i_n_55\,
      D(8) => \b2[13].merge_i_n_56\,
      D(7) => \b2[13].merge_i_n_57\,
      D(6) => \b2[13].merge_i_n_58\,
      D(5) => \b2[13].merge_i_n_59\,
      D(4) => \b2[13].merge_i_n_60\,
      D(3) => \b2[13].merge_i_n_61\,
      D(2) => \b2[13].merge_i_n_62\,
      D(1) => \b2[13].merge_i_n_63\,
      D(0) => \b2[13].merge_i_n_64\,
      E(0) => data_i_11,
      Q(63) => \b2[14].merge_i_n_2\,
      Q(62) => \b2[14].merge_i_n_3\,
      Q(61) => \b2[14].merge_i_n_4\,
      Q(60) => \b2[14].merge_i_n_5\,
      Q(59) => \b2[14].merge_i_n_6\,
      Q(58) => \b2[14].merge_i_n_7\,
      Q(57) => \b2[14].merge_i_n_8\,
      Q(56) => \b2[14].merge_i_n_9\,
      Q(55) => \b2[14].merge_i_n_10\,
      Q(54) => \b2[14].merge_i_n_11\,
      Q(53) => \b2[14].merge_i_n_12\,
      Q(52) => \b2[14].merge_i_n_13\,
      Q(51) => \b2[14].merge_i_n_14\,
      Q(50) => \b2[14].merge_i_n_15\,
      Q(49) => \b2[14].merge_i_n_16\,
      Q(48) => \b2[14].merge_i_n_17\,
      Q(47) => \b2[14].merge_i_n_18\,
      Q(46) => \b2[14].merge_i_n_19\,
      Q(45) => \b2[14].merge_i_n_20\,
      Q(44) => \b2[14].merge_i_n_21\,
      Q(43) => \b2[14].merge_i_n_22\,
      Q(42) => \b2[14].merge_i_n_23\,
      Q(41) => \b2[14].merge_i_n_24\,
      Q(40) => \b2[14].merge_i_n_25\,
      Q(39) => \b2[14].merge_i_n_26\,
      Q(38) => \b2[14].merge_i_n_27\,
      Q(37) => \b2[14].merge_i_n_28\,
      Q(36) => \b2[14].merge_i_n_29\,
      Q(35) => \b2[14].merge_i_n_30\,
      Q(34) => \b2[14].merge_i_n_31\,
      Q(33) => \b2[14].merge_i_n_32\,
      Q(32) => \b2[14].merge_i_n_33\,
      Q(31) => \b2[14].merge_i_n_34\,
      Q(30) => \b2[14].merge_i_n_35\,
      Q(29) => \b2[14].merge_i_n_36\,
      Q(28) => \b2[14].merge_i_n_37\,
      Q(27) => \b2[14].merge_i_n_38\,
      Q(26) => \b2[14].merge_i_n_39\,
      Q(25) => \b2[14].merge_i_n_40\,
      Q(24) => \b2[14].merge_i_n_41\,
      Q(23) => \b2[14].merge_i_n_42\,
      Q(22) => \b2[14].merge_i_n_43\,
      Q(21) => \b2[14].merge_i_n_44\,
      Q(20) => \b2[14].merge_i_n_45\,
      Q(19) => \b2[14].merge_i_n_46\,
      Q(18) => \b2[14].merge_i_n_47\,
      Q(17) => \b2[14].merge_i_n_48\,
      Q(16) => \b2[14].merge_i_n_49\,
      Q(15) => \b2[14].merge_i_n_50\,
      Q(14) => \b2[14].merge_i_n_51\,
      Q(13) => \b2[14].merge_i_n_52\,
      Q(12) => \b2[14].merge_i_n_53\,
      Q(11) => \b2[14].merge_i_n_54\,
      Q(10) => \b2[14].merge_i_n_55\,
      Q(9) => \b2[14].merge_i_n_56\,
      Q(8) => \b2[14].merge_i_n_57\,
      Q(7) => \b2[14].merge_i_n_58\,
      Q(6) => \b2[14].merge_i_n_59\,
      Q(5) => \b2[14].merge_i_n_60\,
      Q(4) => \b2[14].merge_i_n_61\,
      Q(3) => \b2[14].merge_i_n_62\,
      Q(2) => \b2[14].merge_i_n_63\,
      Q(1) => \b2[14].merge_i_n_64\,
      Q(0) => \b2[14].merge_i_n_65\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(13 downto 12),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_0\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]\(63 downto 0),
      have_data0 => have_data0_20,
      have_data02_out => have_data02_out_21,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[6].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_13 => valid_13,
      valid_14 => valid_14,
      wrote0_reg_0 => wrote0_reg_5
    );
\b2[14].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_23
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      Q(63) => \b2[14].merge_i_n_2\,
      Q(62) => \b2[14].merge_i_n_3\,
      Q(61) => \b2[14].merge_i_n_4\,
      Q(60) => \b2[14].merge_i_n_5\,
      Q(59) => \b2[14].merge_i_n_6\,
      Q(58) => \b2[14].merge_i_n_7\,
      Q(57) => \b2[14].merge_i_n_8\,
      Q(56) => \b2[14].merge_i_n_9\,
      Q(55) => \b2[14].merge_i_n_10\,
      Q(54) => \b2[14].merge_i_n_11\,
      Q(53) => \b2[14].merge_i_n_12\,
      Q(52) => \b2[14].merge_i_n_13\,
      Q(51) => \b2[14].merge_i_n_14\,
      Q(50) => \b2[14].merge_i_n_15\,
      Q(49) => \b2[14].merge_i_n_16\,
      Q(48) => \b2[14].merge_i_n_17\,
      Q(47) => \b2[14].merge_i_n_18\,
      Q(46) => \b2[14].merge_i_n_19\,
      Q(45) => \b2[14].merge_i_n_20\,
      Q(44) => \b2[14].merge_i_n_21\,
      Q(43) => \b2[14].merge_i_n_22\,
      Q(42) => \b2[14].merge_i_n_23\,
      Q(41) => \b2[14].merge_i_n_24\,
      Q(40) => \b2[14].merge_i_n_25\,
      Q(39) => \b2[14].merge_i_n_26\,
      Q(38) => \b2[14].merge_i_n_27\,
      Q(37) => \b2[14].merge_i_n_28\,
      Q(36) => \b2[14].merge_i_n_29\,
      Q(35) => \b2[14].merge_i_n_30\,
      Q(34) => \b2[14].merge_i_n_31\,
      Q(33) => \b2[14].merge_i_n_32\,
      Q(32) => \b2[14].merge_i_n_33\,
      Q(31) => \b2[14].merge_i_n_34\,
      Q(30) => \b2[14].merge_i_n_35\,
      Q(29) => \b2[14].merge_i_n_36\,
      Q(28) => \b2[14].merge_i_n_37\,
      Q(27) => \b2[14].merge_i_n_38\,
      Q(26) => \b2[14].merge_i_n_39\,
      Q(25) => \b2[14].merge_i_n_40\,
      Q(24) => \b2[14].merge_i_n_41\,
      Q(23) => \b2[14].merge_i_n_42\,
      Q(22) => \b2[14].merge_i_n_43\,
      Q(21) => \b2[14].merge_i_n_44\,
      Q(20) => \b2[14].merge_i_n_45\,
      Q(19) => \b2[14].merge_i_n_46\,
      Q(18) => \b2[14].merge_i_n_47\,
      Q(17) => \b2[14].merge_i_n_48\,
      Q(16) => \b2[14].merge_i_n_49\,
      Q(15) => \b2[14].merge_i_n_50\,
      Q(14) => \b2[14].merge_i_n_51\,
      Q(13) => \b2[14].merge_i_n_52\,
      Q(12) => \b2[14].merge_i_n_53\,
      Q(11) => \b2[14].merge_i_n_54\,
      Q(10) => \b2[14].merge_i_n_55\,
      Q(9) => \b2[14].merge_i_n_56\,
      Q(8) => \b2[14].merge_i_n_57\,
      Q(7) => \b2[14].merge_i_n_58\,
      Q(6) => \b2[14].merge_i_n_59\,
      Q(5) => \b2[14].merge_i_n_60\,
      Q(4) => \b2[14].merge_i_n_61\,
      Q(3) => \b2[14].merge_i_n_62\,
      Q(2) => \b2[14].merge_i_n_63\,
      Q(1) => \b2[14].merge_i_n_64\,
      Q(0) => \b2[14].merge_i_n_65\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(15 downto 14),
      have_data0 => have_data0_20,
      have_data0_2 => \^have_data0_2\,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[6].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_13 => valid_13,
      valid_14 => valid_14,
      wrote0_reg_0 => wrote0_reg_6
    );
\b2[1].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_24
     port map (
      D(63 downto 0) => p_0_in(63 downto 0),
      E(0) => data_i_14,
      Q(63) => \b2[2].merge_i_n_3\,
      Q(62) => \b2[2].merge_i_n_4\,
      Q(61) => \b2[2].merge_i_n_5\,
      Q(60) => \b2[2].merge_i_n_6\,
      Q(59) => \b2[2].merge_i_n_7\,
      Q(58) => \b2[2].merge_i_n_8\,
      Q(57) => \b2[2].merge_i_n_9\,
      Q(56) => \b2[2].merge_i_n_10\,
      Q(55) => \b2[2].merge_i_n_11\,
      Q(54) => \b2[2].merge_i_n_12\,
      Q(53) => \b2[2].merge_i_n_13\,
      Q(52) => \b2[2].merge_i_n_14\,
      Q(51) => \b2[2].merge_i_n_15\,
      Q(50) => \b2[2].merge_i_n_16\,
      Q(49) => \b2[2].merge_i_n_17\,
      Q(48) => \b2[2].merge_i_n_18\,
      Q(47) => \b2[2].merge_i_n_19\,
      Q(46) => \b2[2].merge_i_n_20\,
      Q(45) => \b2[2].merge_i_n_21\,
      Q(44) => \b2[2].merge_i_n_22\,
      Q(43) => \b2[2].merge_i_n_23\,
      Q(42) => \b2[2].merge_i_n_24\,
      Q(41) => \b2[2].merge_i_n_25\,
      Q(40) => \b2[2].merge_i_n_26\,
      Q(39) => \b2[2].merge_i_n_27\,
      Q(38) => \b2[2].merge_i_n_28\,
      Q(37) => \b2[2].merge_i_n_29\,
      Q(36) => \b2[2].merge_i_n_30\,
      Q(35) => \b2[2].merge_i_n_31\,
      Q(34) => \b2[2].merge_i_n_32\,
      Q(33) => \b2[2].merge_i_n_33\,
      Q(32) => \b2[2].merge_i_n_34\,
      Q(31) => \b2[2].merge_i_n_35\,
      Q(30) => \b2[2].merge_i_n_36\,
      Q(29) => \b2[2].merge_i_n_37\,
      Q(28) => \b2[2].merge_i_n_38\,
      Q(27) => \b2[2].merge_i_n_39\,
      Q(26) => \b2[2].merge_i_n_40\,
      Q(25) => \b2[2].merge_i_n_41\,
      Q(24) => \b2[2].merge_i_n_42\,
      Q(23) => \b2[2].merge_i_n_43\,
      Q(22) => \b2[2].merge_i_n_44\,
      Q(21) => \b2[2].merge_i_n_45\,
      Q(20) => \b2[2].merge_i_n_46\,
      Q(19) => \b2[2].merge_i_n_47\,
      Q(18) => \b2[2].merge_i_n_48\,
      Q(17) => \b2[2].merge_i_n_49\,
      Q(16) => \b2[2].merge_i_n_50\,
      Q(15) => \b2[2].merge_i_n_51\,
      Q(14) => \b2[2].merge_i_n_52\,
      Q(13) => \b2[2].merge_i_n_53\,
      Q(12) => \b2[2].merge_i_n_54\,
      Q(11) => \b2[2].merge_i_n_55\,
      Q(10) => \b2[2].merge_i_n_56\,
      Q(9) => \b2[2].merge_i_n_57\,
      Q(8) => \b2[2].merge_i_n_58\,
      Q(7) => \b2[2].merge_i_n_59\,
      Q(6) => \b2[2].merge_i_n_60\,
      Q(5) => \b2[2].merge_i_n_61\,
      Q(4) => \b2[2].merge_i_n_62\,
      Q(3) => \b2[2].merge_i_n_63\,
      Q(2) => \b2[2].merge_i_n_64\,
      Q(1) => \b2[2].merge_i_n_65\,
      Q(0) => \b2[2].merge_i_n_66\,
      \data_i_reg[63]_0\ => \b2[0].merge_i_n_0\,
      \data_i_reg[63]_1\(63) => \b2[3].merge_i_n_5\,
      \data_i_reg[63]_1\(62) => \b2[3].merge_i_n_6\,
      \data_i_reg[63]_1\(61) => \b2[3].merge_i_n_7\,
      \data_i_reg[63]_1\(60) => \b2[3].merge_i_n_8\,
      \data_i_reg[63]_1\(59) => \b2[3].merge_i_n_9\,
      \data_i_reg[63]_1\(58) => \b2[3].merge_i_n_10\,
      \data_i_reg[63]_1\(57) => \b2[3].merge_i_n_11\,
      \data_i_reg[63]_1\(56) => \b2[3].merge_i_n_12\,
      \data_i_reg[63]_1\(55) => \b2[3].merge_i_n_13\,
      \data_i_reg[63]_1\(54) => \b2[3].merge_i_n_14\,
      \data_i_reg[63]_1\(53) => \b2[3].merge_i_n_15\,
      \data_i_reg[63]_1\(52) => \b2[3].merge_i_n_16\,
      \data_i_reg[63]_1\(51) => \b2[3].merge_i_n_17\,
      \data_i_reg[63]_1\(50) => \b2[3].merge_i_n_18\,
      \data_i_reg[63]_1\(49) => \b2[3].merge_i_n_19\,
      \data_i_reg[63]_1\(48) => \b2[3].merge_i_n_20\,
      \data_i_reg[63]_1\(47) => \b2[3].merge_i_n_21\,
      \data_i_reg[63]_1\(46) => \b2[3].merge_i_n_22\,
      \data_i_reg[63]_1\(45) => \b2[3].merge_i_n_23\,
      \data_i_reg[63]_1\(44) => \b2[3].merge_i_n_24\,
      \data_i_reg[63]_1\(43) => \b2[3].merge_i_n_25\,
      \data_i_reg[63]_1\(42) => \b2[3].merge_i_n_26\,
      \data_i_reg[63]_1\(41) => \b2[3].merge_i_n_27\,
      \data_i_reg[63]_1\(40) => \b2[3].merge_i_n_28\,
      \data_i_reg[63]_1\(39) => \b2[3].merge_i_n_29\,
      \data_i_reg[63]_1\(38) => \b2[3].merge_i_n_30\,
      \data_i_reg[63]_1\(37) => \b2[3].merge_i_n_31\,
      \data_i_reg[63]_1\(36) => \b2[3].merge_i_n_32\,
      \data_i_reg[63]_1\(35) => \b2[3].merge_i_n_33\,
      \data_i_reg[63]_1\(34) => \b2[3].merge_i_n_34\,
      \data_i_reg[63]_1\(33) => \b2[3].merge_i_n_35\,
      \data_i_reg[63]_1\(32) => \b2[3].merge_i_n_36\,
      \data_i_reg[63]_1\(31) => \b2[3].merge_i_n_37\,
      \data_i_reg[63]_1\(30) => \b2[3].merge_i_n_38\,
      \data_i_reg[63]_1\(29) => \b2[3].merge_i_n_39\,
      \data_i_reg[63]_1\(28) => \b2[3].merge_i_n_40\,
      \data_i_reg[63]_1\(27) => \b2[3].merge_i_n_41\,
      \data_i_reg[63]_1\(26) => \b2[3].merge_i_n_42\,
      \data_i_reg[63]_1\(25) => \b2[3].merge_i_n_43\,
      \data_i_reg[63]_1\(24) => \b2[3].merge_i_n_44\,
      \data_i_reg[63]_1\(23) => \b2[3].merge_i_n_45\,
      \data_i_reg[63]_1\(22) => \b2[3].merge_i_n_46\,
      \data_i_reg[63]_1\(21) => \b2[3].merge_i_n_47\,
      \data_i_reg[63]_1\(20) => \b2[3].merge_i_n_48\,
      \data_i_reg[63]_1\(19) => \b2[3].merge_i_n_49\,
      \data_i_reg[63]_1\(18) => \b2[3].merge_i_n_50\,
      \data_i_reg[63]_1\(17) => \b2[3].merge_i_n_51\,
      \data_i_reg[63]_1\(16) => \b2[3].merge_i_n_52\,
      \data_i_reg[63]_1\(15) => \b2[3].merge_i_n_53\,
      \data_i_reg[63]_1\(14) => \b2[3].merge_i_n_54\,
      \data_i_reg[63]_1\(13) => \b2[3].merge_i_n_55\,
      \data_i_reg[63]_1\(12) => \b2[3].merge_i_n_56\,
      \data_i_reg[63]_1\(11) => \b2[3].merge_i_n_57\,
      \data_i_reg[63]_1\(10) => \b2[3].merge_i_n_58\,
      \data_i_reg[63]_1\(9) => \b2[3].merge_i_n_59\,
      \data_i_reg[63]_1\(8) => \b2[3].merge_i_n_60\,
      \data_i_reg[63]_1\(7) => \b2[3].merge_i_n_61\,
      \data_i_reg[63]_1\(6) => \b2[3].merge_i_n_62\,
      \data_i_reg[63]_1\(5) => \b2[3].merge_i_n_63\,
      \data_i_reg[63]_1\(4) => \b2[3].merge_i_n_64\,
      \data_i_reg[63]_1\(3) => \b2[3].merge_i_n_65\,
      \data_i_reg[63]_1\(2) => \b2[3].merge_i_n_66\,
      \data_i_reg[63]_1\(1) => \b2[3].merge_i_n_67\,
      \data_i_reg[63]_1\(0) => \b2[3].merge_i_n_68\,
      have_data0 => have_data0_7,
      have_data02_out => have_data02_out_12,
      have_data02_out_0 => have_data02_out,
      have_data_reg_0 => \b2[1].merge_i_n_1\,
      have_data_reg_1 => have_data_reg_0,
      have_data_reg_2 => \^have_data_reg\,
      out_ready => out_ready,
      trace_clk => trace_clk,
      valid_1 => valid_1,
      valid_2 => valid_2,
      valid_3 => valid_3,
      valid_4 => valid_4,
      wrote0_reg_0 => \b2[1].merge_i_n_0\
    );
\b2[2].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_25
     port map (
      D(63) => \b2[5].merge_i_n_5\,
      D(62) => \b2[5].merge_i_n_6\,
      D(61) => \b2[5].merge_i_n_7\,
      D(60) => \b2[5].merge_i_n_8\,
      D(59) => \b2[5].merge_i_n_9\,
      D(58) => \b2[5].merge_i_n_10\,
      D(57) => \b2[5].merge_i_n_11\,
      D(56) => \b2[5].merge_i_n_12\,
      D(55) => \b2[5].merge_i_n_13\,
      D(54) => \b2[5].merge_i_n_14\,
      D(53) => \b2[5].merge_i_n_15\,
      D(52) => \b2[5].merge_i_n_16\,
      D(51) => \b2[5].merge_i_n_17\,
      D(50) => \b2[5].merge_i_n_18\,
      D(49) => \b2[5].merge_i_n_19\,
      D(48) => \b2[5].merge_i_n_20\,
      D(47) => \b2[5].merge_i_n_21\,
      D(46) => \b2[5].merge_i_n_22\,
      D(45) => \b2[5].merge_i_n_23\,
      D(44) => \b2[5].merge_i_n_24\,
      D(43) => \b2[5].merge_i_n_25\,
      D(42) => \b2[5].merge_i_n_26\,
      D(41) => \b2[5].merge_i_n_27\,
      D(40) => \b2[5].merge_i_n_28\,
      D(39) => \b2[5].merge_i_n_29\,
      D(38) => \b2[5].merge_i_n_30\,
      D(37) => \b2[5].merge_i_n_31\,
      D(36) => \b2[5].merge_i_n_32\,
      D(35) => \b2[5].merge_i_n_33\,
      D(34) => \b2[5].merge_i_n_34\,
      D(33) => \b2[5].merge_i_n_35\,
      D(32) => \b2[5].merge_i_n_36\,
      D(31) => \b2[5].merge_i_n_37\,
      D(30) => \b2[5].merge_i_n_38\,
      D(29) => \b2[5].merge_i_n_39\,
      D(28) => \b2[5].merge_i_n_40\,
      D(27) => \b2[5].merge_i_n_41\,
      D(26) => \b2[5].merge_i_n_42\,
      D(25) => \b2[5].merge_i_n_43\,
      D(24) => \b2[5].merge_i_n_44\,
      D(23) => \b2[5].merge_i_n_45\,
      D(22) => \b2[5].merge_i_n_46\,
      D(21) => \b2[5].merge_i_n_47\,
      D(20) => \b2[5].merge_i_n_48\,
      D(19) => \b2[5].merge_i_n_49\,
      D(18) => \b2[5].merge_i_n_50\,
      D(17) => \b2[5].merge_i_n_51\,
      D(16) => \b2[5].merge_i_n_52\,
      D(15) => \b2[5].merge_i_n_53\,
      D(14) => \b2[5].merge_i_n_54\,
      D(13) => \b2[5].merge_i_n_55\,
      D(12) => \b2[5].merge_i_n_56\,
      D(11) => \b2[5].merge_i_n_57\,
      D(10) => \b2[5].merge_i_n_58\,
      D(9) => \b2[5].merge_i_n_59\,
      D(8) => \b2[5].merge_i_n_60\,
      D(7) => \b2[5].merge_i_n_61\,
      D(6) => \b2[5].merge_i_n_62\,
      D(5) => \b2[5].merge_i_n_63\,
      D(4) => \b2[5].merge_i_n_64\,
      D(3) => \b2[5].merge_i_n_65\,
      D(2) => \b2[5].merge_i_n_66\,
      D(1) => \b2[5].merge_i_n_67\,
      D(0) => \b2[5].merge_i_n_68\,
      E(0) => data_i_18,
      Q(63) => \b2[2].merge_i_n_3\,
      Q(62) => \b2[2].merge_i_n_4\,
      Q(61) => \b2[2].merge_i_n_5\,
      Q(60) => \b2[2].merge_i_n_6\,
      Q(59) => \b2[2].merge_i_n_7\,
      Q(58) => \b2[2].merge_i_n_8\,
      Q(57) => \b2[2].merge_i_n_9\,
      Q(56) => \b2[2].merge_i_n_10\,
      Q(55) => \b2[2].merge_i_n_11\,
      Q(54) => \b2[2].merge_i_n_12\,
      Q(53) => \b2[2].merge_i_n_13\,
      Q(52) => \b2[2].merge_i_n_14\,
      Q(51) => \b2[2].merge_i_n_15\,
      Q(50) => \b2[2].merge_i_n_16\,
      Q(49) => \b2[2].merge_i_n_17\,
      Q(48) => \b2[2].merge_i_n_18\,
      Q(47) => \b2[2].merge_i_n_19\,
      Q(46) => \b2[2].merge_i_n_20\,
      Q(45) => \b2[2].merge_i_n_21\,
      Q(44) => \b2[2].merge_i_n_22\,
      Q(43) => \b2[2].merge_i_n_23\,
      Q(42) => \b2[2].merge_i_n_24\,
      Q(41) => \b2[2].merge_i_n_25\,
      Q(40) => \b2[2].merge_i_n_26\,
      Q(39) => \b2[2].merge_i_n_27\,
      Q(38) => \b2[2].merge_i_n_28\,
      Q(37) => \b2[2].merge_i_n_29\,
      Q(36) => \b2[2].merge_i_n_30\,
      Q(35) => \b2[2].merge_i_n_31\,
      Q(34) => \b2[2].merge_i_n_32\,
      Q(33) => \b2[2].merge_i_n_33\,
      Q(32) => \b2[2].merge_i_n_34\,
      Q(31) => \b2[2].merge_i_n_35\,
      Q(30) => \b2[2].merge_i_n_36\,
      Q(29) => \b2[2].merge_i_n_37\,
      Q(28) => \b2[2].merge_i_n_38\,
      Q(27) => \b2[2].merge_i_n_39\,
      Q(26) => \b2[2].merge_i_n_40\,
      Q(25) => \b2[2].merge_i_n_41\,
      Q(24) => \b2[2].merge_i_n_42\,
      Q(23) => \b2[2].merge_i_n_43\,
      Q(22) => \b2[2].merge_i_n_44\,
      Q(21) => \b2[2].merge_i_n_45\,
      Q(20) => \b2[2].merge_i_n_46\,
      Q(19) => \b2[2].merge_i_n_47\,
      Q(18) => \b2[2].merge_i_n_48\,
      Q(17) => \b2[2].merge_i_n_49\,
      Q(16) => \b2[2].merge_i_n_50\,
      Q(15) => \b2[2].merge_i_n_51\,
      Q(14) => \b2[2].merge_i_n_52\,
      Q(13) => \b2[2].merge_i_n_53\,
      Q(12) => \b2[2].merge_i_n_54\,
      Q(11) => \b2[2].merge_i_n_55\,
      Q(10) => \b2[2].merge_i_n_56\,
      Q(9) => \b2[2].merge_i_n_57\,
      Q(8) => \b2[2].merge_i_n_58\,
      Q(7) => \b2[2].merge_i_n_59\,
      Q(6) => \b2[2].merge_i_n_60\,
      Q(5) => \b2[2].merge_i_n_61\,
      Q(4) => \b2[2].merge_i_n_62\,
      Q(3) => \b2[2].merge_i_n_63\,
      Q(2) => \b2[2].merge_i_n_64\,
      Q(1) => \b2[2].merge_i_n_65\,
      Q(0) => \b2[2].merge_i_n_66\,
      have_data0 => have_data0_9,
      have_data02_out => have_data02_out_13,
      have_data_reg_0 => have_data_reg_0,
      trace_clk => trace_clk,
      valid_2 => valid_2,
      valid_5 => valid_5,
      valid_6 => valid_6,
      wrote0_reg_0 => \b2[2].merge_i_n_0\
    );
\b2[3].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_26
     port map (
      D(63) => \b2[7].merge_i_n_2\,
      D(62) => \b2[7].merge_i_n_3\,
      D(61) => \b2[7].merge_i_n_4\,
      D(60) => \b2[7].merge_i_n_5\,
      D(59) => \b2[7].merge_i_n_6\,
      D(58) => \b2[7].merge_i_n_7\,
      D(57) => \b2[7].merge_i_n_8\,
      D(56) => \b2[7].merge_i_n_9\,
      D(55) => \b2[7].merge_i_n_10\,
      D(54) => \b2[7].merge_i_n_11\,
      D(53) => \b2[7].merge_i_n_12\,
      D(52) => \b2[7].merge_i_n_13\,
      D(51) => \b2[7].merge_i_n_14\,
      D(50) => \b2[7].merge_i_n_15\,
      D(49) => \b2[7].merge_i_n_16\,
      D(48) => \b2[7].merge_i_n_17\,
      D(47) => \b2[7].merge_i_n_18\,
      D(46) => \b2[7].merge_i_n_19\,
      D(45) => \b2[7].merge_i_n_20\,
      D(44) => \b2[7].merge_i_n_21\,
      D(43) => \b2[7].merge_i_n_22\,
      D(42) => \b2[7].merge_i_n_23\,
      D(41) => \b2[7].merge_i_n_24\,
      D(40) => \b2[7].merge_i_n_25\,
      D(39) => \b2[7].merge_i_n_26\,
      D(38) => \b2[7].merge_i_n_27\,
      D(37) => \b2[7].merge_i_n_28\,
      D(36) => \b2[7].merge_i_n_29\,
      D(35) => \b2[7].merge_i_n_30\,
      D(34) => \b2[7].merge_i_n_31\,
      D(33) => \b2[7].merge_i_n_32\,
      D(32) => \b2[7].merge_i_n_33\,
      D(31) => \b2[7].merge_i_n_34\,
      D(30) => \b2[7].merge_i_n_35\,
      D(29) => \b2[7].merge_i_n_36\,
      D(28) => \b2[7].merge_i_n_37\,
      D(27) => \b2[7].merge_i_n_38\,
      D(26) => \b2[7].merge_i_n_39\,
      D(25) => \b2[7].merge_i_n_40\,
      D(24) => \b2[7].merge_i_n_41\,
      D(23) => \b2[7].merge_i_n_42\,
      D(22) => \b2[7].merge_i_n_43\,
      D(21) => \b2[7].merge_i_n_44\,
      D(20) => \b2[7].merge_i_n_45\,
      D(19) => \b2[7].merge_i_n_46\,
      D(18) => \b2[7].merge_i_n_47\,
      D(17) => \b2[7].merge_i_n_48\,
      D(16) => \b2[7].merge_i_n_49\,
      D(15) => \b2[7].merge_i_n_50\,
      D(14) => \b2[7].merge_i_n_51\,
      D(13) => \b2[7].merge_i_n_52\,
      D(12) => \b2[7].merge_i_n_53\,
      D(11) => \b2[7].merge_i_n_54\,
      D(10) => \b2[7].merge_i_n_55\,
      D(9) => \b2[7].merge_i_n_56\,
      D(8) => \b2[7].merge_i_n_57\,
      D(7) => \b2[7].merge_i_n_58\,
      D(6) => \b2[7].merge_i_n_59\,
      D(5) => \b2[7].merge_i_n_60\,
      D(4) => \b2[7].merge_i_n_61\,
      D(3) => \b2[7].merge_i_n_62\,
      D(2) => \b2[7].merge_i_n_63\,
      D(1) => \b2[7].merge_i_n_64\,
      D(0) => \b2[7].merge_i_n_65\,
      E(0) => data_i_14,
      Q(63) => \b2[4].merge_i_n_6\,
      Q(62) => \b2[4].merge_i_n_7\,
      Q(61) => \b2[4].merge_i_n_8\,
      Q(60) => \b2[4].merge_i_n_9\,
      Q(59) => \b2[4].merge_i_n_10\,
      Q(58) => \b2[4].merge_i_n_11\,
      Q(57) => \b2[4].merge_i_n_12\,
      Q(56) => \b2[4].merge_i_n_13\,
      Q(55) => \b2[4].merge_i_n_14\,
      Q(54) => \b2[4].merge_i_n_15\,
      Q(53) => \b2[4].merge_i_n_16\,
      Q(52) => \b2[4].merge_i_n_17\,
      Q(51) => \b2[4].merge_i_n_18\,
      Q(50) => \b2[4].merge_i_n_19\,
      Q(49) => \b2[4].merge_i_n_20\,
      Q(48) => \b2[4].merge_i_n_21\,
      Q(47) => \b2[4].merge_i_n_22\,
      Q(46) => \b2[4].merge_i_n_23\,
      Q(45) => \b2[4].merge_i_n_24\,
      Q(44) => \b2[4].merge_i_n_25\,
      Q(43) => \b2[4].merge_i_n_26\,
      Q(42) => \b2[4].merge_i_n_27\,
      Q(41) => \b2[4].merge_i_n_28\,
      Q(40) => \b2[4].merge_i_n_29\,
      Q(39) => \b2[4].merge_i_n_30\,
      Q(38) => \b2[4].merge_i_n_31\,
      Q(37) => \b2[4].merge_i_n_32\,
      Q(36) => \b2[4].merge_i_n_33\,
      Q(35) => \b2[4].merge_i_n_34\,
      Q(34) => \b2[4].merge_i_n_35\,
      Q(33) => \b2[4].merge_i_n_36\,
      Q(32) => \b2[4].merge_i_n_37\,
      Q(31) => \b2[4].merge_i_n_38\,
      Q(30) => \b2[4].merge_i_n_39\,
      Q(29) => \b2[4].merge_i_n_40\,
      Q(28) => \b2[4].merge_i_n_41\,
      Q(27) => \b2[4].merge_i_n_42\,
      Q(26) => \b2[4].merge_i_n_43\,
      Q(25) => \b2[4].merge_i_n_44\,
      Q(24) => \b2[4].merge_i_n_45\,
      Q(23) => \b2[4].merge_i_n_46\,
      Q(22) => \b2[4].merge_i_n_47\,
      Q(21) => \b2[4].merge_i_n_48\,
      Q(20) => \b2[4].merge_i_n_49\,
      Q(19) => \b2[4].merge_i_n_50\,
      Q(18) => \b2[4].merge_i_n_51\,
      Q(17) => \b2[4].merge_i_n_52\,
      Q(16) => \b2[4].merge_i_n_53\,
      Q(15) => \b2[4].merge_i_n_54\,
      Q(14) => \b2[4].merge_i_n_55\,
      Q(13) => \b2[4].merge_i_n_56\,
      Q(12) => \b2[4].merge_i_n_57\,
      Q(11) => \b2[4].merge_i_n_58\,
      Q(10) => \b2[4].merge_i_n_59\,
      Q(9) => \b2[4].merge_i_n_60\,
      Q(8) => \b2[4].merge_i_n_61\,
      Q(7) => \b2[4].merge_i_n_62\,
      Q(6) => \b2[4].merge_i_n_63\,
      Q(5) => \b2[4].merge_i_n_64\,
      Q(4) => \b2[4].merge_i_n_65\,
      Q(3) => \b2[4].merge_i_n_66\,
      Q(2) => \b2[4].merge_i_n_67\,
      Q(1) => \b2[4].merge_i_n_68\,
      Q(0) => \b2[4].merge_i_n_69\,
      \data_i_reg[63]_0\(63) => \b2[3].merge_i_n_5\,
      \data_i_reg[63]_0\(62) => \b2[3].merge_i_n_6\,
      \data_i_reg[63]_0\(61) => \b2[3].merge_i_n_7\,
      \data_i_reg[63]_0\(60) => \b2[3].merge_i_n_8\,
      \data_i_reg[63]_0\(59) => \b2[3].merge_i_n_9\,
      \data_i_reg[63]_0\(58) => \b2[3].merge_i_n_10\,
      \data_i_reg[63]_0\(57) => \b2[3].merge_i_n_11\,
      \data_i_reg[63]_0\(56) => \b2[3].merge_i_n_12\,
      \data_i_reg[63]_0\(55) => \b2[3].merge_i_n_13\,
      \data_i_reg[63]_0\(54) => \b2[3].merge_i_n_14\,
      \data_i_reg[63]_0\(53) => \b2[3].merge_i_n_15\,
      \data_i_reg[63]_0\(52) => \b2[3].merge_i_n_16\,
      \data_i_reg[63]_0\(51) => \b2[3].merge_i_n_17\,
      \data_i_reg[63]_0\(50) => \b2[3].merge_i_n_18\,
      \data_i_reg[63]_0\(49) => \b2[3].merge_i_n_19\,
      \data_i_reg[63]_0\(48) => \b2[3].merge_i_n_20\,
      \data_i_reg[63]_0\(47) => \b2[3].merge_i_n_21\,
      \data_i_reg[63]_0\(46) => \b2[3].merge_i_n_22\,
      \data_i_reg[63]_0\(45) => \b2[3].merge_i_n_23\,
      \data_i_reg[63]_0\(44) => \b2[3].merge_i_n_24\,
      \data_i_reg[63]_0\(43) => \b2[3].merge_i_n_25\,
      \data_i_reg[63]_0\(42) => \b2[3].merge_i_n_26\,
      \data_i_reg[63]_0\(41) => \b2[3].merge_i_n_27\,
      \data_i_reg[63]_0\(40) => \b2[3].merge_i_n_28\,
      \data_i_reg[63]_0\(39) => \b2[3].merge_i_n_29\,
      \data_i_reg[63]_0\(38) => \b2[3].merge_i_n_30\,
      \data_i_reg[63]_0\(37) => \b2[3].merge_i_n_31\,
      \data_i_reg[63]_0\(36) => \b2[3].merge_i_n_32\,
      \data_i_reg[63]_0\(35) => \b2[3].merge_i_n_33\,
      \data_i_reg[63]_0\(34) => \b2[3].merge_i_n_34\,
      \data_i_reg[63]_0\(33) => \b2[3].merge_i_n_35\,
      \data_i_reg[63]_0\(32) => \b2[3].merge_i_n_36\,
      \data_i_reg[63]_0\(31) => \b2[3].merge_i_n_37\,
      \data_i_reg[63]_0\(30) => \b2[3].merge_i_n_38\,
      \data_i_reg[63]_0\(29) => \b2[3].merge_i_n_39\,
      \data_i_reg[63]_0\(28) => \b2[3].merge_i_n_40\,
      \data_i_reg[63]_0\(27) => \b2[3].merge_i_n_41\,
      \data_i_reg[63]_0\(26) => \b2[3].merge_i_n_42\,
      \data_i_reg[63]_0\(25) => \b2[3].merge_i_n_43\,
      \data_i_reg[63]_0\(24) => \b2[3].merge_i_n_44\,
      \data_i_reg[63]_0\(23) => \b2[3].merge_i_n_45\,
      \data_i_reg[63]_0\(22) => \b2[3].merge_i_n_46\,
      \data_i_reg[63]_0\(21) => \b2[3].merge_i_n_47\,
      \data_i_reg[63]_0\(20) => \b2[3].merge_i_n_48\,
      \data_i_reg[63]_0\(19) => \b2[3].merge_i_n_49\,
      \data_i_reg[63]_0\(18) => \b2[3].merge_i_n_50\,
      \data_i_reg[63]_0\(17) => \b2[3].merge_i_n_51\,
      \data_i_reg[63]_0\(16) => \b2[3].merge_i_n_52\,
      \data_i_reg[63]_0\(15) => \b2[3].merge_i_n_53\,
      \data_i_reg[63]_0\(14) => \b2[3].merge_i_n_54\,
      \data_i_reg[63]_0\(13) => \b2[3].merge_i_n_55\,
      \data_i_reg[63]_0\(12) => \b2[3].merge_i_n_56\,
      \data_i_reg[63]_0\(11) => \b2[3].merge_i_n_57\,
      \data_i_reg[63]_0\(10) => \b2[3].merge_i_n_58\,
      \data_i_reg[63]_0\(9) => \b2[3].merge_i_n_59\,
      \data_i_reg[63]_0\(8) => \b2[3].merge_i_n_60\,
      \data_i_reg[63]_0\(7) => \b2[3].merge_i_n_61\,
      \data_i_reg[63]_0\(6) => \b2[3].merge_i_n_62\,
      \data_i_reg[63]_0\(5) => \b2[3].merge_i_n_63\,
      \data_i_reg[63]_0\(4) => \b2[3].merge_i_n_64\,
      \data_i_reg[63]_0\(3) => \b2[3].merge_i_n_65\,
      \data_i_reg[63]_0\(2) => \b2[3].merge_i_n_66\,
      \data_i_reg[63]_0\(1) => \b2[3].merge_i_n_67\,
      \data_i_reg[63]_0\(0) => \b2[3].merge_i_n_68\,
      \data_i_reg[63]_1\ => \b2[1].merge_i_n_0\,
      \data_i_reg[63]_2\(0) => data_i_22,
      have_data0 => have_data0_7,
      have_data02_out => have_data02_out_15,
      have_data02_out_0 => have_data02_out_12,
      have_data0_1 => have_data0_8,
      have_data0_3 => have_data0_3,
      have_data0_4 => \^have_data0_4\,
      have_data_reg_0 => have_data_reg_0,
      trace_clk => trace_clk,
      valid_3 => valid_3,
      valid_4 => valid_4,
      valid_7 => valid_7,
      valid_8 => valid_8,
      wrote0_reg_0 => \b2[3].merge_i_n_0\
    );
\b2[4].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_27
     port map (
      D(63) => \b2[9].merge_i_n_1\,
      D(62) => \b2[9].merge_i_n_2\,
      D(61) => \b2[9].merge_i_n_3\,
      D(60) => \b2[9].merge_i_n_4\,
      D(59) => \b2[9].merge_i_n_5\,
      D(58) => \b2[9].merge_i_n_6\,
      D(57) => \b2[9].merge_i_n_7\,
      D(56) => \b2[9].merge_i_n_8\,
      D(55) => \b2[9].merge_i_n_9\,
      D(54) => \b2[9].merge_i_n_10\,
      D(53) => \b2[9].merge_i_n_11\,
      D(52) => \b2[9].merge_i_n_12\,
      D(51) => \b2[9].merge_i_n_13\,
      D(50) => \b2[9].merge_i_n_14\,
      D(49) => \b2[9].merge_i_n_15\,
      D(48) => \b2[9].merge_i_n_16\,
      D(47) => \b2[9].merge_i_n_17\,
      D(46) => \b2[9].merge_i_n_18\,
      D(45) => \b2[9].merge_i_n_19\,
      D(44) => \b2[9].merge_i_n_20\,
      D(43) => \b2[9].merge_i_n_21\,
      D(42) => \b2[9].merge_i_n_22\,
      D(41) => \b2[9].merge_i_n_23\,
      D(40) => \b2[9].merge_i_n_24\,
      D(39) => \b2[9].merge_i_n_25\,
      D(38) => \b2[9].merge_i_n_26\,
      D(37) => \b2[9].merge_i_n_27\,
      D(36) => \b2[9].merge_i_n_28\,
      D(35) => \b2[9].merge_i_n_29\,
      D(34) => \b2[9].merge_i_n_30\,
      D(33) => \b2[9].merge_i_n_31\,
      D(32) => \b2[9].merge_i_n_32\,
      D(31) => \b2[9].merge_i_n_33\,
      D(30) => \b2[9].merge_i_n_34\,
      D(29) => \b2[9].merge_i_n_35\,
      D(28) => \b2[9].merge_i_n_36\,
      D(27) => \b2[9].merge_i_n_37\,
      D(26) => \b2[9].merge_i_n_38\,
      D(25) => \b2[9].merge_i_n_39\,
      D(24) => \b2[9].merge_i_n_40\,
      D(23) => \b2[9].merge_i_n_41\,
      D(22) => \b2[9].merge_i_n_42\,
      D(21) => \b2[9].merge_i_n_43\,
      D(20) => \b2[9].merge_i_n_44\,
      D(19) => \b2[9].merge_i_n_45\,
      D(18) => \b2[9].merge_i_n_46\,
      D(17) => \b2[9].merge_i_n_47\,
      D(16) => \b2[9].merge_i_n_48\,
      D(15) => \b2[9].merge_i_n_49\,
      D(14) => \b2[9].merge_i_n_50\,
      D(13) => \b2[9].merge_i_n_51\,
      D(12) => \b2[9].merge_i_n_52\,
      D(11) => \b2[9].merge_i_n_53\,
      D(10) => \b2[9].merge_i_n_54\,
      D(9) => \b2[9].merge_i_n_55\,
      D(8) => \b2[9].merge_i_n_56\,
      D(7) => \b2[9].merge_i_n_57\,
      D(6) => \b2[9].merge_i_n_58\,
      D(5) => \b2[9].merge_i_n_59\,
      D(4) => \b2[9].merge_i_n_60\,
      D(3) => \b2[9].merge_i_n_61\,
      D(2) => \b2[9].merge_i_n_62\,
      D(1) => \b2[9].merge_i_n_63\,
      D(0) => \b2[9].merge_i_n_64\,
      E(0) => data_i_23,
      Q(63) => \b2[4].merge_i_n_6\,
      Q(62) => \b2[4].merge_i_n_7\,
      Q(61) => \b2[4].merge_i_n_8\,
      Q(60) => \b2[4].merge_i_n_9\,
      Q(59) => \b2[4].merge_i_n_10\,
      Q(58) => \b2[4].merge_i_n_11\,
      Q(57) => \b2[4].merge_i_n_12\,
      Q(56) => \b2[4].merge_i_n_13\,
      Q(55) => \b2[4].merge_i_n_14\,
      Q(54) => \b2[4].merge_i_n_15\,
      Q(53) => \b2[4].merge_i_n_16\,
      Q(52) => \b2[4].merge_i_n_17\,
      Q(51) => \b2[4].merge_i_n_18\,
      Q(50) => \b2[4].merge_i_n_19\,
      Q(49) => \b2[4].merge_i_n_20\,
      Q(48) => \b2[4].merge_i_n_21\,
      Q(47) => \b2[4].merge_i_n_22\,
      Q(46) => \b2[4].merge_i_n_23\,
      Q(45) => \b2[4].merge_i_n_24\,
      Q(44) => \b2[4].merge_i_n_25\,
      Q(43) => \b2[4].merge_i_n_26\,
      Q(42) => \b2[4].merge_i_n_27\,
      Q(41) => \b2[4].merge_i_n_28\,
      Q(40) => \b2[4].merge_i_n_29\,
      Q(39) => \b2[4].merge_i_n_30\,
      Q(38) => \b2[4].merge_i_n_31\,
      Q(37) => \b2[4].merge_i_n_32\,
      Q(36) => \b2[4].merge_i_n_33\,
      Q(35) => \b2[4].merge_i_n_34\,
      Q(34) => \b2[4].merge_i_n_35\,
      Q(33) => \b2[4].merge_i_n_36\,
      Q(32) => \b2[4].merge_i_n_37\,
      Q(31) => \b2[4].merge_i_n_38\,
      Q(30) => \b2[4].merge_i_n_39\,
      Q(29) => \b2[4].merge_i_n_40\,
      Q(28) => \b2[4].merge_i_n_41\,
      Q(27) => \b2[4].merge_i_n_42\,
      Q(26) => \b2[4].merge_i_n_43\,
      Q(25) => \b2[4].merge_i_n_44\,
      Q(24) => \b2[4].merge_i_n_45\,
      Q(23) => \b2[4].merge_i_n_46\,
      Q(22) => \b2[4].merge_i_n_47\,
      Q(21) => \b2[4].merge_i_n_48\,
      Q(20) => \b2[4].merge_i_n_49\,
      Q(19) => \b2[4].merge_i_n_50\,
      Q(18) => \b2[4].merge_i_n_51\,
      Q(17) => \b2[4].merge_i_n_52\,
      Q(16) => \b2[4].merge_i_n_53\,
      Q(15) => \b2[4].merge_i_n_54\,
      Q(14) => \b2[4].merge_i_n_55\,
      Q(13) => \b2[4].merge_i_n_56\,
      Q(12) => \b2[4].merge_i_n_57\,
      Q(11) => \b2[4].merge_i_n_58\,
      Q(10) => \b2[4].merge_i_n_59\,
      Q(9) => \b2[4].merge_i_n_60\,
      Q(8) => \b2[4].merge_i_n_61\,
      Q(7) => \b2[4].merge_i_n_62\,
      Q(6) => \b2[4].merge_i_n_63\,
      Q(5) => \b2[4].merge_i_n_64\,
      Q(4) => \b2[4].merge_i_n_65\,
      Q(3) => \b2[4].merge_i_n_66\,
      Q(2) => \b2[4].merge_i_n_67\,
      Q(1) => \b2[4].merge_i_n_68\,
      Q(0) => \b2[4].merge_i_n_69\,
      have_data0 => have_data0_16,
      have_data02_out => have_data02_out_17,
      have_data0_0 => have_data0_7,
      have_data0_5 => have_data0_5,
      have_data0_6 => \^have_data0_6\,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[1].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_10 => valid_10,
      valid_3 => valid_3,
      valid_4 => valid_4,
      valid_9 => valid_9,
      wrote0_reg_0 => \b2[4].merge_i_n_0\,
      wrote0_reg_1 => \b2[0].merge_i_n_8\,
      wrote0_reg_2 => \b2[1].merge_i_n_1\
    );
\b2[5].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_28
     port map (
      D(63) => \b2[5].merge_i_n_5\,
      D(62) => \b2[5].merge_i_n_6\,
      D(61) => \b2[5].merge_i_n_7\,
      D(60) => \b2[5].merge_i_n_8\,
      D(59) => \b2[5].merge_i_n_9\,
      D(58) => \b2[5].merge_i_n_10\,
      D(57) => \b2[5].merge_i_n_11\,
      D(56) => \b2[5].merge_i_n_12\,
      D(55) => \b2[5].merge_i_n_13\,
      D(54) => \b2[5].merge_i_n_14\,
      D(53) => \b2[5].merge_i_n_15\,
      D(52) => \b2[5].merge_i_n_16\,
      D(51) => \b2[5].merge_i_n_17\,
      D(50) => \b2[5].merge_i_n_18\,
      D(49) => \b2[5].merge_i_n_19\,
      D(48) => \b2[5].merge_i_n_20\,
      D(47) => \b2[5].merge_i_n_21\,
      D(46) => \b2[5].merge_i_n_22\,
      D(45) => \b2[5].merge_i_n_23\,
      D(44) => \b2[5].merge_i_n_24\,
      D(43) => \b2[5].merge_i_n_25\,
      D(42) => \b2[5].merge_i_n_26\,
      D(41) => \b2[5].merge_i_n_27\,
      D(40) => \b2[5].merge_i_n_28\,
      D(39) => \b2[5].merge_i_n_29\,
      D(38) => \b2[5].merge_i_n_30\,
      D(37) => \b2[5].merge_i_n_31\,
      D(36) => \b2[5].merge_i_n_32\,
      D(35) => \b2[5].merge_i_n_33\,
      D(34) => \b2[5].merge_i_n_34\,
      D(33) => \b2[5].merge_i_n_35\,
      D(32) => \b2[5].merge_i_n_36\,
      D(31) => \b2[5].merge_i_n_37\,
      D(30) => \b2[5].merge_i_n_38\,
      D(29) => \b2[5].merge_i_n_39\,
      D(28) => \b2[5].merge_i_n_40\,
      D(27) => \b2[5].merge_i_n_41\,
      D(26) => \b2[5].merge_i_n_42\,
      D(25) => \b2[5].merge_i_n_43\,
      D(24) => \b2[5].merge_i_n_44\,
      D(23) => \b2[5].merge_i_n_45\,
      D(22) => \b2[5].merge_i_n_46\,
      D(21) => \b2[5].merge_i_n_47\,
      D(20) => \b2[5].merge_i_n_48\,
      D(19) => \b2[5].merge_i_n_49\,
      D(18) => \b2[5].merge_i_n_50\,
      D(17) => \b2[5].merge_i_n_51\,
      D(16) => \b2[5].merge_i_n_52\,
      D(15) => \b2[5].merge_i_n_53\,
      D(14) => \b2[5].merge_i_n_54\,
      D(13) => \b2[5].merge_i_n_55\,
      D(12) => \b2[5].merge_i_n_56\,
      D(11) => \b2[5].merge_i_n_57\,
      D(10) => \b2[5].merge_i_n_58\,
      D(9) => \b2[5].merge_i_n_59\,
      D(8) => \b2[5].merge_i_n_60\,
      D(7) => \b2[5].merge_i_n_61\,
      D(6) => \b2[5].merge_i_n_62\,
      D(5) => \b2[5].merge_i_n_63\,
      D(4) => \b2[5].merge_i_n_64\,
      D(3) => \b2[5].merge_i_n_65\,
      D(2) => \b2[5].merge_i_n_66\,
      D(1) => \b2[5].merge_i_n_67\,
      D(0) => \b2[5].merge_i_n_68\,
      E(0) => data_i_18,
      Q(63) => \b2[6].merge_i_n_6\,
      Q(62) => \b2[6].merge_i_n_7\,
      Q(61) => \b2[6].merge_i_n_8\,
      Q(60) => \b2[6].merge_i_n_9\,
      Q(59) => \b2[6].merge_i_n_10\,
      Q(58) => \b2[6].merge_i_n_11\,
      Q(57) => \b2[6].merge_i_n_12\,
      Q(56) => \b2[6].merge_i_n_13\,
      Q(55) => \b2[6].merge_i_n_14\,
      Q(54) => \b2[6].merge_i_n_15\,
      Q(53) => \b2[6].merge_i_n_16\,
      Q(52) => \b2[6].merge_i_n_17\,
      Q(51) => \b2[6].merge_i_n_18\,
      Q(50) => \b2[6].merge_i_n_19\,
      Q(49) => \b2[6].merge_i_n_20\,
      Q(48) => \b2[6].merge_i_n_21\,
      Q(47) => \b2[6].merge_i_n_22\,
      Q(46) => \b2[6].merge_i_n_23\,
      Q(45) => \b2[6].merge_i_n_24\,
      Q(44) => \b2[6].merge_i_n_25\,
      Q(43) => \b2[6].merge_i_n_26\,
      Q(42) => \b2[6].merge_i_n_27\,
      Q(41) => \b2[6].merge_i_n_28\,
      Q(40) => \b2[6].merge_i_n_29\,
      Q(39) => \b2[6].merge_i_n_30\,
      Q(38) => \b2[6].merge_i_n_31\,
      Q(37) => \b2[6].merge_i_n_32\,
      Q(36) => \b2[6].merge_i_n_33\,
      Q(35) => \b2[6].merge_i_n_34\,
      Q(34) => \b2[6].merge_i_n_35\,
      Q(33) => \b2[6].merge_i_n_36\,
      Q(32) => \b2[6].merge_i_n_37\,
      Q(31) => \b2[6].merge_i_n_38\,
      Q(30) => \b2[6].merge_i_n_39\,
      Q(29) => \b2[6].merge_i_n_40\,
      Q(28) => \b2[6].merge_i_n_41\,
      Q(27) => \b2[6].merge_i_n_42\,
      Q(26) => \b2[6].merge_i_n_43\,
      Q(25) => \b2[6].merge_i_n_44\,
      Q(24) => \b2[6].merge_i_n_45\,
      Q(23) => \b2[6].merge_i_n_46\,
      Q(22) => \b2[6].merge_i_n_47\,
      Q(21) => \b2[6].merge_i_n_48\,
      Q(20) => \b2[6].merge_i_n_49\,
      Q(19) => \b2[6].merge_i_n_50\,
      Q(18) => \b2[6].merge_i_n_51\,
      Q(17) => \b2[6].merge_i_n_52\,
      Q(16) => \b2[6].merge_i_n_53\,
      Q(15) => \b2[6].merge_i_n_54\,
      Q(14) => \b2[6].merge_i_n_55\,
      Q(13) => \b2[6].merge_i_n_56\,
      Q(12) => \b2[6].merge_i_n_57\,
      Q(11) => \b2[6].merge_i_n_58\,
      Q(10) => \b2[6].merge_i_n_59\,
      Q(9) => \b2[6].merge_i_n_60\,
      Q(8) => \b2[6].merge_i_n_61\,
      Q(7) => \b2[6].merge_i_n_62\,
      Q(6) => \b2[6].merge_i_n_63\,
      Q(5) => \b2[6].merge_i_n_64\,
      Q(4) => \b2[6].merge_i_n_65\,
      Q(3) => \b2[6].merge_i_n_66\,
      Q(2) => \b2[6].merge_i_n_67\,
      Q(1) => \b2[6].merge_i_n_68\,
      Q(0) => \b2[6].merge_i_n_69\,
      \data_i_reg[63]_0\(0) => data_i,
      \data_i_reg[63]_1\(63) => \b2[11].merge_i_n_1\,
      \data_i_reg[63]_1\(62) => \b2[11].merge_i_n_2\,
      \data_i_reg[63]_1\(61) => \b2[11].merge_i_n_3\,
      \data_i_reg[63]_1\(60) => \b2[11].merge_i_n_4\,
      \data_i_reg[63]_1\(59) => \b2[11].merge_i_n_5\,
      \data_i_reg[63]_1\(58) => \b2[11].merge_i_n_6\,
      \data_i_reg[63]_1\(57) => \b2[11].merge_i_n_7\,
      \data_i_reg[63]_1\(56) => \b2[11].merge_i_n_8\,
      \data_i_reg[63]_1\(55) => \b2[11].merge_i_n_9\,
      \data_i_reg[63]_1\(54) => \b2[11].merge_i_n_10\,
      \data_i_reg[63]_1\(53) => \b2[11].merge_i_n_11\,
      \data_i_reg[63]_1\(52) => \b2[11].merge_i_n_12\,
      \data_i_reg[63]_1\(51) => \b2[11].merge_i_n_13\,
      \data_i_reg[63]_1\(50) => \b2[11].merge_i_n_14\,
      \data_i_reg[63]_1\(49) => \b2[11].merge_i_n_15\,
      \data_i_reg[63]_1\(48) => \b2[11].merge_i_n_16\,
      \data_i_reg[63]_1\(47) => \b2[11].merge_i_n_17\,
      \data_i_reg[63]_1\(46) => \b2[11].merge_i_n_18\,
      \data_i_reg[63]_1\(45) => \b2[11].merge_i_n_19\,
      \data_i_reg[63]_1\(44) => \b2[11].merge_i_n_20\,
      \data_i_reg[63]_1\(43) => \b2[11].merge_i_n_21\,
      \data_i_reg[63]_1\(42) => \b2[11].merge_i_n_22\,
      \data_i_reg[63]_1\(41) => \b2[11].merge_i_n_23\,
      \data_i_reg[63]_1\(40) => \b2[11].merge_i_n_24\,
      \data_i_reg[63]_1\(39) => \b2[11].merge_i_n_25\,
      \data_i_reg[63]_1\(38) => \b2[11].merge_i_n_26\,
      \data_i_reg[63]_1\(37) => \b2[11].merge_i_n_27\,
      \data_i_reg[63]_1\(36) => \b2[11].merge_i_n_28\,
      \data_i_reg[63]_1\(35) => \b2[11].merge_i_n_29\,
      \data_i_reg[63]_1\(34) => \b2[11].merge_i_n_30\,
      \data_i_reg[63]_1\(33) => \b2[11].merge_i_n_31\,
      \data_i_reg[63]_1\(32) => \b2[11].merge_i_n_32\,
      \data_i_reg[63]_1\(31) => \b2[11].merge_i_n_33\,
      \data_i_reg[63]_1\(30) => \b2[11].merge_i_n_34\,
      \data_i_reg[63]_1\(29) => \b2[11].merge_i_n_35\,
      \data_i_reg[63]_1\(28) => \b2[11].merge_i_n_36\,
      \data_i_reg[63]_1\(27) => \b2[11].merge_i_n_37\,
      \data_i_reg[63]_1\(26) => \b2[11].merge_i_n_38\,
      \data_i_reg[63]_1\(25) => \b2[11].merge_i_n_39\,
      \data_i_reg[63]_1\(24) => \b2[11].merge_i_n_40\,
      \data_i_reg[63]_1\(23) => \b2[11].merge_i_n_41\,
      \data_i_reg[63]_1\(22) => \b2[11].merge_i_n_42\,
      \data_i_reg[63]_1\(21) => \b2[11].merge_i_n_43\,
      \data_i_reg[63]_1\(20) => \b2[11].merge_i_n_44\,
      \data_i_reg[63]_1\(19) => \b2[11].merge_i_n_45\,
      \data_i_reg[63]_1\(18) => \b2[11].merge_i_n_46\,
      \data_i_reg[63]_1\(17) => \b2[11].merge_i_n_47\,
      \data_i_reg[63]_1\(16) => \b2[11].merge_i_n_48\,
      \data_i_reg[63]_1\(15) => \b2[11].merge_i_n_49\,
      \data_i_reg[63]_1\(14) => \b2[11].merge_i_n_50\,
      \data_i_reg[63]_1\(13) => \b2[11].merge_i_n_51\,
      \data_i_reg[63]_1\(12) => \b2[11].merge_i_n_52\,
      \data_i_reg[63]_1\(11) => \b2[11].merge_i_n_53\,
      \data_i_reg[63]_1\(10) => \b2[11].merge_i_n_54\,
      \data_i_reg[63]_1\(9) => \b2[11].merge_i_n_55\,
      \data_i_reg[63]_1\(8) => \b2[11].merge_i_n_56\,
      \data_i_reg[63]_1\(7) => \b2[11].merge_i_n_57\,
      \data_i_reg[63]_1\(6) => \b2[11].merge_i_n_58\,
      \data_i_reg[63]_1\(5) => \b2[11].merge_i_n_59\,
      \data_i_reg[63]_1\(4) => \b2[11].merge_i_n_60\,
      \data_i_reg[63]_1\(3) => \b2[11].merge_i_n_61\,
      \data_i_reg[63]_1\(2) => \b2[11].merge_i_n_62\,
      \data_i_reg[63]_1\(1) => \b2[11].merge_i_n_63\,
      \data_i_reg[63]_1\(0) => \b2[11].merge_i_n_64\,
      have_data0 => have_data0,
      have_data02_out => have_data02_out_19,
      have_data02_out_2 => have_data02_out_13,
      have_data0_0 => \^have_data0_0\,
      have_data0_1 => have_data0_9,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[2].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_11 => valid_11,
      valid_12 => valid_12,
      valid_5 => valid_5,
      valid_6 => valid_6,
      wrote0_reg_0 => \b2[5].merge_i_n_0\
    );
\b2[6].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_29
     port map (
      D(63) => \b2[13].merge_i_n_1\,
      D(62) => \b2[13].merge_i_n_2\,
      D(61) => \b2[13].merge_i_n_3\,
      D(60) => \b2[13].merge_i_n_4\,
      D(59) => \b2[13].merge_i_n_5\,
      D(58) => \b2[13].merge_i_n_6\,
      D(57) => \b2[13].merge_i_n_7\,
      D(56) => \b2[13].merge_i_n_8\,
      D(55) => \b2[13].merge_i_n_9\,
      D(54) => \b2[13].merge_i_n_10\,
      D(53) => \b2[13].merge_i_n_11\,
      D(52) => \b2[13].merge_i_n_12\,
      D(51) => \b2[13].merge_i_n_13\,
      D(50) => \b2[13].merge_i_n_14\,
      D(49) => \b2[13].merge_i_n_15\,
      D(48) => \b2[13].merge_i_n_16\,
      D(47) => \b2[13].merge_i_n_17\,
      D(46) => \b2[13].merge_i_n_18\,
      D(45) => \b2[13].merge_i_n_19\,
      D(44) => \b2[13].merge_i_n_20\,
      D(43) => \b2[13].merge_i_n_21\,
      D(42) => \b2[13].merge_i_n_22\,
      D(41) => \b2[13].merge_i_n_23\,
      D(40) => \b2[13].merge_i_n_24\,
      D(39) => \b2[13].merge_i_n_25\,
      D(38) => \b2[13].merge_i_n_26\,
      D(37) => \b2[13].merge_i_n_27\,
      D(36) => \b2[13].merge_i_n_28\,
      D(35) => \b2[13].merge_i_n_29\,
      D(34) => \b2[13].merge_i_n_30\,
      D(33) => \b2[13].merge_i_n_31\,
      D(32) => \b2[13].merge_i_n_32\,
      D(31) => \b2[13].merge_i_n_33\,
      D(30) => \b2[13].merge_i_n_34\,
      D(29) => \b2[13].merge_i_n_35\,
      D(28) => \b2[13].merge_i_n_36\,
      D(27) => \b2[13].merge_i_n_37\,
      D(26) => \b2[13].merge_i_n_38\,
      D(25) => \b2[13].merge_i_n_39\,
      D(24) => \b2[13].merge_i_n_40\,
      D(23) => \b2[13].merge_i_n_41\,
      D(22) => \b2[13].merge_i_n_42\,
      D(21) => \b2[13].merge_i_n_43\,
      D(20) => \b2[13].merge_i_n_44\,
      D(19) => \b2[13].merge_i_n_45\,
      D(18) => \b2[13].merge_i_n_46\,
      D(17) => \b2[13].merge_i_n_47\,
      D(16) => \b2[13].merge_i_n_48\,
      D(15) => \b2[13].merge_i_n_49\,
      D(14) => \b2[13].merge_i_n_50\,
      D(13) => \b2[13].merge_i_n_51\,
      D(12) => \b2[13].merge_i_n_52\,
      D(11) => \b2[13].merge_i_n_53\,
      D(10) => \b2[13].merge_i_n_54\,
      D(9) => \b2[13].merge_i_n_55\,
      D(8) => \b2[13].merge_i_n_56\,
      D(7) => \b2[13].merge_i_n_57\,
      D(6) => \b2[13].merge_i_n_58\,
      D(5) => \b2[13].merge_i_n_59\,
      D(4) => \b2[13].merge_i_n_60\,
      D(3) => \b2[13].merge_i_n_61\,
      D(2) => \b2[13].merge_i_n_62\,
      D(1) => \b2[13].merge_i_n_63\,
      D(0) => \b2[13].merge_i_n_64\,
      E(0) => data_i_11,
      Q(63) => \b2[6].merge_i_n_6\,
      Q(62) => \b2[6].merge_i_n_7\,
      Q(61) => \b2[6].merge_i_n_8\,
      Q(60) => \b2[6].merge_i_n_9\,
      Q(59) => \b2[6].merge_i_n_10\,
      Q(58) => \b2[6].merge_i_n_11\,
      Q(57) => \b2[6].merge_i_n_12\,
      Q(56) => \b2[6].merge_i_n_13\,
      Q(55) => \b2[6].merge_i_n_14\,
      Q(54) => \b2[6].merge_i_n_15\,
      Q(53) => \b2[6].merge_i_n_16\,
      Q(52) => \b2[6].merge_i_n_17\,
      Q(51) => \b2[6].merge_i_n_18\,
      Q(50) => \b2[6].merge_i_n_19\,
      Q(49) => \b2[6].merge_i_n_20\,
      Q(48) => \b2[6].merge_i_n_21\,
      Q(47) => \b2[6].merge_i_n_22\,
      Q(46) => \b2[6].merge_i_n_23\,
      Q(45) => \b2[6].merge_i_n_24\,
      Q(44) => \b2[6].merge_i_n_25\,
      Q(43) => \b2[6].merge_i_n_26\,
      Q(42) => \b2[6].merge_i_n_27\,
      Q(41) => \b2[6].merge_i_n_28\,
      Q(40) => \b2[6].merge_i_n_29\,
      Q(39) => \b2[6].merge_i_n_30\,
      Q(38) => \b2[6].merge_i_n_31\,
      Q(37) => \b2[6].merge_i_n_32\,
      Q(36) => \b2[6].merge_i_n_33\,
      Q(35) => \b2[6].merge_i_n_34\,
      Q(34) => \b2[6].merge_i_n_35\,
      Q(33) => \b2[6].merge_i_n_36\,
      Q(32) => \b2[6].merge_i_n_37\,
      Q(31) => \b2[6].merge_i_n_38\,
      Q(30) => \b2[6].merge_i_n_39\,
      Q(29) => \b2[6].merge_i_n_40\,
      Q(28) => \b2[6].merge_i_n_41\,
      Q(27) => \b2[6].merge_i_n_42\,
      Q(26) => \b2[6].merge_i_n_43\,
      Q(25) => \b2[6].merge_i_n_44\,
      Q(24) => \b2[6].merge_i_n_45\,
      Q(23) => \b2[6].merge_i_n_46\,
      Q(22) => \b2[6].merge_i_n_47\,
      Q(21) => \b2[6].merge_i_n_48\,
      Q(20) => \b2[6].merge_i_n_49\,
      Q(19) => \b2[6].merge_i_n_50\,
      Q(18) => \b2[6].merge_i_n_51\,
      Q(17) => \b2[6].merge_i_n_52\,
      Q(16) => \b2[6].merge_i_n_53\,
      Q(15) => \b2[6].merge_i_n_54\,
      Q(14) => \b2[6].merge_i_n_55\,
      Q(13) => \b2[6].merge_i_n_56\,
      Q(12) => \b2[6].merge_i_n_57\,
      Q(11) => \b2[6].merge_i_n_58\,
      Q(10) => \b2[6].merge_i_n_59\,
      Q(9) => \b2[6].merge_i_n_60\,
      Q(8) => \b2[6].merge_i_n_61\,
      Q(7) => \b2[6].merge_i_n_62\,
      Q(6) => \b2[6].merge_i_n_63\,
      Q(5) => \b2[6].merge_i_n_64\,
      Q(4) => \b2[6].merge_i_n_65\,
      Q(3) => \b2[6].merge_i_n_66\,
      Q(2) => \b2[6].merge_i_n_67\,
      Q(1) => \b2[6].merge_i_n_68\,
      Q(0) => \b2[6].merge_i_n_69\,
      have_data0 => have_data0_20,
      have_data02_out => have_data02_out_21,
      have_data0_0 => have_data0_9,
      have_data0_1 => have_data0_1,
      have_data0_2 => \^have_data0_2\,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[2].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_13 => valid_13,
      valid_14 => valid_14,
      valid_5 => valid_5,
      valid_6 => valid_6,
      wrote0_reg_0 => \b2[6].merge_i_n_0\,
      wrote0_reg_1 => \b2[0].merge_i_n_5\,
      wrote0_reg_2 => \b2[0].merge_i_n_3\
    );
\b2[7].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_30
     port map (
      D(63) => \b2[7].merge_i_n_2\,
      D(62) => \b2[7].merge_i_n_3\,
      D(61) => \b2[7].merge_i_n_4\,
      D(60) => \b2[7].merge_i_n_5\,
      D(59) => \b2[7].merge_i_n_6\,
      D(58) => \b2[7].merge_i_n_7\,
      D(57) => \b2[7].merge_i_n_8\,
      D(56) => \b2[7].merge_i_n_9\,
      D(55) => \b2[7].merge_i_n_10\,
      D(54) => \b2[7].merge_i_n_11\,
      D(53) => \b2[7].merge_i_n_12\,
      D(52) => \b2[7].merge_i_n_13\,
      D(51) => \b2[7].merge_i_n_14\,
      D(50) => \b2[7].merge_i_n_15\,
      D(49) => \b2[7].merge_i_n_16\,
      D(48) => \b2[7].merge_i_n_17\,
      D(47) => \b2[7].merge_i_n_18\,
      D(46) => \b2[7].merge_i_n_19\,
      D(45) => \b2[7].merge_i_n_20\,
      D(44) => \b2[7].merge_i_n_21\,
      D(43) => \b2[7].merge_i_n_22\,
      D(42) => \b2[7].merge_i_n_23\,
      D(41) => \b2[7].merge_i_n_24\,
      D(40) => \b2[7].merge_i_n_25\,
      D(39) => \b2[7].merge_i_n_26\,
      D(38) => \b2[7].merge_i_n_27\,
      D(37) => \b2[7].merge_i_n_28\,
      D(36) => \b2[7].merge_i_n_29\,
      D(35) => \b2[7].merge_i_n_30\,
      D(34) => \b2[7].merge_i_n_31\,
      D(33) => \b2[7].merge_i_n_32\,
      D(32) => \b2[7].merge_i_n_33\,
      D(31) => \b2[7].merge_i_n_34\,
      D(30) => \b2[7].merge_i_n_35\,
      D(29) => \b2[7].merge_i_n_36\,
      D(28) => \b2[7].merge_i_n_37\,
      D(27) => \b2[7].merge_i_n_38\,
      D(26) => \b2[7].merge_i_n_39\,
      D(25) => \b2[7].merge_i_n_40\,
      D(24) => \b2[7].merge_i_n_41\,
      D(23) => \b2[7].merge_i_n_42\,
      D(22) => \b2[7].merge_i_n_43\,
      D(21) => \b2[7].merge_i_n_44\,
      D(20) => \b2[7].merge_i_n_45\,
      D(19) => \b2[7].merge_i_n_46\,
      D(18) => \b2[7].merge_i_n_47\,
      D(17) => \b2[7].merge_i_n_48\,
      D(16) => \b2[7].merge_i_n_49\,
      D(15) => \b2[7].merge_i_n_50\,
      D(14) => \b2[7].merge_i_n_51\,
      D(13) => \b2[7].merge_i_n_52\,
      D(12) => \b2[7].merge_i_n_53\,
      D(11) => \b2[7].merge_i_n_54\,
      D(10) => \b2[7].merge_i_n_55\,
      D(9) => \b2[7].merge_i_n_56\,
      D(8) => \b2[7].merge_i_n_57\,
      D(7) => \b2[7].merge_i_n_58\,
      D(6) => \b2[7].merge_i_n_59\,
      D(5) => \b2[7].merge_i_n_60\,
      D(4) => \b2[7].merge_i_n_61\,
      D(3) => \b2[7].merge_i_n_62\,
      D(2) => \b2[7].merge_i_n_63\,
      D(1) => \b2[7].merge_i_n_64\,
      D(0) => \b2[7].merge_i_n_65\,
      Q(63) => \b2[8].merge_i_n_1\,
      Q(62) => \b2[8].merge_i_n_2\,
      Q(61) => \b2[8].merge_i_n_3\,
      Q(60) => \b2[8].merge_i_n_4\,
      Q(59) => \b2[8].merge_i_n_5\,
      Q(58) => \b2[8].merge_i_n_6\,
      Q(57) => \b2[8].merge_i_n_7\,
      Q(56) => \b2[8].merge_i_n_8\,
      Q(55) => \b2[8].merge_i_n_9\,
      Q(54) => \b2[8].merge_i_n_10\,
      Q(53) => \b2[8].merge_i_n_11\,
      Q(52) => \b2[8].merge_i_n_12\,
      Q(51) => \b2[8].merge_i_n_13\,
      Q(50) => \b2[8].merge_i_n_14\,
      Q(49) => \b2[8].merge_i_n_15\,
      Q(48) => \b2[8].merge_i_n_16\,
      Q(47) => \b2[8].merge_i_n_17\,
      Q(46) => \b2[8].merge_i_n_18\,
      Q(45) => \b2[8].merge_i_n_19\,
      Q(44) => \b2[8].merge_i_n_20\,
      Q(43) => \b2[8].merge_i_n_21\,
      Q(42) => \b2[8].merge_i_n_22\,
      Q(41) => \b2[8].merge_i_n_23\,
      Q(40) => \b2[8].merge_i_n_24\,
      Q(39) => \b2[8].merge_i_n_25\,
      Q(38) => \b2[8].merge_i_n_26\,
      Q(37) => \b2[8].merge_i_n_27\,
      Q(36) => \b2[8].merge_i_n_28\,
      Q(35) => \b2[8].merge_i_n_29\,
      Q(34) => \b2[8].merge_i_n_30\,
      Q(33) => \b2[8].merge_i_n_31\,
      Q(32) => \b2[8].merge_i_n_32\,
      Q(31) => \b2[8].merge_i_n_33\,
      Q(30) => \b2[8].merge_i_n_34\,
      Q(29) => \b2[8].merge_i_n_35\,
      Q(28) => \b2[8].merge_i_n_36\,
      Q(27) => \b2[8].merge_i_n_37\,
      Q(26) => \b2[8].merge_i_n_38\,
      Q(25) => \b2[8].merge_i_n_39\,
      Q(24) => \b2[8].merge_i_n_40\,
      Q(23) => \b2[8].merge_i_n_41\,
      Q(22) => \b2[8].merge_i_n_42\,
      Q(21) => \b2[8].merge_i_n_43\,
      Q(20) => \b2[8].merge_i_n_44\,
      Q(19) => \b2[8].merge_i_n_45\,
      Q(18) => \b2[8].merge_i_n_46\,
      Q(17) => \b2[8].merge_i_n_47\,
      Q(16) => \b2[8].merge_i_n_48\,
      Q(15) => \b2[8].merge_i_n_49\,
      Q(14) => \b2[8].merge_i_n_50\,
      Q(13) => \b2[8].merge_i_n_51\,
      Q(12) => \b2[8].merge_i_n_52\,
      Q(11) => \b2[8].merge_i_n_53\,
      Q(10) => \b2[8].merge_i_n_54\,
      Q(9) => \b2[8].merge_i_n_55\,
      Q(8) => \b2[8].merge_i_n_56\,
      Q(7) => \b2[8].merge_i_n_57\,
      Q(6) => \b2[8].merge_i_n_58\,
      Q(5) => \b2[8].merge_i_n_59\,
      Q(4) => \b2[8].merge_i_n_60\,
      Q(3) => \b2[8].merge_i_n_61\,
      Q(2) => \b2[8].merge_i_n_62\,
      Q(1) => \b2[8].merge_i_n_63\,
      Q(0) => \b2[8].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(1 downto 0),
      \data_i_reg[0]_0\ => \data_i_reg[0]\,
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_5\(63 downto 0),
      have_data0 => have_data0_8,
      have_data02_out => have_data02_out_15,
      have_data_reg_0 => \b2[3].merge_i_n_0\,
      sw_reset_reg(0) => data_i_22,
      trace_clk => trace_clk,
      valid_7 => valid_7,
      valid_8 => valid_8,
      wrote0_reg_0 => wrote0_reg,
      wrote0_reg_1 => have_data_reg_0
    );
\b2[8].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_31
     port map (
      Q(63) => \b2[8].merge_i_n_1\,
      Q(62) => \b2[8].merge_i_n_2\,
      Q(61) => \b2[8].merge_i_n_3\,
      Q(60) => \b2[8].merge_i_n_4\,
      Q(59) => \b2[8].merge_i_n_5\,
      Q(58) => \b2[8].merge_i_n_6\,
      Q(57) => \b2[8].merge_i_n_7\,
      Q(56) => \b2[8].merge_i_n_8\,
      Q(55) => \b2[8].merge_i_n_9\,
      Q(54) => \b2[8].merge_i_n_10\,
      Q(53) => \b2[8].merge_i_n_11\,
      Q(52) => \b2[8].merge_i_n_12\,
      Q(51) => \b2[8].merge_i_n_13\,
      Q(50) => \b2[8].merge_i_n_14\,
      Q(49) => \b2[8].merge_i_n_15\,
      Q(48) => \b2[8].merge_i_n_16\,
      Q(47) => \b2[8].merge_i_n_17\,
      Q(46) => \b2[8].merge_i_n_18\,
      Q(45) => \b2[8].merge_i_n_19\,
      Q(44) => \b2[8].merge_i_n_20\,
      Q(43) => \b2[8].merge_i_n_21\,
      Q(42) => \b2[8].merge_i_n_22\,
      Q(41) => \b2[8].merge_i_n_23\,
      Q(40) => \b2[8].merge_i_n_24\,
      Q(39) => \b2[8].merge_i_n_25\,
      Q(38) => \b2[8].merge_i_n_26\,
      Q(37) => \b2[8].merge_i_n_27\,
      Q(36) => \b2[8].merge_i_n_28\,
      Q(35) => \b2[8].merge_i_n_29\,
      Q(34) => \b2[8].merge_i_n_30\,
      Q(33) => \b2[8].merge_i_n_31\,
      Q(32) => \b2[8].merge_i_n_32\,
      Q(31) => \b2[8].merge_i_n_33\,
      Q(30) => \b2[8].merge_i_n_34\,
      Q(29) => \b2[8].merge_i_n_35\,
      Q(28) => \b2[8].merge_i_n_36\,
      Q(27) => \b2[8].merge_i_n_37\,
      Q(26) => \b2[8].merge_i_n_38\,
      Q(25) => \b2[8].merge_i_n_39\,
      Q(24) => \b2[8].merge_i_n_40\,
      Q(23) => \b2[8].merge_i_n_41\,
      Q(22) => \b2[8].merge_i_n_42\,
      Q(21) => \b2[8].merge_i_n_43\,
      Q(20) => \b2[8].merge_i_n_44\,
      Q(19) => \b2[8].merge_i_n_45\,
      Q(18) => \b2[8].merge_i_n_46\,
      Q(17) => \b2[8].merge_i_n_47\,
      Q(16) => \b2[8].merge_i_n_48\,
      Q(15) => \b2[8].merge_i_n_49\,
      Q(14) => \b2[8].merge_i_n_50\,
      Q(13) => \b2[8].merge_i_n_51\,
      Q(12) => \b2[8].merge_i_n_52\,
      Q(11) => \b2[8].merge_i_n_53\,
      Q(10) => \b2[8].merge_i_n_54\,
      Q(9) => \b2[8].merge_i_n_55\,
      Q(8) => \b2[8].merge_i_n_56\,
      Q(7) => \b2[8].merge_i_n_57\,
      Q(6) => \b2[8].merge_i_n_58\,
      Q(5) => \b2[8].merge_i_n_59\,
      Q(4) => \b2[8].merge_i_n_60\,
      Q(3) => \b2[8].merge_i_n_61\,
      Q(2) => \b2[8].merge_i_n_62\,
      Q(1) => \b2[8].merge_i_n_63\,
      Q(0) => \b2[8].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(3 downto 2),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_5\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_4\(63 downto 0),
      have_data0 => have_data0_8,
      have_data0_4 => \^have_data0_4\,
      have_data_reg_0 => \b2[3].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_7 => valid_7,
      valid_8 => valid_8,
      wrote0_reg_0 => wrote0_reg_0,
      wrote0_reg_1 => have_data_reg_0
    );
\b2[9].merge_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_merge2to1_32
     port map (
      D(63) => \b2[9].merge_i_n_1\,
      D(62) => \b2[9].merge_i_n_2\,
      D(61) => \b2[9].merge_i_n_3\,
      D(60) => \b2[9].merge_i_n_4\,
      D(59) => \b2[9].merge_i_n_5\,
      D(58) => \b2[9].merge_i_n_6\,
      D(57) => \b2[9].merge_i_n_7\,
      D(56) => \b2[9].merge_i_n_8\,
      D(55) => \b2[9].merge_i_n_9\,
      D(54) => \b2[9].merge_i_n_10\,
      D(53) => \b2[9].merge_i_n_11\,
      D(52) => \b2[9].merge_i_n_12\,
      D(51) => \b2[9].merge_i_n_13\,
      D(50) => \b2[9].merge_i_n_14\,
      D(49) => \b2[9].merge_i_n_15\,
      D(48) => \b2[9].merge_i_n_16\,
      D(47) => \b2[9].merge_i_n_17\,
      D(46) => \b2[9].merge_i_n_18\,
      D(45) => \b2[9].merge_i_n_19\,
      D(44) => \b2[9].merge_i_n_20\,
      D(43) => \b2[9].merge_i_n_21\,
      D(42) => \b2[9].merge_i_n_22\,
      D(41) => \b2[9].merge_i_n_23\,
      D(40) => \b2[9].merge_i_n_24\,
      D(39) => \b2[9].merge_i_n_25\,
      D(38) => \b2[9].merge_i_n_26\,
      D(37) => \b2[9].merge_i_n_27\,
      D(36) => \b2[9].merge_i_n_28\,
      D(35) => \b2[9].merge_i_n_29\,
      D(34) => \b2[9].merge_i_n_30\,
      D(33) => \b2[9].merge_i_n_31\,
      D(32) => \b2[9].merge_i_n_32\,
      D(31) => \b2[9].merge_i_n_33\,
      D(30) => \b2[9].merge_i_n_34\,
      D(29) => \b2[9].merge_i_n_35\,
      D(28) => \b2[9].merge_i_n_36\,
      D(27) => \b2[9].merge_i_n_37\,
      D(26) => \b2[9].merge_i_n_38\,
      D(25) => \b2[9].merge_i_n_39\,
      D(24) => \b2[9].merge_i_n_40\,
      D(23) => \b2[9].merge_i_n_41\,
      D(22) => \b2[9].merge_i_n_42\,
      D(21) => \b2[9].merge_i_n_43\,
      D(20) => \b2[9].merge_i_n_44\,
      D(19) => \b2[9].merge_i_n_45\,
      D(18) => \b2[9].merge_i_n_46\,
      D(17) => \b2[9].merge_i_n_47\,
      D(16) => \b2[9].merge_i_n_48\,
      D(15) => \b2[9].merge_i_n_49\,
      D(14) => \b2[9].merge_i_n_50\,
      D(13) => \b2[9].merge_i_n_51\,
      D(12) => \b2[9].merge_i_n_52\,
      D(11) => \b2[9].merge_i_n_53\,
      D(10) => \b2[9].merge_i_n_54\,
      D(9) => \b2[9].merge_i_n_55\,
      D(8) => \b2[9].merge_i_n_56\,
      D(7) => \b2[9].merge_i_n_57\,
      D(6) => \b2[9].merge_i_n_58\,
      D(5) => \b2[9].merge_i_n_59\,
      D(4) => \b2[9].merge_i_n_60\,
      D(3) => \b2[9].merge_i_n_61\,
      D(2) => \b2[9].merge_i_n_62\,
      D(1) => \b2[9].merge_i_n_63\,
      D(0) => \b2[9].merge_i_n_64\,
      E(0) => data_i_23,
      Q(63) => \b2[10].merge_i_n_1\,
      Q(62) => \b2[10].merge_i_n_2\,
      Q(61) => \b2[10].merge_i_n_3\,
      Q(60) => \b2[10].merge_i_n_4\,
      Q(59) => \b2[10].merge_i_n_5\,
      Q(58) => \b2[10].merge_i_n_6\,
      Q(57) => \b2[10].merge_i_n_7\,
      Q(56) => \b2[10].merge_i_n_8\,
      Q(55) => \b2[10].merge_i_n_9\,
      Q(54) => \b2[10].merge_i_n_10\,
      Q(53) => \b2[10].merge_i_n_11\,
      Q(52) => \b2[10].merge_i_n_12\,
      Q(51) => \b2[10].merge_i_n_13\,
      Q(50) => \b2[10].merge_i_n_14\,
      Q(49) => \b2[10].merge_i_n_15\,
      Q(48) => \b2[10].merge_i_n_16\,
      Q(47) => \b2[10].merge_i_n_17\,
      Q(46) => \b2[10].merge_i_n_18\,
      Q(45) => \b2[10].merge_i_n_19\,
      Q(44) => \b2[10].merge_i_n_20\,
      Q(43) => \b2[10].merge_i_n_21\,
      Q(42) => \b2[10].merge_i_n_22\,
      Q(41) => \b2[10].merge_i_n_23\,
      Q(40) => \b2[10].merge_i_n_24\,
      Q(39) => \b2[10].merge_i_n_25\,
      Q(38) => \b2[10].merge_i_n_26\,
      Q(37) => \b2[10].merge_i_n_27\,
      Q(36) => \b2[10].merge_i_n_28\,
      Q(35) => \b2[10].merge_i_n_29\,
      Q(34) => \b2[10].merge_i_n_30\,
      Q(33) => \b2[10].merge_i_n_31\,
      Q(32) => \b2[10].merge_i_n_32\,
      Q(31) => \b2[10].merge_i_n_33\,
      Q(30) => \b2[10].merge_i_n_34\,
      Q(29) => \b2[10].merge_i_n_35\,
      Q(28) => \b2[10].merge_i_n_36\,
      Q(27) => \b2[10].merge_i_n_37\,
      Q(26) => \b2[10].merge_i_n_38\,
      Q(25) => \b2[10].merge_i_n_39\,
      Q(24) => \b2[10].merge_i_n_40\,
      Q(23) => \b2[10].merge_i_n_41\,
      Q(22) => \b2[10].merge_i_n_42\,
      Q(21) => \b2[10].merge_i_n_43\,
      Q(20) => \b2[10].merge_i_n_44\,
      Q(19) => \b2[10].merge_i_n_45\,
      Q(18) => \b2[10].merge_i_n_46\,
      Q(17) => \b2[10].merge_i_n_47\,
      Q(16) => \b2[10].merge_i_n_48\,
      Q(15) => \b2[10].merge_i_n_49\,
      Q(14) => \b2[10].merge_i_n_50\,
      Q(13) => \b2[10].merge_i_n_51\,
      Q(12) => \b2[10].merge_i_n_52\,
      Q(11) => \b2[10].merge_i_n_53\,
      Q(10) => \b2[10].merge_i_n_54\,
      Q(9) => \b2[10].merge_i_n_55\,
      Q(8) => \b2[10].merge_i_n_56\,
      Q(7) => \b2[10].merge_i_n_57\,
      Q(6) => \b2[10].merge_i_n_58\,
      Q(5) => \b2[10].merge_i_n_59\,
      Q(4) => \b2[10].merge_i_n_60\,
      Q(3) => \b2[10].merge_i_n_61\,
      Q(2) => \b2[10].merge_i_n_62\,
      Q(1) => \b2[10].merge_i_n_63\,
      Q(0) => \b2[10].merge_i_n_64\,
      \_trace_valid\(1 downto 0) => \_trace_valid\(5 downto 4),
      \data_i_reg[0]_0\(0) => \data_i_reg[0]_4\(0),
      \data_i_reg[63]_0\(63 downto 0) => \data_i_reg[63]_3\(63 downto 0),
      have_data0 => have_data0_16,
      have_data02_out => have_data02_out_17,
      have_data_reg_0 => have_data_reg_0,
      have_data_reg_1 => \b2[4].merge_i_n_0\,
      trace_clk => trace_clk,
      valid_10 => valid_10,
      valid_9 => valid_9,
      wrote0_reg_0 => wrote0_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 44 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 44 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 4;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is 45;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake : entity is "HANDSHAKE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[24]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[24]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[25]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[25]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[26]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[26]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[27]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[27]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[28]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[28]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[29]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[29]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[30]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[30]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[31]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[31]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[32]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[32]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[33]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[33]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[34]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[34]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[35]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[35]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[36]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[36]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[37]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[37]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[38]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[38]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[39]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[39]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[40]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[40]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[41]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[41]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[42]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[42]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[43]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[43]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[44]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[44]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(44 downto 0) <= dest_hsdata_ff(44 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(24),
      Q => dest_hsdata_ff(24),
      R => '0'
    );
\dest_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(25),
      Q => dest_hsdata_ff(25),
      R => '0'
    );
\dest_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(26),
      Q => dest_hsdata_ff(26),
      R => '0'
    );
\dest_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(27),
      Q => dest_hsdata_ff(27),
      R => '0'
    );
\dest_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(28),
      Q => dest_hsdata_ff(28),
      R => '0'
    );
\dest_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(29),
      Q => dest_hsdata_ff(29),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(30),
      Q => dest_hsdata_ff(30),
      R => '0'
    );
\dest_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(31),
      Q => dest_hsdata_ff(31),
      R => '0'
    );
\dest_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(32),
      Q => dest_hsdata_ff(32),
      R => '0'
    );
\dest_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(33),
      Q => dest_hsdata_ff(33),
      R => '0'
    );
\dest_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(34),
      Q => dest_hsdata_ff(34),
      R => '0'
    );
\dest_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(35),
      Q => dest_hsdata_ff(35),
      R => '0'
    );
\dest_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(36),
      Q => dest_hsdata_ff(36),
      R => '0'
    );
\dest_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(37),
      Q => dest_hsdata_ff(37),
      R => '0'
    );
\dest_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(38),
      Q => dest_hsdata_ff(38),
      R => '0'
    );
\dest_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(39),
      Q => dest_hsdata_ff(39),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(40),
      Q => dest_hsdata_ff(40),
      R => '0'
    );
\dest_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(41),
      Q => dest_hsdata_ff(41),
      R => '0'
    );
\dest_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(42),
      Q => dest_hsdata_ff(42),
      R => '0'
    );
\dest_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(43),
      Q => dest_hsdata_ff(43),
      R => '0'
    );
\dest_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(44),
      Q => dest_hsdata_ff(44),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[44]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(24),
      Q => src_hsdata_ff(24),
      R => '0'
    );
\src_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(25),
      Q => src_hsdata_ff(25),
      R => '0'
    );
\src_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(26),
      Q => src_hsdata_ff(26),
      R => '0'
    );
\src_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(27),
      Q => src_hsdata_ff(27),
      R => '0'
    );
\src_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(28),
      Q => src_hsdata_ff(28),
      R => '0'
    );
\src_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(29),
      Q => src_hsdata_ff(29),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(30),
      Q => src_hsdata_ff(30),
      R => '0'
    );
\src_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(31),
      Q => src_hsdata_ff(31),
      R => '0'
    );
\src_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(32),
      Q => src_hsdata_ff(32),
      R => '0'
    );
\src_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(33),
      Q => src_hsdata_ff(33),
      R => '0'
    );
\src_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(34),
      Q => src_hsdata_ff(34),
      R => '0'
    );
\src_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(35),
      Q => src_hsdata_ff(35),
      R => '0'
    );
\src_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(36),
      Q => src_hsdata_ff(36),
      R => '0'
    );
\src_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(37),
      Q => src_hsdata_ff(37),
      R => '0'
    );
\src_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(38),
      Q => src_hsdata_ff(38),
      R => '0'
    );
\src_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(39),
      Q => src_hsdata_ff(39),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(40),
      Q => src_hsdata_ff(40),
      R => '0'
    );
\src_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(41),
      Q => src_hsdata_ff(41),
      R => '0'
    );
\src_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(42),
      Q => src_hsdata_ff(42),
      R => '0'
    );
\src_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(43),
      Q => src_hsdata_ff(43),
      R => '0'
    );
\src_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(44),
      Q => src_hsdata_ff(44),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair514";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair514";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair513";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 64;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair515";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair516";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair516";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      diff_pntr_pf_q0(0) => diff_pntr_pf_q0(4),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp2_inst_n_3,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_15
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => \p_1_in__0\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(63 downto 0) => din(63 downto 0),
      dinb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      douta(63 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(63 downto 0),
      doutb(63 downto 0) => dout(63 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      \p_1_in__0\ => \p_1_in__0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_17\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => rd_pntr_wr(3),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1024;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\ : out STD_LOGIC;
    error_write_reg : out STD_LOGIC;
    \gen_rst_ic.wr_rst_busy_ic_reg\ : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 61 downto 0 );
    sw_read : in STD_LOGIC;
    error_write : in STD_LOGIC;
    error : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo is
  signal \^full\ : STD_LOGIC;
  signal sw_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buffer[0]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \buffer[10]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \buffer[11]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \buffer[12]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \buffer[13]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \buffer[14]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \buffer[15]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \buffer[16]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \buffer[17]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \buffer[18]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \buffer[19]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \buffer[1]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \buffer[20]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \buffer[21]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \buffer[22]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \buffer[23]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \buffer[24]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \buffer[25]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \buffer[26]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \buffer[27]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \buffer[28]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \buffer[29]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \buffer[2]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \buffer[30]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \buffer[31]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \buffer[32]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \buffer[33]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \buffer[34]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \buffer[35]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \buffer[36]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \buffer[37]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \buffer[38]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \buffer[39]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \buffer[3]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \buffer[40]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \buffer[41]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \buffer[42]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \buffer[43]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \buffer[44]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \buffer[45]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \buffer[46]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \buffer[47]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \buffer[48]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \buffer[49]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \buffer[4]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \buffer[50]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \buffer[51]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \buffer[52]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \buffer[53]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \buffer[54]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \buffer[55]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \buffer[56]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \buffer[57]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \buffer[58]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \buffer[59]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \buffer[5]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \buffer[60]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \buffer[61]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \buffer[62]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \buffer[63]_i_2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \buffer[6]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \buffer[7]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \buffer[8]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \buffer[9]_i_1\ : label is "soft_lutpair544";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_async_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_async_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 64;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_async_inst : label is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 64;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  full <= \^full\;
\buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(0),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\
    );
\buffer[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(10),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\
    );
\buffer[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(11),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\
    );
\buffer[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(12),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\
    );
\buffer[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(13),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\
    );
\buffer[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(14),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\
    );
\buffer[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(15),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\
    );
\buffer[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(16),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\
    );
\buffer[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(17),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\
    );
\buffer[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(18),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\
    );
\buffer[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(19),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\
    );
\buffer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(1),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\
    );
\buffer[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(20),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\
    );
\buffer[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(21),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\
    );
\buffer[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(22),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\
    );
\buffer[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(23),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\
    );
\buffer[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(24),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\
    );
\buffer[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(25),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\
    );
\buffer[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(26),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\
    );
\buffer[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(27),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\
    );
\buffer[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(28),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\
    );
\buffer[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(29),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\
    );
\buffer[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(2),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\
    );
\buffer[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(30),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\
    );
\buffer[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(31),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\
    );
\buffer[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(32),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\
    );
\buffer[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(33),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\
    );
\buffer[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(34),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\
    );
\buffer[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(35),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\
    );
\buffer[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(36),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\
    );
\buffer[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(37),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\
    );
\buffer[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(38),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\
    );
\buffer[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(39),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\
    );
\buffer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(3),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\
    );
\buffer[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(40),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\
    );
\buffer[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(41),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\
    );
\buffer[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(42),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\
    );
\buffer[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(43),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\
    );
\buffer[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(44),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\
    );
\buffer[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(45),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\
    );
\buffer[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(46),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\
    );
\buffer[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(47),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\
    );
\buffer[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(48),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\
    );
\buffer[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(49),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\
    );
\buffer[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(4),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\
    );
\buffer[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(50),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\
    );
\buffer[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(51),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\
    );
\buffer[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(52),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\
    );
\buffer[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(53),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\
    );
\buffer[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(54),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\
    );
\buffer[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(55),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\
    );
\buffer[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(56),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\
    );
\buffer[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(57),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\
    );
\buffer[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(58),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\
    );
\buffer[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(59),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\
    );
\buffer[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(5),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\
    );
\buffer[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(60),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\
    );
\buffer[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(61),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\
    );
\buffer[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(62),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\
    );
\buffer[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(63),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\
    );
\buffer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(6),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\
    );
\buffer[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(7),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\
    );
\buffer[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(8),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\
    );
\buffer[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw_data(9),
      I1 => sw_read,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\
    );
error_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => error_write,
      I1 => \^full\,
      I2 => error,
      O => error_write_reg
    );
xpm_fifo_async_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(63) => '1',
      din(62) => din(61),
      din(61) => '0',
      din(60 downto 0) => din(60 downto 0),
      dout(63 downto 0) => sw_data(63 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED,
      rd_clk => trace_clk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => sw_read,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \gen_rst_ic.wr_rst_busy_ic_reg\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => trace_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_async_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sw_timestamper is
  port (
    empty : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\ : out STD_LOGIC;
    error_reg_0 : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 61 downto 0 );
    sw_read : in STD_LOGIC;
    error_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sw_timestamper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sw_timestamper is
  signal error : STD_LOGIC;
  signal error_i_1_n_0 : STD_LOGIC;
  signal error_write : STD_LOGIC;
  signal fifo_i_n_66 : STD_LOGIC;
  signal full_i : STD_LOGIC;
  signal \write__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of error_i_1 : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of write : label is "soft_lutpair549";
begin
error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => full_i,
      I1 => error_reg_1,
      I2 => error,
      O => error_i_1_n_0
    );
error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => error_i_1_n_0,
      Q => error,
      R => error_reg_0
    );
error_write_reg: unisim.vcomponents.FDSE
     port map (
      C => trace_clk,
      CE => '1',
      D => fifo_i_n_66,
      Q => error_write,
      S => error_reg_0
    );
fifo_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo
     port map (
      din(61 downto 0) => din(61 downto 0),
      empty => empty,
      error => error,
      error_write => error_write,
      error_write_reg => fifo_i_n_66,
      full => full_i,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\ => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\,
      \gen_rst_ic.wr_rst_busy_ic_reg\ => error_reg_0,
      sw_read => sw_read,
      trace_clk => trace_clk,
      wr_en => \write__0\
    );
write: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => error_reg_1,
      I1 => error,
      I2 => error_write,
      O => \write__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator is
  port (
    trace_clk : in STD_LOGIC;
    trace_resetn : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    out_valid : out STD_LOGIC;
    out_ready : in STD_LOGIC;
    pass_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pass_valid : in STD_LOGIC;
    pass_ready : out STD_LOGIC;
    trace_rst : out STD_LOGIC;
    trace0_counter_overflow : out STD_LOGIC;
    trace0_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace0_event : in STD_LOGIC;
    trace0_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace0_valid : in STD_LOGIC;
    trace0_read : out STD_LOGIC;
    trace1_counter_overflow : out STD_LOGIC;
    trace1_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace1_event : in STD_LOGIC;
    trace1_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace1_valid : in STD_LOGIC;
    trace1_read : out STD_LOGIC;
    trace2_counter_overflow : out STD_LOGIC;
    trace2_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace2_event : in STD_LOGIC;
    trace2_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace2_valid : in STD_LOGIC;
    trace2_read : out STD_LOGIC;
    trace3_counter_overflow : out STD_LOGIC;
    trace3_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace3_event : in STD_LOGIC;
    trace3_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace3_valid : in STD_LOGIC;
    trace3_read : out STD_LOGIC;
    trace4_counter_overflow : out STD_LOGIC;
    trace4_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace4_event : in STD_LOGIC;
    trace4_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace4_valid : in STD_LOGIC;
    trace4_read : out STD_LOGIC;
    trace5_counter_overflow : out STD_LOGIC;
    trace5_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace5_event : in STD_LOGIC;
    trace5_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace5_valid : in STD_LOGIC;
    trace5_read : out STD_LOGIC;
    trace6_counter_overflow : out STD_LOGIC;
    trace6_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace6_event : in STD_LOGIC;
    trace6_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace6_valid : in STD_LOGIC;
    trace6_read : out STD_LOGIC;
    trace7_counter_overflow : out STD_LOGIC;
    trace7_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace7_event : in STD_LOGIC;
    trace7_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace7_valid : in STD_LOGIC;
    trace7_read : out STD_LOGIC;
    trace8_counter_overflow : out STD_LOGIC;
    trace8_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace8_event : in STD_LOGIC;
    trace8_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace8_valid : in STD_LOGIC;
    trace8_read : out STD_LOGIC;
    trace9_counter_overflow : out STD_LOGIC;
    trace9_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace9_event : in STD_LOGIC;
    trace9_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace9_valid : in STD_LOGIC;
    trace9_read : out STD_LOGIC;
    trace10_counter_overflow : out STD_LOGIC;
    trace10_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace10_event : in STD_LOGIC;
    trace10_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace10_valid : in STD_LOGIC;
    trace10_read : out STD_LOGIC;
    trace11_counter_overflow : out STD_LOGIC;
    trace11_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace11_event : in STD_LOGIC;
    trace11_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace11_valid : in STD_LOGIC;
    trace11_read : out STD_LOGIC;
    trace12_counter_overflow : out STD_LOGIC;
    trace12_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace12_event : in STD_LOGIC;
    trace12_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace12_valid : in STD_LOGIC;
    trace12_read : out STD_LOGIC;
    trace13_counter_overflow : out STD_LOGIC;
    trace13_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace13_event : in STD_LOGIC;
    trace13_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace13_valid : in STD_LOGIC;
    trace13_read : out STD_LOGIC;
    trace14_counter_overflow : out STD_LOGIC;
    trace14_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace14_event : in STD_LOGIC;
    trace14_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace14_valid : in STD_LOGIC;
    trace14_read : out STD_LOGIC;
    trace15_counter_overflow : out STD_LOGIC;
    trace15_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace15_event : in STD_LOGIC;
    trace15_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace15_valid : in STD_LOGIC;
    trace15_read : out STD_LOGIC;
    trace16_counter_overflow : out STD_LOGIC;
    trace16_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace16_event : in STD_LOGIC;
    trace16_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace16_valid : in STD_LOGIC;
    trace16_read : out STD_LOGIC;
    trace17_counter_overflow : out STD_LOGIC;
    trace17_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace17_event : in STD_LOGIC;
    trace17_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace17_valid : in STD_LOGIC;
    trace17_read : out STD_LOGIC;
    trace18_counter_overflow : out STD_LOGIC;
    trace18_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace18_event : in STD_LOGIC;
    trace18_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace18_valid : in STD_LOGIC;
    trace18_read : out STD_LOGIC;
    trace19_counter_overflow : out STD_LOGIC;
    trace19_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace19_event : in STD_LOGIC;
    trace19_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace19_valid : in STD_LOGIC;
    trace19_read : out STD_LOGIC;
    trace20_counter_overflow : out STD_LOGIC;
    trace20_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace20_event : in STD_LOGIC;
    trace20_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace20_valid : in STD_LOGIC;
    trace20_read : out STD_LOGIC;
    trace21_counter_overflow : out STD_LOGIC;
    trace21_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace21_event : in STD_LOGIC;
    trace21_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace21_valid : in STD_LOGIC;
    trace21_read : out STD_LOGIC;
    trace22_counter_overflow : out STD_LOGIC;
    trace22_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace22_event : in STD_LOGIC;
    trace22_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace22_valid : in STD_LOGIC;
    trace22_read : out STD_LOGIC;
    trace23_counter_overflow : out STD_LOGIC;
    trace23_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace23_event : in STD_LOGIC;
    trace23_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace23_valid : in STD_LOGIC;
    trace23_read : out STD_LOGIC;
    trace24_counter_overflow : out STD_LOGIC;
    trace24_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace24_event : in STD_LOGIC;
    trace24_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace24_valid : in STD_LOGIC;
    trace24_read : out STD_LOGIC;
    trace25_counter_overflow : out STD_LOGIC;
    trace25_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace25_event : in STD_LOGIC;
    trace25_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace25_valid : in STD_LOGIC;
    trace25_read : out STD_LOGIC;
    trace26_counter_overflow : out STD_LOGIC;
    trace26_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace26_event : in STD_LOGIC;
    trace26_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace26_valid : in STD_LOGIC;
    trace26_read : out STD_LOGIC;
    trace27_counter_overflow : out STD_LOGIC;
    trace27_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace27_event : in STD_LOGIC;
    trace27_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace27_valid : in STD_LOGIC;
    trace27_read : out STD_LOGIC;
    trace28_counter_overflow : out STD_LOGIC;
    trace28_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace28_event : in STD_LOGIC;
    trace28_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace28_valid : in STD_LOGIC;
    trace28_read : out STD_LOGIC;
    trace29_counter_overflow : out STD_LOGIC;
    trace29_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace29_event : in STD_LOGIC;
    trace29_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace29_valid : in STD_LOGIC;
    trace29_read : out STD_LOGIC;
    trace30_counter_overflow : out STD_LOGIC;
    trace30_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace30_event : in STD_LOGIC;
    trace30_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace30_valid : in STD_LOGIC;
    trace30_read : out STD_LOGIC;
    trace31_counter_overflow : out STD_LOGIC;
    trace31_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace31_event : in STD_LOGIC;
    trace31_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace31_valid : in STD_LOGIC;
    trace31_read : out STD_LOGIC;
    trace32_counter_overflow : out STD_LOGIC;
    trace32_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace32_event : in STD_LOGIC;
    trace32_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace32_valid : in STD_LOGIC;
    trace32_read : out STD_LOGIC;
    trace33_counter_overflow : out STD_LOGIC;
    trace33_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace33_event : in STD_LOGIC;
    trace33_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace33_valid : in STD_LOGIC;
    trace33_read : out STD_LOGIC;
    trace34_counter_overflow : out STD_LOGIC;
    trace34_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace34_event : in STD_LOGIC;
    trace34_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace34_valid : in STD_LOGIC;
    trace34_read : out STD_LOGIC;
    trace35_counter_overflow : out STD_LOGIC;
    trace35_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace35_event : in STD_LOGIC;
    trace35_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace35_valid : in STD_LOGIC;
    trace35_read : out STD_LOGIC;
    trace36_counter_overflow : out STD_LOGIC;
    trace36_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace36_event : in STD_LOGIC;
    trace36_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace36_valid : in STD_LOGIC;
    trace36_read : out STD_LOGIC;
    trace37_counter_overflow : out STD_LOGIC;
    trace37_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace37_event : in STD_LOGIC;
    trace37_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace37_valid : in STD_LOGIC;
    trace37_read : out STD_LOGIC;
    trace38_counter_overflow : out STD_LOGIC;
    trace38_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace38_event : in STD_LOGIC;
    trace38_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace38_valid : in STD_LOGIC;
    trace38_read : out STD_LOGIC;
    trace39_counter_overflow : out STD_LOGIC;
    trace39_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace39_event : in STD_LOGIC;
    trace39_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace39_valid : in STD_LOGIC;
    trace39_read : out STD_LOGIC;
    trace40_counter_overflow : out STD_LOGIC;
    trace40_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace40_event : in STD_LOGIC;
    trace40_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace40_valid : in STD_LOGIC;
    trace40_read : out STD_LOGIC;
    trace41_counter_overflow : out STD_LOGIC;
    trace41_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace41_event : in STD_LOGIC;
    trace41_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace41_valid : in STD_LOGIC;
    trace41_read : out STD_LOGIC;
    trace42_counter_overflow : out STD_LOGIC;
    trace42_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace42_event : in STD_LOGIC;
    trace42_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace42_valid : in STD_LOGIC;
    trace42_read : out STD_LOGIC;
    trace43_counter_overflow : out STD_LOGIC;
    trace43_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace43_event : in STD_LOGIC;
    trace43_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace43_valid : in STD_LOGIC;
    trace43_read : out STD_LOGIC;
    trace44_counter_overflow : out STD_LOGIC;
    trace44_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace44_event : in STD_LOGIC;
    trace44_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace44_valid : in STD_LOGIC;
    trace44_read : out STD_LOGIC;
    trace45_counter_overflow : out STD_LOGIC;
    trace45_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace45_event : in STD_LOGIC;
    trace45_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace45_valid : in STD_LOGIC;
    trace45_read : out STD_LOGIC;
    trace46_counter_overflow : out STD_LOGIC;
    trace46_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace46_event : in STD_LOGIC;
    trace46_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace46_valid : in STD_LOGIC;
    trace46_read : out STD_LOGIC;
    trace47_counter_overflow : out STD_LOGIC;
    trace47_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace47_event : in STD_LOGIC;
    trace47_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace47_valid : in STD_LOGIC;
    trace47_read : out STD_LOGIC;
    trace48_counter_overflow : out STD_LOGIC;
    trace48_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace48_event : in STD_LOGIC;
    trace48_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace48_valid : in STD_LOGIC;
    trace48_read : out STD_LOGIC;
    trace49_counter_overflow : out STD_LOGIC;
    trace49_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace49_event : in STD_LOGIC;
    trace49_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace49_valid : in STD_LOGIC;
    trace49_read : out STD_LOGIC;
    trace50_counter_overflow : out STD_LOGIC;
    trace50_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace50_event : in STD_LOGIC;
    trace50_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace50_valid : in STD_LOGIC;
    trace50_read : out STD_LOGIC;
    trace51_counter_overflow : out STD_LOGIC;
    trace51_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace51_event : in STD_LOGIC;
    trace51_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace51_valid : in STD_LOGIC;
    trace51_read : out STD_LOGIC;
    trace52_counter_overflow : out STD_LOGIC;
    trace52_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace52_event : in STD_LOGIC;
    trace52_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace52_valid : in STD_LOGIC;
    trace52_read : out STD_LOGIC;
    trace53_counter_overflow : out STD_LOGIC;
    trace53_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace53_event : in STD_LOGIC;
    trace53_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace53_valid : in STD_LOGIC;
    trace53_read : out STD_LOGIC;
    trace54_counter_overflow : out STD_LOGIC;
    trace54_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace54_event : in STD_LOGIC;
    trace54_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace54_valid : in STD_LOGIC;
    trace54_read : out STD_LOGIC;
    trace55_counter_overflow : out STD_LOGIC;
    trace55_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace55_event : in STD_LOGIC;
    trace55_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace55_valid : in STD_LOGIC;
    trace55_read : out STD_LOGIC;
    trace56_counter_overflow : out STD_LOGIC;
    trace56_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace56_event : in STD_LOGIC;
    trace56_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace56_valid : in STD_LOGIC;
    trace56_read : out STD_LOGIC;
    trace57_counter_overflow : out STD_LOGIC;
    trace57_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace57_event : in STD_LOGIC;
    trace57_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace57_valid : in STD_LOGIC;
    trace57_read : out STD_LOGIC;
    trace58_counter_overflow : out STD_LOGIC;
    trace58_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace58_event : in STD_LOGIC;
    trace58_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace58_valid : in STD_LOGIC;
    trace58_read : out STD_LOGIC;
    trace59_counter_overflow : out STD_LOGIC;
    trace59_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace59_event : in STD_LOGIC;
    trace59_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace59_valid : in STD_LOGIC;
    trace59_read : out STD_LOGIC;
    trace60_counter_overflow : out STD_LOGIC;
    trace60_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace60_event : in STD_LOGIC;
    trace60_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace60_valid : in STD_LOGIC;
    trace60_read : out STD_LOGIC;
    trace61_counter_overflow : out STD_LOGIC;
    trace61_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace61_event : in STD_LOGIC;
    trace61_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace61_valid : in STD_LOGIC;
    trace61_read : out STD_LOGIC;
    trace62_counter_overflow : out STD_LOGIC;
    trace62_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace62_event : in STD_LOGIC;
    trace62_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace62_valid : in STD_LOGIC;
    trace62_read : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute EMULATION : string;
  attribute EMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is "1'b0";
  attribute EXT_MON_RST : integer;
  attribute EXT_MON_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is 1;
  attribute EXT_TRACE_RST : integer;
  attribute EXT_TRACE_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is 1;
  attribute NUM_TRACE_PORTS : integer;
  attribute NUM_TRACE_PORTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is 15;
  attribute USE_PASSTHROUGH : string;
  attribute USE_PASSTHROUGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is "1'b0";
  attribute \_NUM_LOG_PORTS\ : integer;
  attribute \_NUM_LOG_PORTS\ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is 16;
  attribute \_NUM_TRACE_PORTS\ : integer;
  attribute \_NUM_TRACE_PORTS\ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator : entity is 16;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator is
  signal \<const0>\ : STD_LOGIC;
  signal \_trace_data\ : STD_LOGIC_VECTOR ( 1023 downto 64 );
  signal \_trace_valid\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_lite_if_i_n_6 : STD_LOGIC;
  signal axi_lite_if_i_n_7 : STD_LOGIC;
  signal axi_lite_if_i_n_9 : STD_LOGIC;
  signal \b1[0].ss_i_n_10\ : STD_LOGIC;
  signal \b1[0].ss_i_n_11\ : STD_LOGIC;
  signal \b1[0].ss_i_n_12\ : STD_LOGIC;
  signal \b1[0].ss_i_n_13\ : STD_LOGIC;
  signal \b1[0].ss_i_n_14\ : STD_LOGIC;
  signal \b1[0].ss_i_n_15\ : STD_LOGIC;
  signal \b1[0].ss_i_n_16\ : STD_LOGIC;
  signal \b1[0].ss_i_n_17\ : STD_LOGIC;
  signal \b1[0].ss_i_n_18\ : STD_LOGIC;
  signal \b1[0].ss_i_n_19\ : STD_LOGIC;
  signal \b1[0].ss_i_n_2\ : STD_LOGIC;
  signal \b1[0].ss_i_n_20\ : STD_LOGIC;
  signal \b1[0].ss_i_n_21\ : STD_LOGIC;
  signal \b1[0].ss_i_n_22\ : STD_LOGIC;
  signal \b1[0].ss_i_n_23\ : STD_LOGIC;
  signal \b1[0].ss_i_n_24\ : STD_LOGIC;
  signal \b1[0].ss_i_n_25\ : STD_LOGIC;
  signal \b1[0].ss_i_n_26\ : STD_LOGIC;
  signal \b1[0].ss_i_n_27\ : STD_LOGIC;
  signal \b1[0].ss_i_n_28\ : STD_LOGIC;
  signal \b1[0].ss_i_n_29\ : STD_LOGIC;
  signal \b1[0].ss_i_n_3\ : STD_LOGIC;
  signal \b1[0].ss_i_n_30\ : STD_LOGIC;
  signal \b1[0].ss_i_n_31\ : STD_LOGIC;
  signal \b1[0].ss_i_n_32\ : STD_LOGIC;
  signal \b1[0].ss_i_n_33\ : STD_LOGIC;
  signal \b1[0].ss_i_n_34\ : STD_LOGIC;
  signal \b1[0].ss_i_n_35\ : STD_LOGIC;
  signal \b1[0].ss_i_n_36\ : STD_LOGIC;
  signal \b1[0].ss_i_n_37\ : STD_LOGIC;
  signal \b1[0].ss_i_n_38\ : STD_LOGIC;
  signal \b1[0].ss_i_n_39\ : STD_LOGIC;
  signal \b1[0].ss_i_n_4\ : STD_LOGIC;
  signal \b1[0].ss_i_n_40\ : STD_LOGIC;
  signal \b1[0].ss_i_n_41\ : STD_LOGIC;
  signal \b1[0].ss_i_n_42\ : STD_LOGIC;
  signal \b1[0].ss_i_n_43\ : STD_LOGIC;
  signal \b1[0].ss_i_n_44\ : STD_LOGIC;
  signal \b1[0].ss_i_n_45\ : STD_LOGIC;
  signal \b1[0].ss_i_n_46\ : STD_LOGIC;
  signal \b1[0].ss_i_n_47\ : STD_LOGIC;
  signal \b1[0].ss_i_n_48\ : STD_LOGIC;
  signal \b1[0].ss_i_n_49\ : STD_LOGIC;
  signal \b1[0].ss_i_n_5\ : STD_LOGIC;
  signal \b1[0].ss_i_n_50\ : STD_LOGIC;
  signal \b1[0].ss_i_n_51\ : STD_LOGIC;
  signal \b1[0].ss_i_n_52\ : STD_LOGIC;
  signal \b1[0].ss_i_n_53\ : STD_LOGIC;
  signal \b1[0].ss_i_n_54\ : STD_LOGIC;
  signal \b1[0].ss_i_n_55\ : STD_LOGIC;
  signal \b1[0].ss_i_n_56\ : STD_LOGIC;
  signal \b1[0].ss_i_n_57\ : STD_LOGIC;
  signal \b1[0].ss_i_n_58\ : STD_LOGIC;
  signal \b1[0].ss_i_n_59\ : STD_LOGIC;
  signal \b1[0].ss_i_n_6\ : STD_LOGIC;
  signal \b1[0].ss_i_n_60\ : STD_LOGIC;
  signal \b1[0].ss_i_n_61\ : STD_LOGIC;
  signal \b1[0].ss_i_n_62\ : STD_LOGIC;
  signal \b1[0].ss_i_n_63\ : STD_LOGIC;
  signal \b1[0].ss_i_n_64\ : STD_LOGIC;
  signal \b1[0].ss_i_n_65\ : STD_LOGIC;
  signal \b1[0].ss_i_n_7\ : STD_LOGIC;
  signal \b1[0].ss_i_n_8\ : STD_LOGIC;
  signal \b1[0].ss_i_n_9\ : STD_LOGIC;
  signal \b1[10].ss_i_n_10\ : STD_LOGIC;
  signal \b1[10].ss_i_n_11\ : STD_LOGIC;
  signal \b1[10].ss_i_n_12\ : STD_LOGIC;
  signal \b1[10].ss_i_n_13\ : STD_LOGIC;
  signal \b1[10].ss_i_n_14\ : STD_LOGIC;
  signal \b1[10].ss_i_n_15\ : STD_LOGIC;
  signal \b1[10].ss_i_n_16\ : STD_LOGIC;
  signal \b1[10].ss_i_n_17\ : STD_LOGIC;
  signal \b1[10].ss_i_n_18\ : STD_LOGIC;
  signal \b1[10].ss_i_n_19\ : STD_LOGIC;
  signal \b1[10].ss_i_n_2\ : STD_LOGIC;
  signal \b1[10].ss_i_n_20\ : STD_LOGIC;
  signal \b1[10].ss_i_n_21\ : STD_LOGIC;
  signal \b1[10].ss_i_n_22\ : STD_LOGIC;
  signal \b1[10].ss_i_n_23\ : STD_LOGIC;
  signal \b1[10].ss_i_n_24\ : STD_LOGIC;
  signal \b1[10].ss_i_n_25\ : STD_LOGIC;
  signal \b1[10].ss_i_n_26\ : STD_LOGIC;
  signal \b1[10].ss_i_n_27\ : STD_LOGIC;
  signal \b1[10].ss_i_n_28\ : STD_LOGIC;
  signal \b1[10].ss_i_n_29\ : STD_LOGIC;
  signal \b1[10].ss_i_n_3\ : STD_LOGIC;
  signal \b1[10].ss_i_n_30\ : STD_LOGIC;
  signal \b1[10].ss_i_n_31\ : STD_LOGIC;
  signal \b1[10].ss_i_n_32\ : STD_LOGIC;
  signal \b1[10].ss_i_n_33\ : STD_LOGIC;
  signal \b1[10].ss_i_n_34\ : STD_LOGIC;
  signal \b1[10].ss_i_n_35\ : STD_LOGIC;
  signal \b1[10].ss_i_n_36\ : STD_LOGIC;
  signal \b1[10].ss_i_n_37\ : STD_LOGIC;
  signal \b1[10].ss_i_n_38\ : STD_LOGIC;
  signal \b1[10].ss_i_n_39\ : STD_LOGIC;
  signal \b1[10].ss_i_n_4\ : STD_LOGIC;
  signal \b1[10].ss_i_n_40\ : STD_LOGIC;
  signal \b1[10].ss_i_n_41\ : STD_LOGIC;
  signal \b1[10].ss_i_n_42\ : STD_LOGIC;
  signal \b1[10].ss_i_n_43\ : STD_LOGIC;
  signal \b1[10].ss_i_n_44\ : STD_LOGIC;
  signal \b1[10].ss_i_n_45\ : STD_LOGIC;
  signal \b1[10].ss_i_n_46\ : STD_LOGIC;
  signal \b1[10].ss_i_n_47\ : STD_LOGIC;
  signal \b1[10].ss_i_n_48\ : STD_LOGIC;
  signal \b1[10].ss_i_n_49\ : STD_LOGIC;
  signal \b1[10].ss_i_n_5\ : STD_LOGIC;
  signal \b1[10].ss_i_n_50\ : STD_LOGIC;
  signal \b1[10].ss_i_n_51\ : STD_LOGIC;
  signal \b1[10].ss_i_n_52\ : STD_LOGIC;
  signal \b1[10].ss_i_n_53\ : STD_LOGIC;
  signal \b1[10].ss_i_n_54\ : STD_LOGIC;
  signal \b1[10].ss_i_n_55\ : STD_LOGIC;
  signal \b1[10].ss_i_n_56\ : STD_LOGIC;
  signal \b1[10].ss_i_n_57\ : STD_LOGIC;
  signal \b1[10].ss_i_n_58\ : STD_LOGIC;
  signal \b1[10].ss_i_n_59\ : STD_LOGIC;
  signal \b1[10].ss_i_n_6\ : STD_LOGIC;
  signal \b1[10].ss_i_n_60\ : STD_LOGIC;
  signal \b1[10].ss_i_n_61\ : STD_LOGIC;
  signal \b1[10].ss_i_n_62\ : STD_LOGIC;
  signal \b1[10].ss_i_n_63\ : STD_LOGIC;
  signal \b1[10].ss_i_n_64\ : STD_LOGIC;
  signal \b1[10].ss_i_n_65\ : STD_LOGIC;
  signal \b1[10].ss_i_n_7\ : STD_LOGIC;
  signal \b1[10].ss_i_n_8\ : STD_LOGIC;
  signal \b1[10].ss_i_n_9\ : STD_LOGIC;
  signal \b1[12].ss_i_n_10\ : STD_LOGIC;
  signal \b1[12].ss_i_n_11\ : STD_LOGIC;
  signal \b1[12].ss_i_n_12\ : STD_LOGIC;
  signal \b1[12].ss_i_n_13\ : STD_LOGIC;
  signal \b1[12].ss_i_n_14\ : STD_LOGIC;
  signal \b1[12].ss_i_n_15\ : STD_LOGIC;
  signal \b1[12].ss_i_n_16\ : STD_LOGIC;
  signal \b1[12].ss_i_n_17\ : STD_LOGIC;
  signal \b1[12].ss_i_n_18\ : STD_LOGIC;
  signal \b1[12].ss_i_n_19\ : STD_LOGIC;
  signal \b1[12].ss_i_n_2\ : STD_LOGIC;
  signal \b1[12].ss_i_n_20\ : STD_LOGIC;
  signal \b1[12].ss_i_n_21\ : STD_LOGIC;
  signal \b1[12].ss_i_n_22\ : STD_LOGIC;
  signal \b1[12].ss_i_n_23\ : STD_LOGIC;
  signal \b1[12].ss_i_n_24\ : STD_LOGIC;
  signal \b1[12].ss_i_n_25\ : STD_LOGIC;
  signal \b1[12].ss_i_n_26\ : STD_LOGIC;
  signal \b1[12].ss_i_n_27\ : STD_LOGIC;
  signal \b1[12].ss_i_n_28\ : STD_LOGIC;
  signal \b1[12].ss_i_n_29\ : STD_LOGIC;
  signal \b1[12].ss_i_n_3\ : STD_LOGIC;
  signal \b1[12].ss_i_n_30\ : STD_LOGIC;
  signal \b1[12].ss_i_n_31\ : STD_LOGIC;
  signal \b1[12].ss_i_n_32\ : STD_LOGIC;
  signal \b1[12].ss_i_n_33\ : STD_LOGIC;
  signal \b1[12].ss_i_n_34\ : STD_LOGIC;
  signal \b1[12].ss_i_n_35\ : STD_LOGIC;
  signal \b1[12].ss_i_n_36\ : STD_LOGIC;
  signal \b1[12].ss_i_n_37\ : STD_LOGIC;
  signal \b1[12].ss_i_n_38\ : STD_LOGIC;
  signal \b1[12].ss_i_n_39\ : STD_LOGIC;
  signal \b1[12].ss_i_n_4\ : STD_LOGIC;
  signal \b1[12].ss_i_n_40\ : STD_LOGIC;
  signal \b1[12].ss_i_n_41\ : STD_LOGIC;
  signal \b1[12].ss_i_n_42\ : STD_LOGIC;
  signal \b1[12].ss_i_n_43\ : STD_LOGIC;
  signal \b1[12].ss_i_n_44\ : STD_LOGIC;
  signal \b1[12].ss_i_n_45\ : STD_LOGIC;
  signal \b1[12].ss_i_n_46\ : STD_LOGIC;
  signal \b1[12].ss_i_n_47\ : STD_LOGIC;
  signal \b1[12].ss_i_n_48\ : STD_LOGIC;
  signal \b1[12].ss_i_n_49\ : STD_LOGIC;
  signal \b1[12].ss_i_n_5\ : STD_LOGIC;
  signal \b1[12].ss_i_n_50\ : STD_LOGIC;
  signal \b1[12].ss_i_n_51\ : STD_LOGIC;
  signal \b1[12].ss_i_n_52\ : STD_LOGIC;
  signal \b1[12].ss_i_n_53\ : STD_LOGIC;
  signal \b1[12].ss_i_n_54\ : STD_LOGIC;
  signal \b1[12].ss_i_n_55\ : STD_LOGIC;
  signal \b1[12].ss_i_n_56\ : STD_LOGIC;
  signal \b1[12].ss_i_n_57\ : STD_LOGIC;
  signal \b1[12].ss_i_n_58\ : STD_LOGIC;
  signal \b1[12].ss_i_n_59\ : STD_LOGIC;
  signal \b1[12].ss_i_n_6\ : STD_LOGIC;
  signal \b1[12].ss_i_n_60\ : STD_LOGIC;
  signal \b1[12].ss_i_n_61\ : STD_LOGIC;
  signal \b1[12].ss_i_n_62\ : STD_LOGIC;
  signal \b1[12].ss_i_n_63\ : STD_LOGIC;
  signal \b1[12].ss_i_n_64\ : STD_LOGIC;
  signal \b1[12].ss_i_n_65\ : STD_LOGIC;
  signal \b1[12].ss_i_n_7\ : STD_LOGIC;
  signal \b1[12].ss_i_n_8\ : STD_LOGIC;
  signal \b1[12].ss_i_n_9\ : STD_LOGIC;
  signal \b1[14].ss_i_n_10\ : STD_LOGIC;
  signal \b1[14].ss_i_n_11\ : STD_LOGIC;
  signal \b1[14].ss_i_n_12\ : STD_LOGIC;
  signal \b1[14].ss_i_n_13\ : STD_LOGIC;
  signal \b1[14].ss_i_n_14\ : STD_LOGIC;
  signal \b1[14].ss_i_n_15\ : STD_LOGIC;
  signal \b1[14].ss_i_n_16\ : STD_LOGIC;
  signal \b1[14].ss_i_n_17\ : STD_LOGIC;
  signal \b1[14].ss_i_n_18\ : STD_LOGIC;
  signal \b1[14].ss_i_n_19\ : STD_LOGIC;
  signal \b1[14].ss_i_n_2\ : STD_LOGIC;
  signal \b1[14].ss_i_n_20\ : STD_LOGIC;
  signal \b1[14].ss_i_n_21\ : STD_LOGIC;
  signal \b1[14].ss_i_n_22\ : STD_LOGIC;
  signal \b1[14].ss_i_n_23\ : STD_LOGIC;
  signal \b1[14].ss_i_n_24\ : STD_LOGIC;
  signal \b1[14].ss_i_n_25\ : STD_LOGIC;
  signal \b1[14].ss_i_n_26\ : STD_LOGIC;
  signal \b1[14].ss_i_n_27\ : STD_LOGIC;
  signal \b1[14].ss_i_n_28\ : STD_LOGIC;
  signal \b1[14].ss_i_n_29\ : STD_LOGIC;
  signal \b1[14].ss_i_n_3\ : STD_LOGIC;
  signal \b1[14].ss_i_n_30\ : STD_LOGIC;
  signal \b1[14].ss_i_n_31\ : STD_LOGIC;
  signal \b1[14].ss_i_n_32\ : STD_LOGIC;
  signal \b1[14].ss_i_n_33\ : STD_LOGIC;
  signal \b1[14].ss_i_n_34\ : STD_LOGIC;
  signal \b1[14].ss_i_n_35\ : STD_LOGIC;
  signal \b1[14].ss_i_n_36\ : STD_LOGIC;
  signal \b1[14].ss_i_n_37\ : STD_LOGIC;
  signal \b1[14].ss_i_n_38\ : STD_LOGIC;
  signal \b1[14].ss_i_n_39\ : STD_LOGIC;
  signal \b1[14].ss_i_n_4\ : STD_LOGIC;
  signal \b1[14].ss_i_n_40\ : STD_LOGIC;
  signal \b1[14].ss_i_n_41\ : STD_LOGIC;
  signal \b1[14].ss_i_n_42\ : STD_LOGIC;
  signal \b1[14].ss_i_n_43\ : STD_LOGIC;
  signal \b1[14].ss_i_n_44\ : STD_LOGIC;
  signal \b1[14].ss_i_n_45\ : STD_LOGIC;
  signal \b1[14].ss_i_n_46\ : STD_LOGIC;
  signal \b1[14].ss_i_n_47\ : STD_LOGIC;
  signal \b1[14].ss_i_n_48\ : STD_LOGIC;
  signal \b1[14].ss_i_n_49\ : STD_LOGIC;
  signal \b1[14].ss_i_n_5\ : STD_LOGIC;
  signal \b1[14].ss_i_n_50\ : STD_LOGIC;
  signal \b1[14].ss_i_n_51\ : STD_LOGIC;
  signal \b1[14].ss_i_n_52\ : STD_LOGIC;
  signal \b1[14].ss_i_n_53\ : STD_LOGIC;
  signal \b1[14].ss_i_n_54\ : STD_LOGIC;
  signal \b1[14].ss_i_n_55\ : STD_LOGIC;
  signal \b1[14].ss_i_n_56\ : STD_LOGIC;
  signal \b1[14].ss_i_n_57\ : STD_LOGIC;
  signal \b1[14].ss_i_n_58\ : STD_LOGIC;
  signal \b1[14].ss_i_n_59\ : STD_LOGIC;
  signal \b1[14].ss_i_n_6\ : STD_LOGIC;
  signal \b1[14].ss_i_n_60\ : STD_LOGIC;
  signal \b1[14].ss_i_n_61\ : STD_LOGIC;
  signal \b1[14].ss_i_n_62\ : STD_LOGIC;
  signal \b1[14].ss_i_n_63\ : STD_LOGIC;
  signal \b1[14].ss_i_n_64\ : STD_LOGIC;
  signal \b1[14].ss_i_n_65\ : STD_LOGIC;
  signal \b1[14].ss_i_n_7\ : STD_LOGIC;
  signal \b1[14].ss_i_n_8\ : STD_LOGIC;
  signal \b1[14].ss_i_n_9\ : STD_LOGIC;
  signal \b1[1].ss_i_n_2\ : STD_LOGIC;
  signal \b1[2].ss_i_n_10\ : STD_LOGIC;
  signal \b1[2].ss_i_n_11\ : STD_LOGIC;
  signal \b1[2].ss_i_n_12\ : STD_LOGIC;
  signal \b1[2].ss_i_n_13\ : STD_LOGIC;
  signal \b1[2].ss_i_n_14\ : STD_LOGIC;
  signal \b1[2].ss_i_n_15\ : STD_LOGIC;
  signal \b1[2].ss_i_n_16\ : STD_LOGIC;
  signal \b1[2].ss_i_n_17\ : STD_LOGIC;
  signal \b1[2].ss_i_n_18\ : STD_LOGIC;
  signal \b1[2].ss_i_n_19\ : STD_LOGIC;
  signal \b1[2].ss_i_n_2\ : STD_LOGIC;
  signal \b1[2].ss_i_n_20\ : STD_LOGIC;
  signal \b1[2].ss_i_n_21\ : STD_LOGIC;
  signal \b1[2].ss_i_n_22\ : STD_LOGIC;
  signal \b1[2].ss_i_n_23\ : STD_LOGIC;
  signal \b1[2].ss_i_n_24\ : STD_LOGIC;
  signal \b1[2].ss_i_n_25\ : STD_LOGIC;
  signal \b1[2].ss_i_n_26\ : STD_LOGIC;
  signal \b1[2].ss_i_n_27\ : STD_LOGIC;
  signal \b1[2].ss_i_n_28\ : STD_LOGIC;
  signal \b1[2].ss_i_n_29\ : STD_LOGIC;
  signal \b1[2].ss_i_n_3\ : STD_LOGIC;
  signal \b1[2].ss_i_n_30\ : STD_LOGIC;
  signal \b1[2].ss_i_n_31\ : STD_LOGIC;
  signal \b1[2].ss_i_n_32\ : STD_LOGIC;
  signal \b1[2].ss_i_n_33\ : STD_LOGIC;
  signal \b1[2].ss_i_n_34\ : STD_LOGIC;
  signal \b1[2].ss_i_n_35\ : STD_LOGIC;
  signal \b1[2].ss_i_n_36\ : STD_LOGIC;
  signal \b1[2].ss_i_n_37\ : STD_LOGIC;
  signal \b1[2].ss_i_n_38\ : STD_LOGIC;
  signal \b1[2].ss_i_n_39\ : STD_LOGIC;
  signal \b1[2].ss_i_n_4\ : STD_LOGIC;
  signal \b1[2].ss_i_n_40\ : STD_LOGIC;
  signal \b1[2].ss_i_n_41\ : STD_LOGIC;
  signal \b1[2].ss_i_n_42\ : STD_LOGIC;
  signal \b1[2].ss_i_n_43\ : STD_LOGIC;
  signal \b1[2].ss_i_n_44\ : STD_LOGIC;
  signal \b1[2].ss_i_n_45\ : STD_LOGIC;
  signal \b1[2].ss_i_n_46\ : STD_LOGIC;
  signal \b1[2].ss_i_n_47\ : STD_LOGIC;
  signal \b1[2].ss_i_n_48\ : STD_LOGIC;
  signal \b1[2].ss_i_n_49\ : STD_LOGIC;
  signal \b1[2].ss_i_n_5\ : STD_LOGIC;
  signal \b1[2].ss_i_n_50\ : STD_LOGIC;
  signal \b1[2].ss_i_n_51\ : STD_LOGIC;
  signal \b1[2].ss_i_n_52\ : STD_LOGIC;
  signal \b1[2].ss_i_n_53\ : STD_LOGIC;
  signal \b1[2].ss_i_n_54\ : STD_LOGIC;
  signal \b1[2].ss_i_n_55\ : STD_LOGIC;
  signal \b1[2].ss_i_n_56\ : STD_LOGIC;
  signal \b1[2].ss_i_n_57\ : STD_LOGIC;
  signal \b1[2].ss_i_n_58\ : STD_LOGIC;
  signal \b1[2].ss_i_n_59\ : STD_LOGIC;
  signal \b1[2].ss_i_n_6\ : STD_LOGIC;
  signal \b1[2].ss_i_n_60\ : STD_LOGIC;
  signal \b1[2].ss_i_n_61\ : STD_LOGIC;
  signal \b1[2].ss_i_n_62\ : STD_LOGIC;
  signal \b1[2].ss_i_n_63\ : STD_LOGIC;
  signal \b1[2].ss_i_n_64\ : STD_LOGIC;
  signal \b1[2].ss_i_n_65\ : STD_LOGIC;
  signal \b1[2].ss_i_n_7\ : STD_LOGIC;
  signal \b1[2].ss_i_n_8\ : STD_LOGIC;
  signal \b1[2].ss_i_n_9\ : STD_LOGIC;
  signal \b1[4].ss_i_n_10\ : STD_LOGIC;
  signal \b1[4].ss_i_n_11\ : STD_LOGIC;
  signal \b1[4].ss_i_n_12\ : STD_LOGIC;
  signal \b1[4].ss_i_n_13\ : STD_LOGIC;
  signal \b1[4].ss_i_n_14\ : STD_LOGIC;
  signal \b1[4].ss_i_n_15\ : STD_LOGIC;
  signal \b1[4].ss_i_n_16\ : STD_LOGIC;
  signal \b1[4].ss_i_n_17\ : STD_LOGIC;
  signal \b1[4].ss_i_n_18\ : STD_LOGIC;
  signal \b1[4].ss_i_n_19\ : STD_LOGIC;
  signal \b1[4].ss_i_n_2\ : STD_LOGIC;
  signal \b1[4].ss_i_n_20\ : STD_LOGIC;
  signal \b1[4].ss_i_n_21\ : STD_LOGIC;
  signal \b1[4].ss_i_n_22\ : STD_LOGIC;
  signal \b1[4].ss_i_n_23\ : STD_LOGIC;
  signal \b1[4].ss_i_n_24\ : STD_LOGIC;
  signal \b1[4].ss_i_n_25\ : STD_LOGIC;
  signal \b1[4].ss_i_n_26\ : STD_LOGIC;
  signal \b1[4].ss_i_n_27\ : STD_LOGIC;
  signal \b1[4].ss_i_n_28\ : STD_LOGIC;
  signal \b1[4].ss_i_n_29\ : STD_LOGIC;
  signal \b1[4].ss_i_n_3\ : STD_LOGIC;
  signal \b1[4].ss_i_n_30\ : STD_LOGIC;
  signal \b1[4].ss_i_n_31\ : STD_LOGIC;
  signal \b1[4].ss_i_n_32\ : STD_LOGIC;
  signal \b1[4].ss_i_n_33\ : STD_LOGIC;
  signal \b1[4].ss_i_n_34\ : STD_LOGIC;
  signal \b1[4].ss_i_n_35\ : STD_LOGIC;
  signal \b1[4].ss_i_n_36\ : STD_LOGIC;
  signal \b1[4].ss_i_n_37\ : STD_LOGIC;
  signal \b1[4].ss_i_n_38\ : STD_LOGIC;
  signal \b1[4].ss_i_n_39\ : STD_LOGIC;
  signal \b1[4].ss_i_n_4\ : STD_LOGIC;
  signal \b1[4].ss_i_n_40\ : STD_LOGIC;
  signal \b1[4].ss_i_n_41\ : STD_LOGIC;
  signal \b1[4].ss_i_n_42\ : STD_LOGIC;
  signal \b1[4].ss_i_n_43\ : STD_LOGIC;
  signal \b1[4].ss_i_n_44\ : STD_LOGIC;
  signal \b1[4].ss_i_n_45\ : STD_LOGIC;
  signal \b1[4].ss_i_n_46\ : STD_LOGIC;
  signal \b1[4].ss_i_n_47\ : STD_LOGIC;
  signal \b1[4].ss_i_n_48\ : STD_LOGIC;
  signal \b1[4].ss_i_n_49\ : STD_LOGIC;
  signal \b1[4].ss_i_n_5\ : STD_LOGIC;
  signal \b1[4].ss_i_n_50\ : STD_LOGIC;
  signal \b1[4].ss_i_n_51\ : STD_LOGIC;
  signal \b1[4].ss_i_n_52\ : STD_LOGIC;
  signal \b1[4].ss_i_n_53\ : STD_LOGIC;
  signal \b1[4].ss_i_n_54\ : STD_LOGIC;
  signal \b1[4].ss_i_n_55\ : STD_LOGIC;
  signal \b1[4].ss_i_n_56\ : STD_LOGIC;
  signal \b1[4].ss_i_n_57\ : STD_LOGIC;
  signal \b1[4].ss_i_n_58\ : STD_LOGIC;
  signal \b1[4].ss_i_n_59\ : STD_LOGIC;
  signal \b1[4].ss_i_n_6\ : STD_LOGIC;
  signal \b1[4].ss_i_n_60\ : STD_LOGIC;
  signal \b1[4].ss_i_n_61\ : STD_LOGIC;
  signal \b1[4].ss_i_n_62\ : STD_LOGIC;
  signal \b1[4].ss_i_n_63\ : STD_LOGIC;
  signal \b1[4].ss_i_n_64\ : STD_LOGIC;
  signal \b1[4].ss_i_n_65\ : STD_LOGIC;
  signal \b1[4].ss_i_n_7\ : STD_LOGIC;
  signal \b1[4].ss_i_n_8\ : STD_LOGIC;
  signal \b1[4].ss_i_n_9\ : STD_LOGIC;
  signal \b1[6].ss_i_n_10\ : STD_LOGIC;
  signal \b1[6].ss_i_n_11\ : STD_LOGIC;
  signal \b1[6].ss_i_n_12\ : STD_LOGIC;
  signal \b1[6].ss_i_n_13\ : STD_LOGIC;
  signal \b1[6].ss_i_n_14\ : STD_LOGIC;
  signal \b1[6].ss_i_n_15\ : STD_LOGIC;
  signal \b1[6].ss_i_n_16\ : STD_LOGIC;
  signal \b1[6].ss_i_n_17\ : STD_LOGIC;
  signal \b1[6].ss_i_n_18\ : STD_LOGIC;
  signal \b1[6].ss_i_n_19\ : STD_LOGIC;
  signal \b1[6].ss_i_n_2\ : STD_LOGIC;
  signal \b1[6].ss_i_n_20\ : STD_LOGIC;
  signal \b1[6].ss_i_n_21\ : STD_LOGIC;
  signal \b1[6].ss_i_n_22\ : STD_LOGIC;
  signal \b1[6].ss_i_n_23\ : STD_LOGIC;
  signal \b1[6].ss_i_n_24\ : STD_LOGIC;
  signal \b1[6].ss_i_n_25\ : STD_LOGIC;
  signal \b1[6].ss_i_n_26\ : STD_LOGIC;
  signal \b1[6].ss_i_n_27\ : STD_LOGIC;
  signal \b1[6].ss_i_n_28\ : STD_LOGIC;
  signal \b1[6].ss_i_n_29\ : STD_LOGIC;
  signal \b1[6].ss_i_n_3\ : STD_LOGIC;
  signal \b1[6].ss_i_n_30\ : STD_LOGIC;
  signal \b1[6].ss_i_n_31\ : STD_LOGIC;
  signal \b1[6].ss_i_n_32\ : STD_LOGIC;
  signal \b1[6].ss_i_n_33\ : STD_LOGIC;
  signal \b1[6].ss_i_n_34\ : STD_LOGIC;
  signal \b1[6].ss_i_n_35\ : STD_LOGIC;
  signal \b1[6].ss_i_n_36\ : STD_LOGIC;
  signal \b1[6].ss_i_n_37\ : STD_LOGIC;
  signal \b1[6].ss_i_n_38\ : STD_LOGIC;
  signal \b1[6].ss_i_n_39\ : STD_LOGIC;
  signal \b1[6].ss_i_n_4\ : STD_LOGIC;
  signal \b1[6].ss_i_n_40\ : STD_LOGIC;
  signal \b1[6].ss_i_n_41\ : STD_LOGIC;
  signal \b1[6].ss_i_n_42\ : STD_LOGIC;
  signal \b1[6].ss_i_n_43\ : STD_LOGIC;
  signal \b1[6].ss_i_n_44\ : STD_LOGIC;
  signal \b1[6].ss_i_n_45\ : STD_LOGIC;
  signal \b1[6].ss_i_n_46\ : STD_LOGIC;
  signal \b1[6].ss_i_n_47\ : STD_LOGIC;
  signal \b1[6].ss_i_n_48\ : STD_LOGIC;
  signal \b1[6].ss_i_n_49\ : STD_LOGIC;
  signal \b1[6].ss_i_n_5\ : STD_LOGIC;
  signal \b1[6].ss_i_n_50\ : STD_LOGIC;
  signal \b1[6].ss_i_n_51\ : STD_LOGIC;
  signal \b1[6].ss_i_n_52\ : STD_LOGIC;
  signal \b1[6].ss_i_n_53\ : STD_LOGIC;
  signal \b1[6].ss_i_n_54\ : STD_LOGIC;
  signal \b1[6].ss_i_n_55\ : STD_LOGIC;
  signal \b1[6].ss_i_n_56\ : STD_LOGIC;
  signal \b1[6].ss_i_n_57\ : STD_LOGIC;
  signal \b1[6].ss_i_n_58\ : STD_LOGIC;
  signal \b1[6].ss_i_n_59\ : STD_LOGIC;
  signal \b1[6].ss_i_n_6\ : STD_LOGIC;
  signal \b1[6].ss_i_n_60\ : STD_LOGIC;
  signal \b1[6].ss_i_n_61\ : STD_LOGIC;
  signal \b1[6].ss_i_n_62\ : STD_LOGIC;
  signal \b1[6].ss_i_n_63\ : STD_LOGIC;
  signal \b1[6].ss_i_n_64\ : STD_LOGIC;
  signal \b1[6].ss_i_n_65\ : STD_LOGIC;
  signal \b1[6].ss_i_n_7\ : STD_LOGIC;
  signal \b1[6].ss_i_n_8\ : STD_LOGIC;
  signal \b1[6].ss_i_n_9\ : STD_LOGIC;
  signal \b1[8].ss_i_n_10\ : STD_LOGIC;
  signal \b1[8].ss_i_n_11\ : STD_LOGIC;
  signal \b1[8].ss_i_n_12\ : STD_LOGIC;
  signal \b1[8].ss_i_n_13\ : STD_LOGIC;
  signal \b1[8].ss_i_n_14\ : STD_LOGIC;
  signal \b1[8].ss_i_n_15\ : STD_LOGIC;
  signal \b1[8].ss_i_n_16\ : STD_LOGIC;
  signal \b1[8].ss_i_n_17\ : STD_LOGIC;
  signal \b1[8].ss_i_n_18\ : STD_LOGIC;
  signal \b1[8].ss_i_n_19\ : STD_LOGIC;
  signal \b1[8].ss_i_n_2\ : STD_LOGIC;
  signal \b1[8].ss_i_n_20\ : STD_LOGIC;
  signal \b1[8].ss_i_n_21\ : STD_LOGIC;
  signal \b1[8].ss_i_n_22\ : STD_LOGIC;
  signal \b1[8].ss_i_n_23\ : STD_LOGIC;
  signal \b1[8].ss_i_n_24\ : STD_LOGIC;
  signal \b1[8].ss_i_n_25\ : STD_LOGIC;
  signal \b1[8].ss_i_n_26\ : STD_LOGIC;
  signal \b1[8].ss_i_n_27\ : STD_LOGIC;
  signal \b1[8].ss_i_n_28\ : STD_LOGIC;
  signal \b1[8].ss_i_n_29\ : STD_LOGIC;
  signal \b1[8].ss_i_n_3\ : STD_LOGIC;
  signal \b1[8].ss_i_n_30\ : STD_LOGIC;
  signal \b1[8].ss_i_n_31\ : STD_LOGIC;
  signal \b1[8].ss_i_n_32\ : STD_LOGIC;
  signal \b1[8].ss_i_n_33\ : STD_LOGIC;
  signal \b1[8].ss_i_n_34\ : STD_LOGIC;
  signal \b1[8].ss_i_n_35\ : STD_LOGIC;
  signal \b1[8].ss_i_n_36\ : STD_LOGIC;
  signal \b1[8].ss_i_n_37\ : STD_LOGIC;
  signal \b1[8].ss_i_n_38\ : STD_LOGIC;
  signal \b1[8].ss_i_n_39\ : STD_LOGIC;
  signal \b1[8].ss_i_n_4\ : STD_LOGIC;
  signal \b1[8].ss_i_n_40\ : STD_LOGIC;
  signal \b1[8].ss_i_n_41\ : STD_LOGIC;
  signal \b1[8].ss_i_n_42\ : STD_LOGIC;
  signal \b1[8].ss_i_n_43\ : STD_LOGIC;
  signal \b1[8].ss_i_n_44\ : STD_LOGIC;
  signal \b1[8].ss_i_n_45\ : STD_LOGIC;
  signal \b1[8].ss_i_n_46\ : STD_LOGIC;
  signal \b1[8].ss_i_n_47\ : STD_LOGIC;
  signal \b1[8].ss_i_n_48\ : STD_LOGIC;
  signal \b1[8].ss_i_n_49\ : STD_LOGIC;
  signal \b1[8].ss_i_n_5\ : STD_LOGIC;
  signal \b1[8].ss_i_n_50\ : STD_LOGIC;
  signal \b1[8].ss_i_n_51\ : STD_LOGIC;
  signal \b1[8].ss_i_n_52\ : STD_LOGIC;
  signal \b1[8].ss_i_n_53\ : STD_LOGIC;
  signal \b1[8].ss_i_n_54\ : STD_LOGIC;
  signal \b1[8].ss_i_n_55\ : STD_LOGIC;
  signal \b1[8].ss_i_n_56\ : STD_LOGIC;
  signal \b1[8].ss_i_n_57\ : STD_LOGIC;
  signal \b1[8].ss_i_n_58\ : STD_LOGIC;
  signal \b1[8].ss_i_n_59\ : STD_LOGIC;
  signal \b1[8].ss_i_n_6\ : STD_LOGIC;
  signal \b1[8].ss_i_n_60\ : STD_LOGIC;
  signal \b1[8].ss_i_n_61\ : STD_LOGIC;
  signal \b1[8].ss_i_n_62\ : STD_LOGIC;
  signal \b1[8].ss_i_n_63\ : STD_LOGIC;
  signal \b1[8].ss_i_n_64\ : STD_LOGIC;
  signal \b1[8].ss_i_n_65\ : STD_LOGIC;
  signal \b1[8].ss_i_n_7\ : STD_LOGIC;
  signal \b1[8].ss_i_n_8\ : STD_LOGIC;
  signal \b1[8].ss_i_n_9\ : STD_LOGIC;
  signal \b2[10].merge_i/data_i\ : STD_LOGIC;
  signal \b2[10].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[11].merge_i/data_i\ : STD_LOGIC;
  signal \b2[11].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[12].merge_i/data_i\ : STD_LOGIC;
  signal \b2[12].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[13].merge_i/data_i\ : STD_LOGIC;
  signal \b2[13].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[14].merge_i/data_i\ : STD_LOGIC;
  signal \b2[14].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[7].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[8].merge_i/data_i\ : STD_LOGIC;
  signal \b2[8].merge_i/have_data0\ : STD_LOGIC;
  signal \b2[9].merge_i/data_i\ : STD_LOGIC;
  signal \b2[9].merge_i/have_data0\ : STD_LOGIC;
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal counter_overflow_i_10_n_0 : STD_LOGIC;
  signal counter_overflow_i_1_n_0 : STD_LOGIC;
  signal counter_overflow_i_2_n_0 : STD_LOGIC;
  signal counter_overflow_i_3_n_0 : STD_LOGIC;
  signal counter_overflow_i_4_n_0 : STD_LOGIC;
  signal counter_overflow_i_5_n_0 : STD_LOGIC;
  signal counter_overflow_i_6_n_0 : STD_LOGIC;
  signal counter_overflow_i_7_n_0 : STD_LOGIC;
  signal counter_overflow_i_8_n_0 : STD_LOGIC;
  signal counter_overflow_i_9_n_0 : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[39]_i_1_n_9\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \counter_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ctr_dest_out : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal ctr_dest_req : STD_LOGIC;
  signal ctr_of_dest_out : STD_LOGIC;
  signal ctr_src_rcv : STD_LOGIC;
  signal ctr_src_send : STD_LOGIC;
  signal ctr_src_send_i_1_n_0 : STD_LOGIC;
  signal event_empty_i : STD_LOGIC;
  signal merge_tree_i_n_0 : STD_LOGIC;
  signal merge_tree_i_n_1 : STD_LOGIC;
  signal merge_tree_i_n_2 : STD_LOGIC;
  signal merge_tree_i_n_3 : STD_LOGIC;
  signal merge_tree_i_n_4 : STD_LOGIC;
  signal merge_tree_i_n_5 : STD_LOGIC;
  signal merge_tree_i_n_6 : STD_LOGIC;
  signal merge_tree_i_n_7 : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal sw_counter : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal sw_counter_overflow : STD_LOGIC;
  signal sw_read : STD_LOGIC;
  signal sw_reset_mon : STD_LOGIC;
  signal sw_trace_data : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sw_trace_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sw_trace_write_reg_n_0 : STD_LOGIC;
  signal sw_ts_n_1 : STD_LOGIC;
  signal sw_ts_n_10 : STD_LOGIC;
  signal sw_ts_n_11 : STD_LOGIC;
  signal sw_ts_n_12 : STD_LOGIC;
  signal sw_ts_n_13 : STD_LOGIC;
  signal sw_ts_n_14 : STD_LOGIC;
  signal sw_ts_n_15 : STD_LOGIC;
  signal sw_ts_n_16 : STD_LOGIC;
  signal sw_ts_n_17 : STD_LOGIC;
  signal sw_ts_n_18 : STD_LOGIC;
  signal sw_ts_n_19 : STD_LOGIC;
  signal sw_ts_n_2 : STD_LOGIC;
  signal sw_ts_n_20 : STD_LOGIC;
  signal sw_ts_n_21 : STD_LOGIC;
  signal sw_ts_n_22 : STD_LOGIC;
  signal sw_ts_n_23 : STD_LOGIC;
  signal sw_ts_n_24 : STD_LOGIC;
  signal sw_ts_n_25 : STD_LOGIC;
  signal sw_ts_n_26 : STD_LOGIC;
  signal sw_ts_n_27 : STD_LOGIC;
  signal sw_ts_n_28 : STD_LOGIC;
  signal sw_ts_n_29 : STD_LOGIC;
  signal sw_ts_n_3 : STD_LOGIC;
  signal sw_ts_n_30 : STD_LOGIC;
  signal sw_ts_n_31 : STD_LOGIC;
  signal sw_ts_n_32 : STD_LOGIC;
  signal sw_ts_n_33 : STD_LOGIC;
  signal sw_ts_n_34 : STD_LOGIC;
  signal sw_ts_n_35 : STD_LOGIC;
  signal sw_ts_n_36 : STD_LOGIC;
  signal sw_ts_n_37 : STD_LOGIC;
  signal sw_ts_n_38 : STD_LOGIC;
  signal sw_ts_n_39 : STD_LOGIC;
  signal sw_ts_n_4 : STD_LOGIC;
  signal sw_ts_n_40 : STD_LOGIC;
  signal sw_ts_n_41 : STD_LOGIC;
  signal sw_ts_n_42 : STD_LOGIC;
  signal sw_ts_n_43 : STD_LOGIC;
  signal sw_ts_n_44 : STD_LOGIC;
  signal sw_ts_n_45 : STD_LOGIC;
  signal sw_ts_n_46 : STD_LOGIC;
  signal sw_ts_n_47 : STD_LOGIC;
  signal sw_ts_n_48 : STD_LOGIC;
  signal sw_ts_n_49 : STD_LOGIC;
  signal sw_ts_n_5 : STD_LOGIC;
  signal sw_ts_n_50 : STD_LOGIC;
  signal sw_ts_n_51 : STD_LOGIC;
  signal sw_ts_n_52 : STD_LOGIC;
  signal sw_ts_n_53 : STD_LOGIC;
  signal sw_ts_n_54 : STD_LOGIC;
  signal sw_ts_n_55 : STD_LOGIC;
  signal sw_ts_n_56 : STD_LOGIC;
  signal sw_ts_n_57 : STD_LOGIC;
  signal sw_ts_n_58 : STD_LOGIC;
  signal sw_ts_n_59 : STD_LOGIC;
  signal sw_ts_n_6 : STD_LOGIC;
  signal sw_ts_n_60 : STD_LOGIC;
  signal sw_ts_n_61 : STD_LOGIC;
  signal sw_ts_n_62 : STD_LOGIC;
  signal sw_ts_n_63 : STD_LOGIC;
  signal sw_ts_n_64 : STD_LOGIC;
  signal sw_ts_n_7 : STD_LOGIC;
  signal sw_ts_n_8 : STD_LOGIC;
  signal sw_ts_n_9 : STD_LOGIC;
  signal \^trace14_counter\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal \^trace14_counter_overflow\ : STD_LOGIC;
  signal \^trace_rst\ : STD_LOGIC;
  signal \NLW_counter_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter_reg[44]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[15]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[23]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[31]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[39]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[44]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \counter_reg[7]_i_1\ : label is 16;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of xpm_cdc_handshake_inst : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_handshake_inst : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_handshake_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_handshake_inst : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of xpm_cdc_handshake_inst : label is 4;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_handshake_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of xpm_cdc_handshake_inst : label is 45;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_handshake_inst : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_handshake_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 1;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_sw_rst_inst : label is 3;
  attribute INIT_SYNC_FF of xpm_cdc_single_sw_rst_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_sw_rst_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_sw_rst_inst : label is 0;
  attribute VERSION of xpm_cdc_single_sw_rst_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_sw_rst_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_sw_rst_inst : label is "TRUE";
begin
  pass_ready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \^s_axi_rdata\(28);
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \^s_axi_rdata\(28);
  s_axi_rdata(27) <= \^s_axi_rdata\(28);
  s_axi_rdata(26) <= \^s_axi_rdata\(28);
  s_axi_rdata(25) <= \^s_axi_rdata\(28);
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \^s_axi_rdata\(28);
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \^s_axi_rdata\(28);
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \^s_axi_rdata\(28);
  s_axi_rdata(18) <= \^s_axi_rdata\(28);
  s_axi_rdata(17) <= \^s_axi_rdata\(28);
  s_axi_rdata(16) <= \^s_axi_rdata\(28);
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \^s_axi_rdata\(28);
  s_axi_rdata(2) <= \^s_axi_rdata\(28);
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \^s_axi_rdata\(28);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  trace0_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace0_counter_overflow <= \^trace14_counter_overflow\;
  trace10_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace10_counter_overflow <= \^trace14_counter_overflow\;
  trace11_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace11_counter_overflow <= \^trace14_counter_overflow\;
  trace12_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace12_counter_overflow <= \^trace14_counter_overflow\;
  trace13_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace13_counter_overflow <= \^trace14_counter_overflow\;
  trace14_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace14_counter_overflow <= \^trace14_counter_overflow\;
  trace15_counter(44) <= \<const0>\;
  trace15_counter(43) <= \<const0>\;
  trace15_counter(42) <= \<const0>\;
  trace15_counter(41) <= \<const0>\;
  trace15_counter(40) <= \<const0>\;
  trace15_counter(39) <= \<const0>\;
  trace15_counter(38) <= \<const0>\;
  trace15_counter(37) <= \<const0>\;
  trace15_counter(36) <= \<const0>\;
  trace15_counter(35) <= \<const0>\;
  trace15_counter(34) <= \<const0>\;
  trace15_counter(33) <= \<const0>\;
  trace15_counter(32) <= \<const0>\;
  trace15_counter(31) <= \<const0>\;
  trace15_counter(30) <= \<const0>\;
  trace15_counter(29) <= \<const0>\;
  trace15_counter(28) <= \<const0>\;
  trace15_counter(27) <= \<const0>\;
  trace15_counter(26) <= \<const0>\;
  trace15_counter(25) <= \<const0>\;
  trace15_counter(24) <= \<const0>\;
  trace15_counter(23) <= \<const0>\;
  trace15_counter(22) <= \<const0>\;
  trace15_counter(21) <= \<const0>\;
  trace15_counter(20) <= \<const0>\;
  trace15_counter(19) <= \<const0>\;
  trace15_counter(18) <= \<const0>\;
  trace15_counter(17) <= \<const0>\;
  trace15_counter(16) <= \<const0>\;
  trace15_counter(15) <= \<const0>\;
  trace15_counter(14) <= \<const0>\;
  trace15_counter(13) <= \<const0>\;
  trace15_counter(12) <= \<const0>\;
  trace15_counter(11) <= \<const0>\;
  trace15_counter(10) <= \<const0>\;
  trace15_counter(9) <= \<const0>\;
  trace15_counter(8) <= \<const0>\;
  trace15_counter(7) <= \<const0>\;
  trace15_counter(6) <= \<const0>\;
  trace15_counter(5) <= \<const0>\;
  trace15_counter(4) <= \<const0>\;
  trace15_counter(3) <= \<const0>\;
  trace15_counter(2) <= \<const0>\;
  trace15_counter(1) <= \<const0>\;
  trace15_counter(0) <= \<const0>\;
  trace15_counter_overflow <= \<const0>\;
  trace15_read <= \<const0>\;
  trace16_counter(44) <= \<const0>\;
  trace16_counter(43) <= \<const0>\;
  trace16_counter(42) <= \<const0>\;
  trace16_counter(41) <= \<const0>\;
  trace16_counter(40) <= \<const0>\;
  trace16_counter(39) <= \<const0>\;
  trace16_counter(38) <= \<const0>\;
  trace16_counter(37) <= \<const0>\;
  trace16_counter(36) <= \<const0>\;
  trace16_counter(35) <= \<const0>\;
  trace16_counter(34) <= \<const0>\;
  trace16_counter(33) <= \<const0>\;
  trace16_counter(32) <= \<const0>\;
  trace16_counter(31) <= \<const0>\;
  trace16_counter(30) <= \<const0>\;
  trace16_counter(29) <= \<const0>\;
  trace16_counter(28) <= \<const0>\;
  trace16_counter(27) <= \<const0>\;
  trace16_counter(26) <= \<const0>\;
  trace16_counter(25) <= \<const0>\;
  trace16_counter(24) <= \<const0>\;
  trace16_counter(23) <= \<const0>\;
  trace16_counter(22) <= \<const0>\;
  trace16_counter(21) <= \<const0>\;
  trace16_counter(20) <= \<const0>\;
  trace16_counter(19) <= \<const0>\;
  trace16_counter(18) <= \<const0>\;
  trace16_counter(17) <= \<const0>\;
  trace16_counter(16) <= \<const0>\;
  trace16_counter(15) <= \<const0>\;
  trace16_counter(14) <= \<const0>\;
  trace16_counter(13) <= \<const0>\;
  trace16_counter(12) <= \<const0>\;
  trace16_counter(11) <= \<const0>\;
  trace16_counter(10) <= \<const0>\;
  trace16_counter(9) <= \<const0>\;
  trace16_counter(8) <= \<const0>\;
  trace16_counter(7) <= \<const0>\;
  trace16_counter(6) <= \<const0>\;
  trace16_counter(5) <= \<const0>\;
  trace16_counter(4) <= \<const0>\;
  trace16_counter(3) <= \<const0>\;
  trace16_counter(2) <= \<const0>\;
  trace16_counter(1) <= \<const0>\;
  trace16_counter(0) <= \<const0>\;
  trace16_counter_overflow <= \<const0>\;
  trace16_read <= \<const0>\;
  trace17_counter(44) <= \<const0>\;
  trace17_counter(43) <= \<const0>\;
  trace17_counter(42) <= \<const0>\;
  trace17_counter(41) <= \<const0>\;
  trace17_counter(40) <= \<const0>\;
  trace17_counter(39) <= \<const0>\;
  trace17_counter(38) <= \<const0>\;
  trace17_counter(37) <= \<const0>\;
  trace17_counter(36) <= \<const0>\;
  trace17_counter(35) <= \<const0>\;
  trace17_counter(34) <= \<const0>\;
  trace17_counter(33) <= \<const0>\;
  trace17_counter(32) <= \<const0>\;
  trace17_counter(31) <= \<const0>\;
  trace17_counter(30) <= \<const0>\;
  trace17_counter(29) <= \<const0>\;
  trace17_counter(28) <= \<const0>\;
  trace17_counter(27) <= \<const0>\;
  trace17_counter(26) <= \<const0>\;
  trace17_counter(25) <= \<const0>\;
  trace17_counter(24) <= \<const0>\;
  trace17_counter(23) <= \<const0>\;
  trace17_counter(22) <= \<const0>\;
  trace17_counter(21) <= \<const0>\;
  trace17_counter(20) <= \<const0>\;
  trace17_counter(19) <= \<const0>\;
  trace17_counter(18) <= \<const0>\;
  trace17_counter(17) <= \<const0>\;
  trace17_counter(16) <= \<const0>\;
  trace17_counter(15) <= \<const0>\;
  trace17_counter(14) <= \<const0>\;
  trace17_counter(13) <= \<const0>\;
  trace17_counter(12) <= \<const0>\;
  trace17_counter(11) <= \<const0>\;
  trace17_counter(10) <= \<const0>\;
  trace17_counter(9) <= \<const0>\;
  trace17_counter(8) <= \<const0>\;
  trace17_counter(7) <= \<const0>\;
  trace17_counter(6) <= \<const0>\;
  trace17_counter(5) <= \<const0>\;
  trace17_counter(4) <= \<const0>\;
  trace17_counter(3) <= \<const0>\;
  trace17_counter(2) <= \<const0>\;
  trace17_counter(1) <= \<const0>\;
  trace17_counter(0) <= \<const0>\;
  trace17_counter_overflow <= \<const0>\;
  trace17_read <= \<const0>\;
  trace18_counter(44) <= \<const0>\;
  trace18_counter(43) <= \<const0>\;
  trace18_counter(42) <= \<const0>\;
  trace18_counter(41) <= \<const0>\;
  trace18_counter(40) <= \<const0>\;
  trace18_counter(39) <= \<const0>\;
  trace18_counter(38) <= \<const0>\;
  trace18_counter(37) <= \<const0>\;
  trace18_counter(36) <= \<const0>\;
  trace18_counter(35) <= \<const0>\;
  trace18_counter(34) <= \<const0>\;
  trace18_counter(33) <= \<const0>\;
  trace18_counter(32) <= \<const0>\;
  trace18_counter(31) <= \<const0>\;
  trace18_counter(30) <= \<const0>\;
  trace18_counter(29) <= \<const0>\;
  trace18_counter(28) <= \<const0>\;
  trace18_counter(27) <= \<const0>\;
  trace18_counter(26) <= \<const0>\;
  trace18_counter(25) <= \<const0>\;
  trace18_counter(24) <= \<const0>\;
  trace18_counter(23) <= \<const0>\;
  trace18_counter(22) <= \<const0>\;
  trace18_counter(21) <= \<const0>\;
  trace18_counter(20) <= \<const0>\;
  trace18_counter(19) <= \<const0>\;
  trace18_counter(18) <= \<const0>\;
  trace18_counter(17) <= \<const0>\;
  trace18_counter(16) <= \<const0>\;
  trace18_counter(15) <= \<const0>\;
  trace18_counter(14) <= \<const0>\;
  trace18_counter(13) <= \<const0>\;
  trace18_counter(12) <= \<const0>\;
  trace18_counter(11) <= \<const0>\;
  trace18_counter(10) <= \<const0>\;
  trace18_counter(9) <= \<const0>\;
  trace18_counter(8) <= \<const0>\;
  trace18_counter(7) <= \<const0>\;
  trace18_counter(6) <= \<const0>\;
  trace18_counter(5) <= \<const0>\;
  trace18_counter(4) <= \<const0>\;
  trace18_counter(3) <= \<const0>\;
  trace18_counter(2) <= \<const0>\;
  trace18_counter(1) <= \<const0>\;
  trace18_counter(0) <= \<const0>\;
  trace18_counter_overflow <= \<const0>\;
  trace18_read <= \<const0>\;
  trace19_counter(44) <= \<const0>\;
  trace19_counter(43) <= \<const0>\;
  trace19_counter(42) <= \<const0>\;
  trace19_counter(41) <= \<const0>\;
  trace19_counter(40) <= \<const0>\;
  trace19_counter(39) <= \<const0>\;
  trace19_counter(38) <= \<const0>\;
  trace19_counter(37) <= \<const0>\;
  trace19_counter(36) <= \<const0>\;
  trace19_counter(35) <= \<const0>\;
  trace19_counter(34) <= \<const0>\;
  trace19_counter(33) <= \<const0>\;
  trace19_counter(32) <= \<const0>\;
  trace19_counter(31) <= \<const0>\;
  trace19_counter(30) <= \<const0>\;
  trace19_counter(29) <= \<const0>\;
  trace19_counter(28) <= \<const0>\;
  trace19_counter(27) <= \<const0>\;
  trace19_counter(26) <= \<const0>\;
  trace19_counter(25) <= \<const0>\;
  trace19_counter(24) <= \<const0>\;
  trace19_counter(23) <= \<const0>\;
  trace19_counter(22) <= \<const0>\;
  trace19_counter(21) <= \<const0>\;
  trace19_counter(20) <= \<const0>\;
  trace19_counter(19) <= \<const0>\;
  trace19_counter(18) <= \<const0>\;
  trace19_counter(17) <= \<const0>\;
  trace19_counter(16) <= \<const0>\;
  trace19_counter(15) <= \<const0>\;
  trace19_counter(14) <= \<const0>\;
  trace19_counter(13) <= \<const0>\;
  trace19_counter(12) <= \<const0>\;
  trace19_counter(11) <= \<const0>\;
  trace19_counter(10) <= \<const0>\;
  trace19_counter(9) <= \<const0>\;
  trace19_counter(8) <= \<const0>\;
  trace19_counter(7) <= \<const0>\;
  trace19_counter(6) <= \<const0>\;
  trace19_counter(5) <= \<const0>\;
  trace19_counter(4) <= \<const0>\;
  trace19_counter(3) <= \<const0>\;
  trace19_counter(2) <= \<const0>\;
  trace19_counter(1) <= \<const0>\;
  trace19_counter(0) <= \<const0>\;
  trace19_counter_overflow <= \<const0>\;
  trace19_read <= \<const0>\;
  trace1_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace1_counter_overflow <= \^trace14_counter_overflow\;
  trace20_counter(44) <= \<const0>\;
  trace20_counter(43) <= \<const0>\;
  trace20_counter(42) <= \<const0>\;
  trace20_counter(41) <= \<const0>\;
  trace20_counter(40) <= \<const0>\;
  trace20_counter(39) <= \<const0>\;
  trace20_counter(38) <= \<const0>\;
  trace20_counter(37) <= \<const0>\;
  trace20_counter(36) <= \<const0>\;
  trace20_counter(35) <= \<const0>\;
  trace20_counter(34) <= \<const0>\;
  trace20_counter(33) <= \<const0>\;
  trace20_counter(32) <= \<const0>\;
  trace20_counter(31) <= \<const0>\;
  trace20_counter(30) <= \<const0>\;
  trace20_counter(29) <= \<const0>\;
  trace20_counter(28) <= \<const0>\;
  trace20_counter(27) <= \<const0>\;
  trace20_counter(26) <= \<const0>\;
  trace20_counter(25) <= \<const0>\;
  trace20_counter(24) <= \<const0>\;
  trace20_counter(23) <= \<const0>\;
  trace20_counter(22) <= \<const0>\;
  trace20_counter(21) <= \<const0>\;
  trace20_counter(20) <= \<const0>\;
  trace20_counter(19) <= \<const0>\;
  trace20_counter(18) <= \<const0>\;
  trace20_counter(17) <= \<const0>\;
  trace20_counter(16) <= \<const0>\;
  trace20_counter(15) <= \<const0>\;
  trace20_counter(14) <= \<const0>\;
  trace20_counter(13) <= \<const0>\;
  trace20_counter(12) <= \<const0>\;
  trace20_counter(11) <= \<const0>\;
  trace20_counter(10) <= \<const0>\;
  trace20_counter(9) <= \<const0>\;
  trace20_counter(8) <= \<const0>\;
  trace20_counter(7) <= \<const0>\;
  trace20_counter(6) <= \<const0>\;
  trace20_counter(5) <= \<const0>\;
  trace20_counter(4) <= \<const0>\;
  trace20_counter(3) <= \<const0>\;
  trace20_counter(2) <= \<const0>\;
  trace20_counter(1) <= \<const0>\;
  trace20_counter(0) <= \<const0>\;
  trace20_counter_overflow <= \<const0>\;
  trace20_read <= \<const0>\;
  trace21_counter(44) <= \<const0>\;
  trace21_counter(43) <= \<const0>\;
  trace21_counter(42) <= \<const0>\;
  trace21_counter(41) <= \<const0>\;
  trace21_counter(40) <= \<const0>\;
  trace21_counter(39) <= \<const0>\;
  trace21_counter(38) <= \<const0>\;
  trace21_counter(37) <= \<const0>\;
  trace21_counter(36) <= \<const0>\;
  trace21_counter(35) <= \<const0>\;
  trace21_counter(34) <= \<const0>\;
  trace21_counter(33) <= \<const0>\;
  trace21_counter(32) <= \<const0>\;
  trace21_counter(31) <= \<const0>\;
  trace21_counter(30) <= \<const0>\;
  trace21_counter(29) <= \<const0>\;
  trace21_counter(28) <= \<const0>\;
  trace21_counter(27) <= \<const0>\;
  trace21_counter(26) <= \<const0>\;
  trace21_counter(25) <= \<const0>\;
  trace21_counter(24) <= \<const0>\;
  trace21_counter(23) <= \<const0>\;
  trace21_counter(22) <= \<const0>\;
  trace21_counter(21) <= \<const0>\;
  trace21_counter(20) <= \<const0>\;
  trace21_counter(19) <= \<const0>\;
  trace21_counter(18) <= \<const0>\;
  trace21_counter(17) <= \<const0>\;
  trace21_counter(16) <= \<const0>\;
  trace21_counter(15) <= \<const0>\;
  trace21_counter(14) <= \<const0>\;
  trace21_counter(13) <= \<const0>\;
  trace21_counter(12) <= \<const0>\;
  trace21_counter(11) <= \<const0>\;
  trace21_counter(10) <= \<const0>\;
  trace21_counter(9) <= \<const0>\;
  trace21_counter(8) <= \<const0>\;
  trace21_counter(7) <= \<const0>\;
  trace21_counter(6) <= \<const0>\;
  trace21_counter(5) <= \<const0>\;
  trace21_counter(4) <= \<const0>\;
  trace21_counter(3) <= \<const0>\;
  trace21_counter(2) <= \<const0>\;
  trace21_counter(1) <= \<const0>\;
  trace21_counter(0) <= \<const0>\;
  trace21_counter_overflow <= \<const0>\;
  trace21_read <= \<const0>\;
  trace22_counter(44) <= \<const0>\;
  trace22_counter(43) <= \<const0>\;
  trace22_counter(42) <= \<const0>\;
  trace22_counter(41) <= \<const0>\;
  trace22_counter(40) <= \<const0>\;
  trace22_counter(39) <= \<const0>\;
  trace22_counter(38) <= \<const0>\;
  trace22_counter(37) <= \<const0>\;
  trace22_counter(36) <= \<const0>\;
  trace22_counter(35) <= \<const0>\;
  trace22_counter(34) <= \<const0>\;
  trace22_counter(33) <= \<const0>\;
  trace22_counter(32) <= \<const0>\;
  trace22_counter(31) <= \<const0>\;
  trace22_counter(30) <= \<const0>\;
  trace22_counter(29) <= \<const0>\;
  trace22_counter(28) <= \<const0>\;
  trace22_counter(27) <= \<const0>\;
  trace22_counter(26) <= \<const0>\;
  trace22_counter(25) <= \<const0>\;
  trace22_counter(24) <= \<const0>\;
  trace22_counter(23) <= \<const0>\;
  trace22_counter(22) <= \<const0>\;
  trace22_counter(21) <= \<const0>\;
  trace22_counter(20) <= \<const0>\;
  trace22_counter(19) <= \<const0>\;
  trace22_counter(18) <= \<const0>\;
  trace22_counter(17) <= \<const0>\;
  trace22_counter(16) <= \<const0>\;
  trace22_counter(15) <= \<const0>\;
  trace22_counter(14) <= \<const0>\;
  trace22_counter(13) <= \<const0>\;
  trace22_counter(12) <= \<const0>\;
  trace22_counter(11) <= \<const0>\;
  trace22_counter(10) <= \<const0>\;
  trace22_counter(9) <= \<const0>\;
  trace22_counter(8) <= \<const0>\;
  trace22_counter(7) <= \<const0>\;
  trace22_counter(6) <= \<const0>\;
  trace22_counter(5) <= \<const0>\;
  trace22_counter(4) <= \<const0>\;
  trace22_counter(3) <= \<const0>\;
  trace22_counter(2) <= \<const0>\;
  trace22_counter(1) <= \<const0>\;
  trace22_counter(0) <= \<const0>\;
  trace22_counter_overflow <= \<const0>\;
  trace22_read <= \<const0>\;
  trace23_counter(44) <= \<const0>\;
  trace23_counter(43) <= \<const0>\;
  trace23_counter(42) <= \<const0>\;
  trace23_counter(41) <= \<const0>\;
  trace23_counter(40) <= \<const0>\;
  trace23_counter(39) <= \<const0>\;
  trace23_counter(38) <= \<const0>\;
  trace23_counter(37) <= \<const0>\;
  trace23_counter(36) <= \<const0>\;
  trace23_counter(35) <= \<const0>\;
  trace23_counter(34) <= \<const0>\;
  trace23_counter(33) <= \<const0>\;
  trace23_counter(32) <= \<const0>\;
  trace23_counter(31) <= \<const0>\;
  trace23_counter(30) <= \<const0>\;
  trace23_counter(29) <= \<const0>\;
  trace23_counter(28) <= \<const0>\;
  trace23_counter(27) <= \<const0>\;
  trace23_counter(26) <= \<const0>\;
  trace23_counter(25) <= \<const0>\;
  trace23_counter(24) <= \<const0>\;
  trace23_counter(23) <= \<const0>\;
  trace23_counter(22) <= \<const0>\;
  trace23_counter(21) <= \<const0>\;
  trace23_counter(20) <= \<const0>\;
  trace23_counter(19) <= \<const0>\;
  trace23_counter(18) <= \<const0>\;
  trace23_counter(17) <= \<const0>\;
  trace23_counter(16) <= \<const0>\;
  trace23_counter(15) <= \<const0>\;
  trace23_counter(14) <= \<const0>\;
  trace23_counter(13) <= \<const0>\;
  trace23_counter(12) <= \<const0>\;
  trace23_counter(11) <= \<const0>\;
  trace23_counter(10) <= \<const0>\;
  trace23_counter(9) <= \<const0>\;
  trace23_counter(8) <= \<const0>\;
  trace23_counter(7) <= \<const0>\;
  trace23_counter(6) <= \<const0>\;
  trace23_counter(5) <= \<const0>\;
  trace23_counter(4) <= \<const0>\;
  trace23_counter(3) <= \<const0>\;
  trace23_counter(2) <= \<const0>\;
  trace23_counter(1) <= \<const0>\;
  trace23_counter(0) <= \<const0>\;
  trace23_counter_overflow <= \<const0>\;
  trace23_read <= \<const0>\;
  trace24_counter(44) <= \<const0>\;
  trace24_counter(43) <= \<const0>\;
  trace24_counter(42) <= \<const0>\;
  trace24_counter(41) <= \<const0>\;
  trace24_counter(40) <= \<const0>\;
  trace24_counter(39) <= \<const0>\;
  trace24_counter(38) <= \<const0>\;
  trace24_counter(37) <= \<const0>\;
  trace24_counter(36) <= \<const0>\;
  trace24_counter(35) <= \<const0>\;
  trace24_counter(34) <= \<const0>\;
  trace24_counter(33) <= \<const0>\;
  trace24_counter(32) <= \<const0>\;
  trace24_counter(31) <= \<const0>\;
  trace24_counter(30) <= \<const0>\;
  trace24_counter(29) <= \<const0>\;
  trace24_counter(28) <= \<const0>\;
  trace24_counter(27) <= \<const0>\;
  trace24_counter(26) <= \<const0>\;
  trace24_counter(25) <= \<const0>\;
  trace24_counter(24) <= \<const0>\;
  trace24_counter(23) <= \<const0>\;
  trace24_counter(22) <= \<const0>\;
  trace24_counter(21) <= \<const0>\;
  trace24_counter(20) <= \<const0>\;
  trace24_counter(19) <= \<const0>\;
  trace24_counter(18) <= \<const0>\;
  trace24_counter(17) <= \<const0>\;
  trace24_counter(16) <= \<const0>\;
  trace24_counter(15) <= \<const0>\;
  trace24_counter(14) <= \<const0>\;
  trace24_counter(13) <= \<const0>\;
  trace24_counter(12) <= \<const0>\;
  trace24_counter(11) <= \<const0>\;
  trace24_counter(10) <= \<const0>\;
  trace24_counter(9) <= \<const0>\;
  trace24_counter(8) <= \<const0>\;
  trace24_counter(7) <= \<const0>\;
  trace24_counter(6) <= \<const0>\;
  trace24_counter(5) <= \<const0>\;
  trace24_counter(4) <= \<const0>\;
  trace24_counter(3) <= \<const0>\;
  trace24_counter(2) <= \<const0>\;
  trace24_counter(1) <= \<const0>\;
  trace24_counter(0) <= \<const0>\;
  trace24_counter_overflow <= \<const0>\;
  trace24_read <= \<const0>\;
  trace25_counter(44) <= \<const0>\;
  trace25_counter(43) <= \<const0>\;
  trace25_counter(42) <= \<const0>\;
  trace25_counter(41) <= \<const0>\;
  trace25_counter(40) <= \<const0>\;
  trace25_counter(39) <= \<const0>\;
  trace25_counter(38) <= \<const0>\;
  trace25_counter(37) <= \<const0>\;
  trace25_counter(36) <= \<const0>\;
  trace25_counter(35) <= \<const0>\;
  trace25_counter(34) <= \<const0>\;
  trace25_counter(33) <= \<const0>\;
  trace25_counter(32) <= \<const0>\;
  trace25_counter(31) <= \<const0>\;
  trace25_counter(30) <= \<const0>\;
  trace25_counter(29) <= \<const0>\;
  trace25_counter(28) <= \<const0>\;
  trace25_counter(27) <= \<const0>\;
  trace25_counter(26) <= \<const0>\;
  trace25_counter(25) <= \<const0>\;
  trace25_counter(24) <= \<const0>\;
  trace25_counter(23) <= \<const0>\;
  trace25_counter(22) <= \<const0>\;
  trace25_counter(21) <= \<const0>\;
  trace25_counter(20) <= \<const0>\;
  trace25_counter(19) <= \<const0>\;
  trace25_counter(18) <= \<const0>\;
  trace25_counter(17) <= \<const0>\;
  trace25_counter(16) <= \<const0>\;
  trace25_counter(15) <= \<const0>\;
  trace25_counter(14) <= \<const0>\;
  trace25_counter(13) <= \<const0>\;
  trace25_counter(12) <= \<const0>\;
  trace25_counter(11) <= \<const0>\;
  trace25_counter(10) <= \<const0>\;
  trace25_counter(9) <= \<const0>\;
  trace25_counter(8) <= \<const0>\;
  trace25_counter(7) <= \<const0>\;
  trace25_counter(6) <= \<const0>\;
  trace25_counter(5) <= \<const0>\;
  trace25_counter(4) <= \<const0>\;
  trace25_counter(3) <= \<const0>\;
  trace25_counter(2) <= \<const0>\;
  trace25_counter(1) <= \<const0>\;
  trace25_counter(0) <= \<const0>\;
  trace25_counter_overflow <= \<const0>\;
  trace25_read <= \<const0>\;
  trace26_counter(44) <= \<const0>\;
  trace26_counter(43) <= \<const0>\;
  trace26_counter(42) <= \<const0>\;
  trace26_counter(41) <= \<const0>\;
  trace26_counter(40) <= \<const0>\;
  trace26_counter(39) <= \<const0>\;
  trace26_counter(38) <= \<const0>\;
  trace26_counter(37) <= \<const0>\;
  trace26_counter(36) <= \<const0>\;
  trace26_counter(35) <= \<const0>\;
  trace26_counter(34) <= \<const0>\;
  trace26_counter(33) <= \<const0>\;
  trace26_counter(32) <= \<const0>\;
  trace26_counter(31) <= \<const0>\;
  trace26_counter(30) <= \<const0>\;
  trace26_counter(29) <= \<const0>\;
  trace26_counter(28) <= \<const0>\;
  trace26_counter(27) <= \<const0>\;
  trace26_counter(26) <= \<const0>\;
  trace26_counter(25) <= \<const0>\;
  trace26_counter(24) <= \<const0>\;
  trace26_counter(23) <= \<const0>\;
  trace26_counter(22) <= \<const0>\;
  trace26_counter(21) <= \<const0>\;
  trace26_counter(20) <= \<const0>\;
  trace26_counter(19) <= \<const0>\;
  trace26_counter(18) <= \<const0>\;
  trace26_counter(17) <= \<const0>\;
  trace26_counter(16) <= \<const0>\;
  trace26_counter(15) <= \<const0>\;
  trace26_counter(14) <= \<const0>\;
  trace26_counter(13) <= \<const0>\;
  trace26_counter(12) <= \<const0>\;
  trace26_counter(11) <= \<const0>\;
  trace26_counter(10) <= \<const0>\;
  trace26_counter(9) <= \<const0>\;
  trace26_counter(8) <= \<const0>\;
  trace26_counter(7) <= \<const0>\;
  trace26_counter(6) <= \<const0>\;
  trace26_counter(5) <= \<const0>\;
  trace26_counter(4) <= \<const0>\;
  trace26_counter(3) <= \<const0>\;
  trace26_counter(2) <= \<const0>\;
  trace26_counter(1) <= \<const0>\;
  trace26_counter(0) <= \<const0>\;
  trace26_counter_overflow <= \<const0>\;
  trace26_read <= \<const0>\;
  trace27_counter(44) <= \<const0>\;
  trace27_counter(43) <= \<const0>\;
  trace27_counter(42) <= \<const0>\;
  trace27_counter(41) <= \<const0>\;
  trace27_counter(40) <= \<const0>\;
  trace27_counter(39) <= \<const0>\;
  trace27_counter(38) <= \<const0>\;
  trace27_counter(37) <= \<const0>\;
  trace27_counter(36) <= \<const0>\;
  trace27_counter(35) <= \<const0>\;
  trace27_counter(34) <= \<const0>\;
  trace27_counter(33) <= \<const0>\;
  trace27_counter(32) <= \<const0>\;
  trace27_counter(31) <= \<const0>\;
  trace27_counter(30) <= \<const0>\;
  trace27_counter(29) <= \<const0>\;
  trace27_counter(28) <= \<const0>\;
  trace27_counter(27) <= \<const0>\;
  trace27_counter(26) <= \<const0>\;
  trace27_counter(25) <= \<const0>\;
  trace27_counter(24) <= \<const0>\;
  trace27_counter(23) <= \<const0>\;
  trace27_counter(22) <= \<const0>\;
  trace27_counter(21) <= \<const0>\;
  trace27_counter(20) <= \<const0>\;
  trace27_counter(19) <= \<const0>\;
  trace27_counter(18) <= \<const0>\;
  trace27_counter(17) <= \<const0>\;
  trace27_counter(16) <= \<const0>\;
  trace27_counter(15) <= \<const0>\;
  trace27_counter(14) <= \<const0>\;
  trace27_counter(13) <= \<const0>\;
  trace27_counter(12) <= \<const0>\;
  trace27_counter(11) <= \<const0>\;
  trace27_counter(10) <= \<const0>\;
  trace27_counter(9) <= \<const0>\;
  trace27_counter(8) <= \<const0>\;
  trace27_counter(7) <= \<const0>\;
  trace27_counter(6) <= \<const0>\;
  trace27_counter(5) <= \<const0>\;
  trace27_counter(4) <= \<const0>\;
  trace27_counter(3) <= \<const0>\;
  trace27_counter(2) <= \<const0>\;
  trace27_counter(1) <= \<const0>\;
  trace27_counter(0) <= \<const0>\;
  trace27_counter_overflow <= \<const0>\;
  trace27_read <= \<const0>\;
  trace28_counter(44) <= \<const0>\;
  trace28_counter(43) <= \<const0>\;
  trace28_counter(42) <= \<const0>\;
  trace28_counter(41) <= \<const0>\;
  trace28_counter(40) <= \<const0>\;
  trace28_counter(39) <= \<const0>\;
  trace28_counter(38) <= \<const0>\;
  trace28_counter(37) <= \<const0>\;
  trace28_counter(36) <= \<const0>\;
  trace28_counter(35) <= \<const0>\;
  trace28_counter(34) <= \<const0>\;
  trace28_counter(33) <= \<const0>\;
  trace28_counter(32) <= \<const0>\;
  trace28_counter(31) <= \<const0>\;
  trace28_counter(30) <= \<const0>\;
  trace28_counter(29) <= \<const0>\;
  trace28_counter(28) <= \<const0>\;
  trace28_counter(27) <= \<const0>\;
  trace28_counter(26) <= \<const0>\;
  trace28_counter(25) <= \<const0>\;
  trace28_counter(24) <= \<const0>\;
  trace28_counter(23) <= \<const0>\;
  trace28_counter(22) <= \<const0>\;
  trace28_counter(21) <= \<const0>\;
  trace28_counter(20) <= \<const0>\;
  trace28_counter(19) <= \<const0>\;
  trace28_counter(18) <= \<const0>\;
  trace28_counter(17) <= \<const0>\;
  trace28_counter(16) <= \<const0>\;
  trace28_counter(15) <= \<const0>\;
  trace28_counter(14) <= \<const0>\;
  trace28_counter(13) <= \<const0>\;
  trace28_counter(12) <= \<const0>\;
  trace28_counter(11) <= \<const0>\;
  trace28_counter(10) <= \<const0>\;
  trace28_counter(9) <= \<const0>\;
  trace28_counter(8) <= \<const0>\;
  trace28_counter(7) <= \<const0>\;
  trace28_counter(6) <= \<const0>\;
  trace28_counter(5) <= \<const0>\;
  trace28_counter(4) <= \<const0>\;
  trace28_counter(3) <= \<const0>\;
  trace28_counter(2) <= \<const0>\;
  trace28_counter(1) <= \<const0>\;
  trace28_counter(0) <= \<const0>\;
  trace28_counter_overflow <= \<const0>\;
  trace28_read <= \<const0>\;
  trace29_counter(44) <= \<const0>\;
  trace29_counter(43) <= \<const0>\;
  trace29_counter(42) <= \<const0>\;
  trace29_counter(41) <= \<const0>\;
  trace29_counter(40) <= \<const0>\;
  trace29_counter(39) <= \<const0>\;
  trace29_counter(38) <= \<const0>\;
  trace29_counter(37) <= \<const0>\;
  trace29_counter(36) <= \<const0>\;
  trace29_counter(35) <= \<const0>\;
  trace29_counter(34) <= \<const0>\;
  trace29_counter(33) <= \<const0>\;
  trace29_counter(32) <= \<const0>\;
  trace29_counter(31) <= \<const0>\;
  trace29_counter(30) <= \<const0>\;
  trace29_counter(29) <= \<const0>\;
  trace29_counter(28) <= \<const0>\;
  trace29_counter(27) <= \<const0>\;
  trace29_counter(26) <= \<const0>\;
  trace29_counter(25) <= \<const0>\;
  trace29_counter(24) <= \<const0>\;
  trace29_counter(23) <= \<const0>\;
  trace29_counter(22) <= \<const0>\;
  trace29_counter(21) <= \<const0>\;
  trace29_counter(20) <= \<const0>\;
  trace29_counter(19) <= \<const0>\;
  trace29_counter(18) <= \<const0>\;
  trace29_counter(17) <= \<const0>\;
  trace29_counter(16) <= \<const0>\;
  trace29_counter(15) <= \<const0>\;
  trace29_counter(14) <= \<const0>\;
  trace29_counter(13) <= \<const0>\;
  trace29_counter(12) <= \<const0>\;
  trace29_counter(11) <= \<const0>\;
  trace29_counter(10) <= \<const0>\;
  trace29_counter(9) <= \<const0>\;
  trace29_counter(8) <= \<const0>\;
  trace29_counter(7) <= \<const0>\;
  trace29_counter(6) <= \<const0>\;
  trace29_counter(5) <= \<const0>\;
  trace29_counter(4) <= \<const0>\;
  trace29_counter(3) <= \<const0>\;
  trace29_counter(2) <= \<const0>\;
  trace29_counter(1) <= \<const0>\;
  trace29_counter(0) <= \<const0>\;
  trace29_counter_overflow <= \<const0>\;
  trace29_read <= \<const0>\;
  trace2_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace2_counter_overflow <= \^trace14_counter_overflow\;
  trace30_counter(44) <= \<const0>\;
  trace30_counter(43) <= \<const0>\;
  trace30_counter(42) <= \<const0>\;
  trace30_counter(41) <= \<const0>\;
  trace30_counter(40) <= \<const0>\;
  trace30_counter(39) <= \<const0>\;
  trace30_counter(38) <= \<const0>\;
  trace30_counter(37) <= \<const0>\;
  trace30_counter(36) <= \<const0>\;
  trace30_counter(35) <= \<const0>\;
  trace30_counter(34) <= \<const0>\;
  trace30_counter(33) <= \<const0>\;
  trace30_counter(32) <= \<const0>\;
  trace30_counter(31) <= \<const0>\;
  trace30_counter(30) <= \<const0>\;
  trace30_counter(29) <= \<const0>\;
  trace30_counter(28) <= \<const0>\;
  trace30_counter(27) <= \<const0>\;
  trace30_counter(26) <= \<const0>\;
  trace30_counter(25) <= \<const0>\;
  trace30_counter(24) <= \<const0>\;
  trace30_counter(23) <= \<const0>\;
  trace30_counter(22) <= \<const0>\;
  trace30_counter(21) <= \<const0>\;
  trace30_counter(20) <= \<const0>\;
  trace30_counter(19) <= \<const0>\;
  trace30_counter(18) <= \<const0>\;
  trace30_counter(17) <= \<const0>\;
  trace30_counter(16) <= \<const0>\;
  trace30_counter(15) <= \<const0>\;
  trace30_counter(14) <= \<const0>\;
  trace30_counter(13) <= \<const0>\;
  trace30_counter(12) <= \<const0>\;
  trace30_counter(11) <= \<const0>\;
  trace30_counter(10) <= \<const0>\;
  trace30_counter(9) <= \<const0>\;
  trace30_counter(8) <= \<const0>\;
  trace30_counter(7) <= \<const0>\;
  trace30_counter(6) <= \<const0>\;
  trace30_counter(5) <= \<const0>\;
  trace30_counter(4) <= \<const0>\;
  trace30_counter(3) <= \<const0>\;
  trace30_counter(2) <= \<const0>\;
  trace30_counter(1) <= \<const0>\;
  trace30_counter(0) <= \<const0>\;
  trace30_counter_overflow <= \<const0>\;
  trace30_read <= \<const0>\;
  trace31_counter(44) <= \<const0>\;
  trace31_counter(43) <= \<const0>\;
  trace31_counter(42) <= \<const0>\;
  trace31_counter(41) <= \<const0>\;
  trace31_counter(40) <= \<const0>\;
  trace31_counter(39) <= \<const0>\;
  trace31_counter(38) <= \<const0>\;
  trace31_counter(37) <= \<const0>\;
  trace31_counter(36) <= \<const0>\;
  trace31_counter(35) <= \<const0>\;
  trace31_counter(34) <= \<const0>\;
  trace31_counter(33) <= \<const0>\;
  trace31_counter(32) <= \<const0>\;
  trace31_counter(31) <= \<const0>\;
  trace31_counter(30) <= \<const0>\;
  trace31_counter(29) <= \<const0>\;
  trace31_counter(28) <= \<const0>\;
  trace31_counter(27) <= \<const0>\;
  trace31_counter(26) <= \<const0>\;
  trace31_counter(25) <= \<const0>\;
  trace31_counter(24) <= \<const0>\;
  trace31_counter(23) <= \<const0>\;
  trace31_counter(22) <= \<const0>\;
  trace31_counter(21) <= \<const0>\;
  trace31_counter(20) <= \<const0>\;
  trace31_counter(19) <= \<const0>\;
  trace31_counter(18) <= \<const0>\;
  trace31_counter(17) <= \<const0>\;
  trace31_counter(16) <= \<const0>\;
  trace31_counter(15) <= \<const0>\;
  trace31_counter(14) <= \<const0>\;
  trace31_counter(13) <= \<const0>\;
  trace31_counter(12) <= \<const0>\;
  trace31_counter(11) <= \<const0>\;
  trace31_counter(10) <= \<const0>\;
  trace31_counter(9) <= \<const0>\;
  trace31_counter(8) <= \<const0>\;
  trace31_counter(7) <= \<const0>\;
  trace31_counter(6) <= \<const0>\;
  trace31_counter(5) <= \<const0>\;
  trace31_counter(4) <= \<const0>\;
  trace31_counter(3) <= \<const0>\;
  trace31_counter(2) <= \<const0>\;
  trace31_counter(1) <= \<const0>\;
  trace31_counter(0) <= \<const0>\;
  trace31_counter_overflow <= \<const0>\;
  trace31_read <= \<const0>\;
  trace32_counter(44) <= \<const0>\;
  trace32_counter(43) <= \<const0>\;
  trace32_counter(42) <= \<const0>\;
  trace32_counter(41) <= \<const0>\;
  trace32_counter(40) <= \<const0>\;
  trace32_counter(39) <= \<const0>\;
  trace32_counter(38) <= \<const0>\;
  trace32_counter(37) <= \<const0>\;
  trace32_counter(36) <= \<const0>\;
  trace32_counter(35) <= \<const0>\;
  trace32_counter(34) <= \<const0>\;
  trace32_counter(33) <= \<const0>\;
  trace32_counter(32) <= \<const0>\;
  trace32_counter(31) <= \<const0>\;
  trace32_counter(30) <= \<const0>\;
  trace32_counter(29) <= \<const0>\;
  trace32_counter(28) <= \<const0>\;
  trace32_counter(27) <= \<const0>\;
  trace32_counter(26) <= \<const0>\;
  trace32_counter(25) <= \<const0>\;
  trace32_counter(24) <= \<const0>\;
  trace32_counter(23) <= \<const0>\;
  trace32_counter(22) <= \<const0>\;
  trace32_counter(21) <= \<const0>\;
  trace32_counter(20) <= \<const0>\;
  trace32_counter(19) <= \<const0>\;
  trace32_counter(18) <= \<const0>\;
  trace32_counter(17) <= \<const0>\;
  trace32_counter(16) <= \<const0>\;
  trace32_counter(15) <= \<const0>\;
  trace32_counter(14) <= \<const0>\;
  trace32_counter(13) <= \<const0>\;
  trace32_counter(12) <= \<const0>\;
  trace32_counter(11) <= \<const0>\;
  trace32_counter(10) <= \<const0>\;
  trace32_counter(9) <= \<const0>\;
  trace32_counter(8) <= \<const0>\;
  trace32_counter(7) <= \<const0>\;
  trace32_counter(6) <= \<const0>\;
  trace32_counter(5) <= \<const0>\;
  trace32_counter(4) <= \<const0>\;
  trace32_counter(3) <= \<const0>\;
  trace32_counter(2) <= \<const0>\;
  trace32_counter(1) <= \<const0>\;
  trace32_counter(0) <= \<const0>\;
  trace32_counter_overflow <= \<const0>\;
  trace32_read <= \<const0>\;
  trace33_counter(44) <= \<const0>\;
  trace33_counter(43) <= \<const0>\;
  trace33_counter(42) <= \<const0>\;
  trace33_counter(41) <= \<const0>\;
  trace33_counter(40) <= \<const0>\;
  trace33_counter(39) <= \<const0>\;
  trace33_counter(38) <= \<const0>\;
  trace33_counter(37) <= \<const0>\;
  trace33_counter(36) <= \<const0>\;
  trace33_counter(35) <= \<const0>\;
  trace33_counter(34) <= \<const0>\;
  trace33_counter(33) <= \<const0>\;
  trace33_counter(32) <= \<const0>\;
  trace33_counter(31) <= \<const0>\;
  trace33_counter(30) <= \<const0>\;
  trace33_counter(29) <= \<const0>\;
  trace33_counter(28) <= \<const0>\;
  trace33_counter(27) <= \<const0>\;
  trace33_counter(26) <= \<const0>\;
  trace33_counter(25) <= \<const0>\;
  trace33_counter(24) <= \<const0>\;
  trace33_counter(23) <= \<const0>\;
  trace33_counter(22) <= \<const0>\;
  trace33_counter(21) <= \<const0>\;
  trace33_counter(20) <= \<const0>\;
  trace33_counter(19) <= \<const0>\;
  trace33_counter(18) <= \<const0>\;
  trace33_counter(17) <= \<const0>\;
  trace33_counter(16) <= \<const0>\;
  trace33_counter(15) <= \<const0>\;
  trace33_counter(14) <= \<const0>\;
  trace33_counter(13) <= \<const0>\;
  trace33_counter(12) <= \<const0>\;
  trace33_counter(11) <= \<const0>\;
  trace33_counter(10) <= \<const0>\;
  trace33_counter(9) <= \<const0>\;
  trace33_counter(8) <= \<const0>\;
  trace33_counter(7) <= \<const0>\;
  trace33_counter(6) <= \<const0>\;
  trace33_counter(5) <= \<const0>\;
  trace33_counter(4) <= \<const0>\;
  trace33_counter(3) <= \<const0>\;
  trace33_counter(2) <= \<const0>\;
  trace33_counter(1) <= \<const0>\;
  trace33_counter(0) <= \<const0>\;
  trace33_counter_overflow <= \<const0>\;
  trace33_read <= \<const0>\;
  trace34_counter(44) <= \<const0>\;
  trace34_counter(43) <= \<const0>\;
  trace34_counter(42) <= \<const0>\;
  trace34_counter(41) <= \<const0>\;
  trace34_counter(40) <= \<const0>\;
  trace34_counter(39) <= \<const0>\;
  trace34_counter(38) <= \<const0>\;
  trace34_counter(37) <= \<const0>\;
  trace34_counter(36) <= \<const0>\;
  trace34_counter(35) <= \<const0>\;
  trace34_counter(34) <= \<const0>\;
  trace34_counter(33) <= \<const0>\;
  trace34_counter(32) <= \<const0>\;
  trace34_counter(31) <= \<const0>\;
  trace34_counter(30) <= \<const0>\;
  trace34_counter(29) <= \<const0>\;
  trace34_counter(28) <= \<const0>\;
  trace34_counter(27) <= \<const0>\;
  trace34_counter(26) <= \<const0>\;
  trace34_counter(25) <= \<const0>\;
  trace34_counter(24) <= \<const0>\;
  trace34_counter(23) <= \<const0>\;
  trace34_counter(22) <= \<const0>\;
  trace34_counter(21) <= \<const0>\;
  trace34_counter(20) <= \<const0>\;
  trace34_counter(19) <= \<const0>\;
  trace34_counter(18) <= \<const0>\;
  trace34_counter(17) <= \<const0>\;
  trace34_counter(16) <= \<const0>\;
  trace34_counter(15) <= \<const0>\;
  trace34_counter(14) <= \<const0>\;
  trace34_counter(13) <= \<const0>\;
  trace34_counter(12) <= \<const0>\;
  trace34_counter(11) <= \<const0>\;
  trace34_counter(10) <= \<const0>\;
  trace34_counter(9) <= \<const0>\;
  trace34_counter(8) <= \<const0>\;
  trace34_counter(7) <= \<const0>\;
  trace34_counter(6) <= \<const0>\;
  trace34_counter(5) <= \<const0>\;
  trace34_counter(4) <= \<const0>\;
  trace34_counter(3) <= \<const0>\;
  trace34_counter(2) <= \<const0>\;
  trace34_counter(1) <= \<const0>\;
  trace34_counter(0) <= \<const0>\;
  trace34_counter_overflow <= \<const0>\;
  trace34_read <= \<const0>\;
  trace35_counter(44) <= \<const0>\;
  trace35_counter(43) <= \<const0>\;
  trace35_counter(42) <= \<const0>\;
  trace35_counter(41) <= \<const0>\;
  trace35_counter(40) <= \<const0>\;
  trace35_counter(39) <= \<const0>\;
  trace35_counter(38) <= \<const0>\;
  trace35_counter(37) <= \<const0>\;
  trace35_counter(36) <= \<const0>\;
  trace35_counter(35) <= \<const0>\;
  trace35_counter(34) <= \<const0>\;
  trace35_counter(33) <= \<const0>\;
  trace35_counter(32) <= \<const0>\;
  trace35_counter(31) <= \<const0>\;
  trace35_counter(30) <= \<const0>\;
  trace35_counter(29) <= \<const0>\;
  trace35_counter(28) <= \<const0>\;
  trace35_counter(27) <= \<const0>\;
  trace35_counter(26) <= \<const0>\;
  trace35_counter(25) <= \<const0>\;
  trace35_counter(24) <= \<const0>\;
  trace35_counter(23) <= \<const0>\;
  trace35_counter(22) <= \<const0>\;
  trace35_counter(21) <= \<const0>\;
  trace35_counter(20) <= \<const0>\;
  trace35_counter(19) <= \<const0>\;
  trace35_counter(18) <= \<const0>\;
  trace35_counter(17) <= \<const0>\;
  trace35_counter(16) <= \<const0>\;
  trace35_counter(15) <= \<const0>\;
  trace35_counter(14) <= \<const0>\;
  trace35_counter(13) <= \<const0>\;
  trace35_counter(12) <= \<const0>\;
  trace35_counter(11) <= \<const0>\;
  trace35_counter(10) <= \<const0>\;
  trace35_counter(9) <= \<const0>\;
  trace35_counter(8) <= \<const0>\;
  trace35_counter(7) <= \<const0>\;
  trace35_counter(6) <= \<const0>\;
  trace35_counter(5) <= \<const0>\;
  trace35_counter(4) <= \<const0>\;
  trace35_counter(3) <= \<const0>\;
  trace35_counter(2) <= \<const0>\;
  trace35_counter(1) <= \<const0>\;
  trace35_counter(0) <= \<const0>\;
  trace35_counter_overflow <= \<const0>\;
  trace35_read <= \<const0>\;
  trace36_counter(44) <= \<const0>\;
  trace36_counter(43) <= \<const0>\;
  trace36_counter(42) <= \<const0>\;
  trace36_counter(41) <= \<const0>\;
  trace36_counter(40) <= \<const0>\;
  trace36_counter(39) <= \<const0>\;
  trace36_counter(38) <= \<const0>\;
  trace36_counter(37) <= \<const0>\;
  trace36_counter(36) <= \<const0>\;
  trace36_counter(35) <= \<const0>\;
  trace36_counter(34) <= \<const0>\;
  trace36_counter(33) <= \<const0>\;
  trace36_counter(32) <= \<const0>\;
  trace36_counter(31) <= \<const0>\;
  trace36_counter(30) <= \<const0>\;
  trace36_counter(29) <= \<const0>\;
  trace36_counter(28) <= \<const0>\;
  trace36_counter(27) <= \<const0>\;
  trace36_counter(26) <= \<const0>\;
  trace36_counter(25) <= \<const0>\;
  trace36_counter(24) <= \<const0>\;
  trace36_counter(23) <= \<const0>\;
  trace36_counter(22) <= \<const0>\;
  trace36_counter(21) <= \<const0>\;
  trace36_counter(20) <= \<const0>\;
  trace36_counter(19) <= \<const0>\;
  trace36_counter(18) <= \<const0>\;
  trace36_counter(17) <= \<const0>\;
  trace36_counter(16) <= \<const0>\;
  trace36_counter(15) <= \<const0>\;
  trace36_counter(14) <= \<const0>\;
  trace36_counter(13) <= \<const0>\;
  trace36_counter(12) <= \<const0>\;
  trace36_counter(11) <= \<const0>\;
  trace36_counter(10) <= \<const0>\;
  trace36_counter(9) <= \<const0>\;
  trace36_counter(8) <= \<const0>\;
  trace36_counter(7) <= \<const0>\;
  trace36_counter(6) <= \<const0>\;
  trace36_counter(5) <= \<const0>\;
  trace36_counter(4) <= \<const0>\;
  trace36_counter(3) <= \<const0>\;
  trace36_counter(2) <= \<const0>\;
  trace36_counter(1) <= \<const0>\;
  trace36_counter(0) <= \<const0>\;
  trace36_counter_overflow <= \<const0>\;
  trace36_read <= \<const0>\;
  trace37_counter(44) <= \<const0>\;
  trace37_counter(43) <= \<const0>\;
  trace37_counter(42) <= \<const0>\;
  trace37_counter(41) <= \<const0>\;
  trace37_counter(40) <= \<const0>\;
  trace37_counter(39) <= \<const0>\;
  trace37_counter(38) <= \<const0>\;
  trace37_counter(37) <= \<const0>\;
  trace37_counter(36) <= \<const0>\;
  trace37_counter(35) <= \<const0>\;
  trace37_counter(34) <= \<const0>\;
  trace37_counter(33) <= \<const0>\;
  trace37_counter(32) <= \<const0>\;
  trace37_counter(31) <= \<const0>\;
  trace37_counter(30) <= \<const0>\;
  trace37_counter(29) <= \<const0>\;
  trace37_counter(28) <= \<const0>\;
  trace37_counter(27) <= \<const0>\;
  trace37_counter(26) <= \<const0>\;
  trace37_counter(25) <= \<const0>\;
  trace37_counter(24) <= \<const0>\;
  trace37_counter(23) <= \<const0>\;
  trace37_counter(22) <= \<const0>\;
  trace37_counter(21) <= \<const0>\;
  trace37_counter(20) <= \<const0>\;
  trace37_counter(19) <= \<const0>\;
  trace37_counter(18) <= \<const0>\;
  trace37_counter(17) <= \<const0>\;
  trace37_counter(16) <= \<const0>\;
  trace37_counter(15) <= \<const0>\;
  trace37_counter(14) <= \<const0>\;
  trace37_counter(13) <= \<const0>\;
  trace37_counter(12) <= \<const0>\;
  trace37_counter(11) <= \<const0>\;
  trace37_counter(10) <= \<const0>\;
  trace37_counter(9) <= \<const0>\;
  trace37_counter(8) <= \<const0>\;
  trace37_counter(7) <= \<const0>\;
  trace37_counter(6) <= \<const0>\;
  trace37_counter(5) <= \<const0>\;
  trace37_counter(4) <= \<const0>\;
  trace37_counter(3) <= \<const0>\;
  trace37_counter(2) <= \<const0>\;
  trace37_counter(1) <= \<const0>\;
  trace37_counter(0) <= \<const0>\;
  trace37_counter_overflow <= \<const0>\;
  trace37_read <= \<const0>\;
  trace38_counter(44) <= \<const0>\;
  trace38_counter(43) <= \<const0>\;
  trace38_counter(42) <= \<const0>\;
  trace38_counter(41) <= \<const0>\;
  trace38_counter(40) <= \<const0>\;
  trace38_counter(39) <= \<const0>\;
  trace38_counter(38) <= \<const0>\;
  trace38_counter(37) <= \<const0>\;
  trace38_counter(36) <= \<const0>\;
  trace38_counter(35) <= \<const0>\;
  trace38_counter(34) <= \<const0>\;
  trace38_counter(33) <= \<const0>\;
  trace38_counter(32) <= \<const0>\;
  trace38_counter(31) <= \<const0>\;
  trace38_counter(30) <= \<const0>\;
  trace38_counter(29) <= \<const0>\;
  trace38_counter(28) <= \<const0>\;
  trace38_counter(27) <= \<const0>\;
  trace38_counter(26) <= \<const0>\;
  trace38_counter(25) <= \<const0>\;
  trace38_counter(24) <= \<const0>\;
  trace38_counter(23) <= \<const0>\;
  trace38_counter(22) <= \<const0>\;
  trace38_counter(21) <= \<const0>\;
  trace38_counter(20) <= \<const0>\;
  trace38_counter(19) <= \<const0>\;
  trace38_counter(18) <= \<const0>\;
  trace38_counter(17) <= \<const0>\;
  trace38_counter(16) <= \<const0>\;
  trace38_counter(15) <= \<const0>\;
  trace38_counter(14) <= \<const0>\;
  trace38_counter(13) <= \<const0>\;
  trace38_counter(12) <= \<const0>\;
  trace38_counter(11) <= \<const0>\;
  trace38_counter(10) <= \<const0>\;
  trace38_counter(9) <= \<const0>\;
  trace38_counter(8) <= \<const0>\;
  trace38_counter(7) <= \<const0>\;
  trace38_counter(6) <= \<const0>\;
  trace38_counter(5) <= \<const0>\;
  trace38_counter(4) <= \<const0>\;
  trace38_counter(3) <= \<const0>\;
  trace38_counter(2) <= \<const0>\;
  trace38_counter(1) <= \<const0>\;
  trace38_counter(0) <= \<const0>\;
  trace38_counter_overflow <= \<const0>\;
  trace38_read <= \<const0>\;
  trace39_counter(44) <= \<const0>\;
  trace39_counter(43) <= \<const0>\;
  trace39_counter(42) <= \<const0>\;
  trace39_counter(41) <= \<const0>\;
  trace39_counter(40) <= \<const0>\;
  trace39_counter(39) <= \<const0>\;
  trace39_counter(38) <= \<const0>\;
  trace39_counter(37) <= \<const0>\;
  trace39_counter(36) <= \<const0>\;
  trace39_counter(35) <= \<const0>\;
  trace39_counter(34) <= \<const0>\;
  trace39_counter(33) <= \<const0>\;
  trace39_counter(32) <= \<const0>\;
  trace39_counter(31) <= \<const0>\;
  trace39_counter(30) <= \<const0>\;
  trace39_counter(29) <= \<const0>\;
  trace39_counter(28) <= \<const0>\;
  trace39_counter(27) <= \<const0>\;
  trace39_counter(26) <= \<const0>\;
  trace39_counter(25) <= \<const0>\;
  trace39_counter(24) <= \<const0>\;
  trace39_counter(23) <= \<const0>\;
  trace39_counter(22) <= \<const0>\;
  trace39_counter(21) <= \<const0>\;
  trace39_counter(20) <= \<const0>\;
  trace39_counter(19) <= \<const0>\;
  trace39_counter(18) <= \<const0>\;
  trace39_counter(17) <= \<const0>\;
  trace39_counter(16) <= \<const0>\;
  trace39_counter(15) <= \<const0>\;
  trace39_counter(14) <= \<const0>\;
  trace39_counter(13) <= \<const0>\;
  trace39_counter(12) <= \<const0>\;
  trace39_counter(11) <= \<const0>\;
  trace39_counter(10) <= \<const0>\;
  trace39_counter(9) <= \<const0>\;
  trace39_counter(8) <= \<const0>\;
  trace39_counter(7) <= \<const0>\;
  trace39_counter(6) <= \<const0>\;
  trace39_counter(5) <= \<const0>\;
  trace39_counter(4) <= \<const0>\;
  trace39_counter(3) <= \<const0>\;
  trace39_counter(2) <= \<const0>\;
  trace39_counter(1) <= \<const0>\;
  trace39_counter(0) <= \<const0>\;
  trace39_counter_overflow <= \<const0>\;
  trace39_read <= \<const0>\;
  trace3_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace3_counter_overflow <= \^trace14_counter_overflow\;
  trace40_counter(44) <= \<const0>\;
  trace40_counter(43) <= \<const0>\;
  trace40_counter(42) <= \<const0>\;
  trace40_counter(41) <= \<const0>\;
  trace40_counter(40) <= \<const0>\;
  trace40_counter(39) <= \<const0>\;
  trace40_counter(38) <= \<const0>\;
  trace40_counter(37) <= \<const0>\;
  trace40_counter(36) <= \<const0>\;
  trace40_counter(35) <= \<const0>\;
  trace40_counter(34) <= \<const0>\;
  trace40_counter(33) <= \<const0>\;
  trace40_counter(32) <= \<const0>\;
  trace40_counter(31) <= \<const0>\;
  trace40_counter(30) <= \<const0>\;
  trace40_counter(29) <= \<const0>\;
  trace40_counter(28) <= \<const0>\;
  trace40_counter(27) <= \<const0>\;
  trace40_counter(26) <= \<const0>\;
  trace40_counter(25) <= \<const0>\;
  trace40_counter(24) <= \<const0>\;
  trace40_counter(23) <= \<const0>\;
  trace40_counter(22) <= \<const0>\;
  trace40_counter(21) <= \<const0>\;
  trace40_counter(20) <= \<const0>\;
  trace40_counter(19) <= \<const0>\;
  trace40_counter(18) <= \<const0>\;
  trace40_counter(17) <= \<const0>\;
  trace40_counter(16) <= \<const0>\;
  trace40_counter(15) <= \<const0>\;
  trace40_counter(14) <= \<const0>\;
  trace40_counter(13) <= \<const0>\;
  trace40_counter(12) <= \<const0>\;
  trace40_counter(11) <= \<const0>\;
  trace40_counter(10) <= \<const0>\;
  trace40_counter(9) <= \<const0>\;
  trace40_counter(8) <= \<const0>\;
  trace40_counter(7) <= \<const0>\;
  trace40_counter(6) <= \<const0>\;
  trace40_counter(5) <= \<const0>\;
  trace40_counter(4) <= \<const0>\;
  trace40_counter(3) <= \<const0>\;
  trace40_counter(2) <= \<const0>\;
  trace40_counter(1) <= \<const0>\;
  trace40_counter(0) <= \<const0>\;
  trace40_counter_overflow <= \<const0>\;
  trace40_read <= \<const0>\;
  trace41_counter(44) <= \<const0>\;
  trace41_counter(43) <= \<const0>\;
  trace41_counter(42) <= \<const0>\;
  trace41_counter(41) <= \<const0>\;
  trace41_counter(40) <= \<const0>\;
  trace41_counter(39) <= \<const0>\;
  trace41_counter(38) <= \<const0>\;
  trace41_counter(37) <= \<const0>\;
  trace41_counter(36) <= \<const0>\;
  trace41_counter(35) <= \<const0>\;
  trace41_counter(34) <= \<const0>\;
  trace41_counter(33) <= \<const0>\;
  trace41_counter(32) <= \<const0>\;
  trace41_counter(31) <= \<const0>\;
  trace41_counter(30) <= \<const0>\;
  trace41_counter(29) <= \<const0>\;
  trace41_counter(28) <= \<const0>\;
  trace41_counter(27) <= \<const0>\;
  trace41_counter(26) <= \<const0>\;
  trace41_counter(25) <= \<const0>\;
  trace41_counter(24) <= \<const0>\;
  trace41_counter(23) <= \<const0>\;
  trace41_counter(22) <= \<const0>\;
  trace41_counter(21) <= \<const0>\;
  trace41_counter(20) <= \<const0>\;
  trace41_counter(19) <= \<const0>\;
  trace41_counter(18) <= \<const0>\;
  trace41_counter(17) <= \<const0>\;
  trace41_counter(16) <= \<const0>\;
  trace41_counter(15) <= \<const0>\;
  trace41_counter(14) <= \<const0>\;
  trace41_counter(13) <= \<const0>\;
  trace41_counter(12) <= \<const0>\;
  trace41_counter(11) <= \<const0>\;
  trace41_counter(10) <= \<const0>\;
  trace41_counter(9) <= \<const0>\;
  trace41_counter(8) <= \<const0>\;
  trace41_counter(7) <= \<const0>\;
  trace41_counter(6) <= \<const0>\;
  trace41_counter(5) <= \<const0>\;
  trace41_counter(4) <= \<const0>\;
  trace41_counter(3) <= \<const0>\;
  trace41_counter(2) <= \<const0>\;
  trace41_counter(1) <= \<const0>\;
  trace41_counter(0) <= \<const0>\;
  trace41_counter_overflow <= \<const0>\;
  trace41_read <= \<const0>\;
  trace42_counter(44) <= \<const0>\;
  trace42_counter(43) <= \<const0>\;
  trace42_counter(42) <= \<const0>\;
  trace42_counter(41) <= \<const0>\;
  trace42_counter(40) <= \<const0>\;
  trace42_counter(39) <= \<const0>\;
  trace42_counter(38) <= \<const0>\;
  trace42_counter(37) <= \<const0>\;
  trace42_counter(36) <= \<const0>\;
  trace42_counter(35) <= \<const0>\;
  trace42_counter(34) <= \<const0>\;
  trace42_counter(33) <= \<const0>\;
  trace42_counter(32) <= \<const0>\;
  trace42_counter(31) <= \<const0>\;
  trace42_counter(30) <= \<const0>\;
  trace42_counter(29) <= \<const0>\;
  trace42_counter(28) <= \<const0>\;
  trace42_counter(27) <= \<const0>\;
  trace42_counter(26) <= \<const0>\;
  trace42_counter(25) <= \<const0>\;
  trace42_counter(24) <= \<const0>\;
  trace42_counter(23) <= \<const0>\;
  trace42_counter(22) <= \<const0>\;
  trace42_counter(21) <= \<const0>\;
  trace42_counter(20) <= \<const0>\;
  trace42_counter(19) <= \<const0>\;
  trace42_counter(18) <= \<const0>\;
  trace42_counter(17) <= \<const0>\;
  trace42_counter(16) <= \<const0>\;
  trace42_counter(15) <= \<const0>\;
  trace42_counter(14) <= \<const0>\;
  trace42_counter(13) <= \<const0>\;
  trace42_counter(12) <= \<const0>\;
  trace42_counter(11) <= \<const0>\;
  trace42_counter(10) <= \<const0>\;
  trace42_counter(9) <= \<const0>\;
  trace42_counter(8) <= \<const0>\;
  trace42_counter(7) <= \<const0>\;
  trace42_counter(6) <= \<const0>\;
  trace42_counter(5) <= \<const0>\;
  trace42_counter(4) <= \<const0>\;
  trace42_counter(3) <= \<const0>\;
  trace42_counter(2) <= \<const0>\;
  trace42_counter(1) <= \<const0>\;
  trace42_counter(0) <= \<const0>\;
  trace42_counter_overflow <= \<const0>\;
  trace42_read <= \<const0>\;
  trace43_counter(44) <= \<const0>\;
  trace43_counter(43) <= \<const0>\;
  trace43_counter(42) <= \<const0>\;
  trace43_counter(41) <= \<const0>\;
  trace43_counter(40) <= \<const0>\;
  trace43_counter(39) <= \<const0>\;
  trace43_counter(38) <= \<const0>\;
  trace43_counter(37) <= \<const0>\;
  trace43_counter(36) <= \<const0>\;
  trace43_counter(35) <= \<const0>\;
  trace43_counter(34) <= \<const0>\;
  trace43_counter(33) <= \<const0>\;
  trace43_counter(32) <= \<const0>\;
  trace43_counter(31) <= \<const0>\;
  trace43_counter(30) <= \<const0>\;
  trace43_counter(29) <= \<const0>\;
  trace43_counter(28) <= \<const0>\;
  trace43_counter(27) <= \<const0>\;
  trace43_counter(26) <= \<const0>\;
  trace43_counter(25) <= \<const0>\;
  trace43_counter(24) <= \<const0>\;
  trace43_counter(23) <= \<const0>\;
  trace43_counter(22) <= \<const0>\;
  trace43_counter(21) <= \<const0>\;
  trace43_counter(20) <= \<const0>\;
  trace43_counter(19) <= \<const0>\;
  trace43_counter(18) <= \<const0>\;
  trace43_counter(17) <= \<const0>\;
  trace43_counter(16) <= \<const0>\;
  trace43_counter(15) <= \<const0>\;
  trace43_counter(14) <= \<const0>\;
  trace43_counter(13) <= \<const0>\;
  trace43_counter(12) <= \<const0>\;
  trace43_counter(11) <= \<const0>\;
  trace43_counter(10) <= \<const0>\;
  trace43_counter(9) <= \<const0>\;
  trace43_counter(8) <= \<const0>\;
  trace43_counter(7) <= \<const0>\;
  trace43_counter(6) <= \<const0>\;
  trace43_counter(5) <= \<const0>\;
  trace43_counter(4) <= \<const0>\;
  trace43_counter(3) <= \<const0>\;
  trace43_counter(2) <= \<const0>\;
  trace43_counter(1) <= \<const0>\;
  trace43_counter(0) <= \<const0>\;
  trace43_counter_overflow <= \<const0>\;
  trace43_read <= \<const0>\;
  trace44_counter(44) <= \<const0>\;
  trace44_counter(43) <= \<const0>\;
  trace44_counter(42) <= \<const0>\;
  trace44_counter(41) <= \<const0>\;
  trace44_counter(40) <= \<const0>\;
  trace44_counter(39) <= \<const0>\;
  trace44_counter(38) <= \<const0>\;
  trace44_counter(37) <= \<const0>\;
  trace44_counter(36) <= \<const0>\;
  trace44_counter(35) <= \<const0>\;
  trace44_counter(34) <= \<const0>\;
  trace44_counter(33) <= \<const0>\;
  trace44_counter(32) <= \<const0>\;
  trace44_counter(31) <= \<const0>\;
  trace44_counter(30) <= \<const0>\;
  trace44_counter(29) <= \<const0>\;
  trace44_counter(28) <= \<const0>\;
  trace44_counter(27) <= \<const0>\;
  trace44_counter(26) <= \<const0>\;
  trace44_counter(25) <= \<const0>\;
  trace44_counter(24) <= \<const0>\;
  trace44_counter(23) <= \<const0>\;
  trace44_counter(22) <= \<const0>\;
  trace44_counter(21) <= \<const0>\;
  trace44_counter(20) <= \<const0>\;
  trace44_counter(19) <= \<const0>\;
  trace44_counter(18) <= \<const0>\;
  trace44_counter(17) <= \<const0>\;
  trace44_counter(16) <= \<const0>\;
  trace44_counter(15) <= \<const0>\;
  trace44_counter(14) <= \<const0>\;
  trace44_counter(13) <= \<const0>\;
  trace44_counter(12) <= \<const0>\;
  trace44_counter(11) <= \<const0>\;
  trace44_counter(10) <= \<const0>\;
  trace44_counter(9) <= \<const0>\;
  trace44_counter(8) <= \<const0>\;
  trace44_counter(7) <= \<const0>\;
  trace44_counter(6) <= \<const0>\;
  trace44_counter(5) <= \<const0>\;
  trace44_counter(4) <= \<const0>\;
  trace44_counter(3) <= \<const0>\;
  trace44_counter(2) <= \<const0>\;
  trace44_counter(1) <= \<const0>\;
  trace44_counter(0) <= \<const0>\;
  trace44_counter_overflow <= \<const0>\;
  trace44_read <= \<const0>\;
  trace45_counter(44) <= \<const0>\;
  trace45_counter(43) <= \<const0>\;
  trace45_counter(42) <= \<const0>\;
  trace45_counter(41) <= \<const0>\;
  trace45_counter(40) <= \<const0>\;
  trace45_counter(39) <= \<const0>\;
  trace45_counter(38) <= \<const0>\;
  trace45_counter(37) <= \<const0>\;
  trace45_counter(36) <= \<const0>\;
  trace45_counter(35) <= \<const0>\;
  trace45_counter(34) <= \<const0>\;
  trace45_counter(33) <= \<const0>\;
  trace45_counter(32) <= \<const0>\;
  trace45_counter(31) <= \<const0>\;
  trace45_counter(30) <= \<const0>\;
  trace45_counter(29) <= \<const0>\;
  trace45_counter(28) <= \<const0>\;
  trace45_counter(27) <= \<const0>\;
  trace45_counter(26) <= \<const0>\;
  trace45_counter(25) <= \<const0>\;
  trace45_counter(24) <= \<const0>\;
  trace45_counter(23) <= \<const0>\;
  trace45_counter(22) <= \<const0>\;
  trace45_counter(21) <= \<const0>\;
  trace45_counter(20) <= \<const0>\;
  trace45_counter(19) <= \<const0>\;
  trace45_counter(18) <= \<const0>\;
  trace45_counter(17) <= \<const0>\;
  trace45_counter(16) <= \<const0>\;
  trace45_counter(15) <= \<const0>\;
  trace45_counter(14) <= \<const0>\;
  trace45_counter(13) <= \<const0>\;
  trace45_counter(12) <= \<const0>\;
  trace45_counter(11) <= \<const0>\;
  trace45_counter(10) <= \<const0>\;
  trace45_counter(9) <= \<const0>\;
  trace45_counter(8) <= \<const0>\;
  trace45_counter(7) <= \<const0>\;
  trace45_counter(6) <= \<const0>\;
  trace45_counter(5) <= \<const0>\;
  trace45_counter(4) <= \<const0>\;
  trace45_counter(3) <= \<const0>\;
  trace45_counter(2) <= \<const0>\;
  trace45_counter(1) <= \<const0>\;
  trace45_counter(0) <= \<const0>\;
  trace45_counter_overflow <= \<const0>\;
  trace45_read <= \<const0>\;
  trace46_counter(44) <= \<const0>\;
  trace46_counter(43) <= \<const0>\;
  trace46_counter(42) <= \<const0>\;
  trace46_counter(41) <= \<const0>\;
  trace46_counter(40) <= \<const0>\;
  trace46_counter(39) <= \<const0>\;
  trace46_counter(38) <= \<const0>\;
  trace46_counter(37) <= \<const0>\;
  trace46_counter(36) <= \<const0>\;
  trace46_counter(35) <= \<const0>\;
  trace46_counter(34) <= \<const0>\;
  trace46_counter(33) <= \<const0>\;
  trace46_counter(32) <= \<const0>\;
  trace46_counter(31) <= \<const0>\;
  trace46_counter(30) <= \<const0>\;
  trace46_counter(29) <= \<const0>\;
  trace46_counter(28) <= \<const0>\;
  trace46_counter(27) <= \<const0>\;
  trace46_counter(26) <= \<const0>\;
  trace46_counter(25) <= \<const0>\;
  trace46_counter(24) <= \<const0>\;
  trace46_counter(23) <= \<const0>\;
  trace46_counter(22) <= \<const0>\;
  trace46_counter(21) <= \<const0>\;
  trace46_counter(20) <= \<const0>\;
  trace46_counter(19) <= \<const0>\;
  trace46_counter(18) <= \<const0>\;
  trace46_counter(17) <= \<const0>\;
  trace46_counter(16) <= \<const0>\;
  trace46_counter(15) <= \<const0>\;
  trace46_counter(14) <= \<const0>\;
  trace46_counter(13) <= \<const0>\;
  trace46_counter(12) <= \<const0>\;
  trace46_counter(11) <= \<const0>\;
  trace46_counter(10) <= \<const0>\;
  trace46_counter(9) <= \<const0>\;
  trace46_counter(8) <= \<const0>\;
  trace46_counter(7) <= \<const0>\;
  trace46_counter(6) <= \<const0>\;
  trace46_counter(5) <= \<const0>\;
  trace46_counter(4) <= \<const0>\;
  trace46_counter(3) <= \<const0>\;
  trace46_counter(2) <= \<const0>\;
  trace46_counter(1) <= \<const0>\;
  trace46_counter(0) <= \<const0>\;
  trace46_counter_overflow <= \<const0>\;
  trace46_read <= \<const0>\;
  trace47_counter(44) <= \<const0>\;
  trace47_counter(43) <= \<const0>\;
  trace47_counter(42) <= \<const0>\;
  trace47_counter(41) <= \<const0>\;
  trace47_counter(40) <= \<const0>\;
  trace47_counter(39) <= \<const0>\;
  trace47_counter(38) <= \<const0>\;
  trace47_counter(37) <= \<const0>\;
  trace47_counter(36) <= \<const0>\;
  trace47_counter(35) <= \<const0>\;
  trace47_counter(34) <= \<const0>\;
  trace47_counter(33) <= \<const0>\;
  trace47_counter(32) <= \<const0>\;
  trace47_counter(31) <= \<const0>\;
  trace47_counter(30) <= \<const0>\;
  trace47_counter(29) <= \<const0>\;
  trace47_counter(28) <= \<const0>\;
  trace47_counter(27) <= \<const0>\;
  trace47_counter(26) <= \<const0>\;
  trace47_counter(25) <= \<const0>\;
  trace47_counter(24) <= \<const0>\;
  trace47_counter(23) <= \<const0>\;
  trace47_counter(22) <= \<const0>\;
  trace47_counter(21) <= \<const0>\;
  trace47_counter(20) <= \<const0>\;
  trace47_counter(19) <= \<const0>\;
  trace47_counter(18) <= \<const0>\;
  trace47_counter(17) <= \<const0>\;
  trace47_counter(16) <= \<const0>\;
  trace47_counter(15) <= \<const0>\;
  trace47_counter(14) <= \<const0>\;
  trace47_counter(13) <= \<const0>\;
  trace47_counter(12) <= \<const0>\;
  trace47_counter(11) <= \<const0>\;
  trace47_counter(10) <= \<const0>\;
  trace47_counter(9) <= \<const0>\;
  trace47_counter(8) <= \<const0>\;
  trace47_counter(7) <= \<const0>\;
  trace47_counter(6) <= \<const0>\;
  trace47_counter(5) <= \<const0>\;
  trace47_counter(4) <= \<const0>\;
  trace47_counter(3) <= \<const0>\;
  trace47_counter(2) <= \<const0>\;
  trace47_counter(1) <= \<const0>\;
  trace47_counter(0) <= \<const0>\;
  trace47_counter_overflow <= \<const0>\;
  trace47_read <= \<const0>\;
  trace48_counter(44) <= \<const0>\;
  trace48_counter(43) <= \<const0>\;
  trace48_counter(42) <= \<const0>\;
  trace48_counter(41) <= \<const0>\;
  trace48_counter(40) <= \<const0>\;
  trace48_counter(39) <= \<const0>\;
  trace48_counter(38) <= \<const0>\;
  trace48_counter(37) <= \<const0>\;
  trace48_counter(36) <= \<const0>\;
  trace48_counter(35) <= \<const0>\;
  trace48_counter(34) <= \<const0>\;
  trace48_counter(33) <= \<const0>\;
  trace48_counter(32) <= \<const0>\;
  trace48_counter(31) <= \<const0>\;
  trace48_counter(30) <= \<const0>\;
  trace48_counter(29) <= \<const0>\;
  trace48_counter(28) <= \<const0>\;
  trace48_counter(27) <= \<const0>\;
  trace48_counter(26) <= \<const0>\;
  trace48_counter(25) <= \<const0>\;
  trace48_counter(24) <= \<const0>\;
  trace48_counter(23) <= \<const0>\;
  trace48_counter(22) <= \<const0>\;
  trace48_counter(21) <= \<const0>\;
  trace48_counter(20) <= \<const0>\;
  trace48_counter(19) <= \<const0>\;
  trace48_counter(18) <= \<const0>\;
  trace48_counter(17) <= \<const0>\;
  trace48_counter(16) <= \<const0>\;
  trace48_counter(15) <= \<const0>\;
  trace48_counter(14) <= \<const0>\;
  trace48_counter(13) <= \<const0>\;
  trace48_counter(12) <= \<const0>\;
  trace48_counter(11) <= \<const0>\;
  trace48_counter(10) <= \<const0>\;
  trace48_counter(9) <= \<const0>\;
  trace48_counter(8) <= \<const0>\;
  trace48_counter(7) <= \<const0>\;
  trace48_counter(6) <= \<const0>\;
  trace48_counter(5) <= \<const0>\;
  trace48_counter(4) <= \<const0>\;
  trace48_counter(3) <= \<const0>\;
  trace48_counter(2) <= \<const0>\;
  trace48_counter(1) <= \<const0>\;
  trace48_counter(0) <= \<const0>\;
  trace48_counter_overflow <= \<const0>\;
  trace48_read <= \<const0>\;
  trace49_counter(44) <= \<const0>\;
  trace49_counter(43) <= \<const0>\;
  trace49_counter(42) <= \<const0>\;
  trace49_counter(41) <= \<const0>\;
  trace49_counter(40) <= \<const0>\;
  trace49_counter(39) <= \<const0>\;
  trace49_counter(38) <= \<const0>\;
  trace49_counter(37) <= \<const0>\;
  trace49_counter(36) <= \<const0>\;
  trace49_counter(35) <= \<const0>\;
  trace49_counter(34) <= \<const0>\;
  trace49_counter(33) <= \<const0>\;
  trace49_counter(32) <= \<const0>\;
  trace49_counter(31) <= \<const0>\;
  trace49_counter(30) <= \<const0>\;
  trace49_counter(29) <= \<const0>\;
  trace49_counter(28) <= \<const0>\;
  trace49_counter(27) <= \<const0>\;
  trace49_counter(26) <= \<const0>\;
  trace49_counter(25) <= \<const0>\;
  trace49_counter(24) <= \<const0>\;
  trace49_counter(23) <= \<const0>\;
  trace49_counter(22) <= \<const0>\;
  trace49_counter(21) <= \<const0>\;
  trace49_counter(20) <= \<const0>\;
  trace49_counter(19) <= \<const0>\;
  trace49_counter(18) <= \<const0>\;
  trace49_counter(17) <= \<const0>\;
  trace49_counter(16) <= \<const0>\;
  trace49_counter(15) <= \<const0>\;
  trace49_counter(14) <= \<const0>\;
  trace49_counter(13) <= \<const0>\;
  trace49_counter(12) <= \<const0>\;
  trace49_counter(11) <= \<const0>\;
  trace49_counter(10) <= \<const0>\;
  trace49_counter(9) <= \<const0>\;
  trace49_counter(8) <= \<const0>\;
  trace49_counter(7) <= \<const0>\;
  trace49_counter(6) <= \<const0>\;
  trace49_counter(5) <= \<const0>\;
  trace49_counter(4) <= \<const0>\;
  trace49_counter(3) <= \<const0>\;
  trace49_counter(2) <= \<const0>\;
  trace49_counter(1) <= \<const0>\;
  trace49_counter(0) <= \<const0>\;
  trace49_counter_overflow <= \<const0>\;
  trace49_read <= \<const0>\;
  trace4_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace4_counter_overflow <= \^trace14_counter_overflow\;
  trace50_counter(44) <= \<const0>\;
  trace50_counter(43) <= \<const0>\;
  trace50_counter(42) <= \<const0>\;
  trace50_counter(41) <= \<const0>\;
  trace50_counter(40) <= \<const0>\;
  trace50_counter(39) <= \<const0>\;
  trace50_counter(38) <= \<const0>\;
  trace50_counter(37) <= \<const0>\;
  trace50_counter(36) <= \<const0>\;
  trace50_counter(35) <= \<const0>\;
  trace50_counter(34) <= \<const0>\;
  trace50_counter(33) <= \<const0>\;
  trace50_counter(32) <= \<const0>\;
  trace50_counter(31) <= \<const0>\;
  trace50_counter(30) <= \<const0>\;
  trace50_counter(29) <= \<const0>\;
  trace50_counter(28) <= \<const0>\;
  trace50_counter(27) <= \<const0>\;
  trace50_counter(26) <= \<const0>\;
  trace50_counter(25) <= \<const0>\;
  trace50_counter(24) <= \<const0>\;
  trace50_counter(23) <= \<const0>\;
  trace50_counter(22) <= \<const0>\;
  trace50_counter(21) <= \<const0>\;
  trace50_counter(20) <= \<const0>\;
  trace50_counter(19) <= \<const0>\;
  trace50_counter(18) <= \<const0>\;
  trace50_counter(17) <= \<const0>\;
  trace50_counter(16) <= \<const0>\;
  trace50_counter(15) <= \<const0>\;
  trace50_counter(14) <= \<const0>\;
  trace50_counter(13) <= \<const0>\;
  trace50_counter(12) <= \<const0>\;
  trace50_counter(11) <= \<const0>\;
  trace50_counter(10) <= \<const0>\;
  trace50_counter(9) <= \<const0>\;
  trace50_counter(8) <= \<const0>\;
  trace50_counter(7) <= \<const0>\;
  trace50_counter(6) <= \<const0>\;
  trace50_counter(5) <= \<const0>\;
  trace50_counter(4) <= \<const0>\;
  trace50_counter(3) <= \<const0>\;
  trace50_counter(2) <= \<const0>\;
  trace50_counter(1) <= \<const0>\;
  trace50_counter(0) <= \<const0>\;
  trace50_counter_overflow <= \<const0>\;
  trace50_read <= \<const0>\;
  trace51_counter(44) <= \<const0>\;
  trace51_counter(43) <= \<const0>\;
  trace51_counter(42) <= \<const0>\;
  trace51_counter(41) <= \<const0>\;
  trace51_counter(40) <= \<const0>\;
  trace51_counter(39) <= \<const0>\;
  trace51_counter(38) <= \<const0>\;
  trace51_counter(37) <= \<const0>\;
  trace51_counter(36) <= \<const0>\;
  trace51_counter(35) <= \<const0>\;
  trace51_counter(34) <= \<const0>\;
  trace51_counter(33) <= \<const0>\;
  trace51_counter(32) <= \<const0>\;
  trace51_counter(31) <= \<const0>\;
  trace51_counter(30) <= \<const0>\;
  trace51_counter(29) <= \<const0>\;
  trace51_counter(28) <= \<const0>\;
  trace51_counter(27) <= \<const0>\;
  trace51_counter(26) <= \<const0>\;
  trace51_counter(25) <= \<const0>\;
  trace51_counter(24) <= \<const0>\;
  trace51_counter(23) <= \<const0>\;
  trace51_counter(22) <= \<const0>\;
  trace51_counter(21) <= \<const0>\;
  trace51_counter(20) <= \<const0>\;
  trace51_counter(19) <= \<const0>\;
  trace51_counter(18) <= \<const0>\;
  trace51_counter(17) <= \<const0>\;
  trace51_counter(16) <= \<const0>\;
  trace51_counter(15) <= \<const0>\;
  trace51_counter(14) <= \<const0>\;
  trace51_counter(13) <= \<const0>\;
  trace51_counter(12) <= \<const0>\;
  trace51_counter(11) <= \<const0>\;
  trace51_counter(10) <= \<const0>\;
  trace51_counter(9) <= \<const0>\;
  trace51_counter(8) <= \<const0>\;
  trace51_counter(7) <= \<const0>\;
  trace51_counter(6) <= \<const0>\;
  trace51_counter(5) <= \<const0>\;
  trace51_counter(4) <= \<const0>\;
  trace51_counter(3) <= \<const0>\;
  trace51_counter(2) <= \<const0>\;
  trace51_counter(1) <= \<const0>\;
  trace51_counter(0) <= \<const0>\;
  trace51_counter_overflow <= \<const0>\;
  trace51_read <= \<const0>\;
  trace52_counter(44) <= \<const0>\;
  trace52_counter(43) <= \<const0>\;
  trace52_counter(42) <= \<const0>\;
  trace52_counter(41) <= \<const0>\;
  trace52_counter(40) <= \<const0>\;
  trace52_counter(39) <= \<const0>\;
  trace52_counter(38) <= \<const0>\;
  trace52_counter(37) <= \<const0>\;
  trace52_counter(36) <= \<const0>\;
  trace52_counter(35) <= \<const0>\;
  trace52_counter(34) <= \<const0>\;
  trace52_counter(33) <= \<const0>\;
  trace52_counter(32) <= \<const0>\;
  trace52_counter(31) <= \<const0>\;
  trace52_counter(30) <= \<const0>\;
  trace52_counter(29) <= \<const0>\;
  trace52_counter(28) <= \<const0>\;
  trace52_counter(27) <= \<const0>\;
  trace52_counter(26) <= \<const0>\;
  trace52_counter(25) <= \<const0>\;
  trace52_counter(24) <= \<const0>\;
  trace52_counter(23) <= \<const0>\;
  trace52_counter(22) <= \<const0>\;
  trace52_counter(21) <= \<const0>\;
  trace52_counter(20) <= \<const0>\;
  trace52_counter(19) <= \<const0>\;
  trace52_counter(18) <= \<const0>\;
  trace52_counter(17) <= \<const0>\;
  trace52_counter(16) <= \<const0>\;
  trace52_counter(15) <= \<const0>\;
  trace52_counter(14) <= \<const0>\;
  trace52_counter(13) <= \<const0>\;
  trace52_counter(12) <= \<const0>\;
  trace52_counter(11) <= \<const0>\;
  trace52_counter(10) <= \<const0>\;
  trace52_counter(9) <= \<const0>\;
  trace52_counter(8) <= \<const0>\;
  trace52_counter(7) <= \<const0>\;
  trace52_counter(6) <= \<const0>\;
  trace52_counter(5) <= \<const0>\;
  trace52_counter(4) <= \<const0>\;
  trace52_counter(3) <= \<const0>\;
  trace52_counter(2) <= \<const0>\;
  trace52_counter(1) <= \<const0>\;
  trace52_counter(0) <= \<const0>\;
  trace52_counter_overflow <= \<const0>\;
  trace52_read <= \<const0>\;
  trace53_counter(44) <= \<const0>\;
  trace53_counter(43) <= \<const0>\;
  trace53_counter(42) <= \<const0>\;
  trace53_counter(41) <= \<const0>\;
  trace53_counter(40) <= \<const0>\;
  trace53_counter(39) <= \<const0>\;
  trace53_counter(38) <= \<const0>\;
  trace53_counter(37) <= \<const0>\;
  trace53_counter(36) <= \<const0>\;
  trace53_counter(35) <= \<const0>\;
  trace53_counter(34) <= \<const0>\;
  trace53_counter(33) <= \<const0>\;
  trace53_counter(32) <= \<const0>\;
  trace53_counter(31) <= \<const0>\;
  trace53_counter(30) <= \<const0>\;
  trace53_counter(29) <= \<const0>\;
  trace53_counter(28) <= \<const0>\;
  trace53_counter(27) <= \<const0>\;
  trace53_counter(26) <= \<const0>\;
  trace53_counter(25) <= \<const0>\;
  trace53_counter(24) <= \<const0>\;
  trace53_counter(23) <= \<const0>\;
  trace53_counter(22) <= \<const0>\;
  trace53_counter(21) <= \<const0>\;
  trace53_counter(20) <= \<const0>\;
  trace53_counter(19) <= \<const0>\;
  trace53_counter(18) <= \<const0>\;
  trace53_counter(17) <= \<const0>\;
  trace53_counter(16) <= \<const0>\;
  trace53_counter(15) <= \<const0>\;
  trace53_counter(14) <= \<const0>\;
  trace53_counter(13) <= \<const0>\;
  trace53_counter(12) <= \<const0>\;
  trace53_counter(11) <= \<const0>\;
  trace53_counter(10) <= \<const0>\;
  trace53_counter(9) <= \<const0>\;
  trace53_counter(8) <= \<const0>\;
  trace53_counter(7) <= \<const0>\;
  trace53_counter(6) <= \<const0>\;
  trace53_counter(5) <= \<const0>\;
  trace53_counter(4) <= \<const0>\;
  trace53_counter(3) <= \<const0>\;
  trace53_counter(2) <= \<const0>\;
  trace53_counter(1) <= \<const0>\;
  trace53_counter(0) <= \<const0>\;
  trace53_counter_overflow <= \<const0>\;
  trace53_read <= \<const0>\;
  trace54_counter(44) <= \<const0>\;
  trace54_counter(43) <= \<const0>\;
  trace54_counter(42) <= \<const0>\;
  trace54_counter(41) <= \<const0>\;
  trace54_counter(40) <= \<const0>\;
  trace54_counter(39) <= \<const0>\;
  trace54_counter(38) <= \<const0>\;
  trace54_counter(37) <= \<const0>\;
  trace54_counter(36) <= \<const0>\;
  trace54_counter(35) <= \<const0>\;
  trace54_counter(34) <= \<const0>\;
  trace54_counter(33) <= \<const0>\;
  trace54_counter(32) <= \<const0>\;
  trace54_counter(31) <= \<const0>\;
  trace54_counter(30) <= \<const0>\;
  trace54_counter(29) <= \<const0>\;
  trace54_counter(28) <= \<const0>\;
  trace54_counter(27) <= \<const0>\;
  trace54_counter(26) <= \<const0>\;
  trace54_counter(25) <= \<const0>\;
  trace54_counter(24) <= \<const0>\;
  trace54_counter(23) <= \<const0>\;
  trace54_counter(22) <= \<const0>\;
  trace54_counter(21) <= \<const0>\;
  trace54_counter(20) <= \<const0>\;
  trace54_counter(19) <= \<const0>\;
  trace54_counter(18) <= \<const0>\;
  trace54_counter(17) <= \<const0>\;
  trace54_counter(16) <= \<const0>\;
  trace54_counter(15) <= \<const0>\;
  trace54_counter(14) <= \<const0>\;
  trace54_counter(13) <= \<const0>\;
  trace54_counter(12) <= \<const0>\;
  trace54_counter(11) <= \<const0>\;
  trace54_counter(10) <= \<const0>\;
  trace54_counter(9) <= \<const0>\;
  trace54_counter(8) <= \<const0>\;
  trace54_counter(7) <= \<const0>\;
  trace54_counter(6) <= \<const0>\;
  trace54_counter(5) <= \<const0>\;
  trace54_counter(4) <= \<const0>\;
  trace54_counter(3) <= \<const0>\;
  trace54_counter(2) <= \<const0>\;
  trace54_counter(1) <= \<const0>\;
  trace54_counter(0) <= \<const0>\;
  trace54_counter_overflow <= \<const0>\;
  trace54_read <= \<const0>\;
  trace55_counter(44) <= \<const0>\;
  trace55_counter(43) <= \<const0>\;
  trace55_counter(42) <= \<const0>\;
  trace55_counter(41) <= \<const0>\;
  trace55_counter(40) <= \<const0>\;
  trace55_counter(39) <= \<const0>\;
  trace55_counter(38) <= \<const0>\;
  trace55_counter(37) <= \<const0>\;
  trace55_counter(36) <= \<const0>\;
  trace55_counter(35) <= \<const0>\;
  trace55_counter(34) <= \<const0>\;
  trace55_counter(33) <= \<const0>\;
  trace55_counter(32) <= \<const0>\;
  trace55_counter(31) <= \<const0>\;
  trace55_counter(30) <= \<const0>\;
  trace55_counter(29) <= \<const0>\;
  trace55_counter(28) <= \<const0>\;
  trace55_counter(27) <= \<const0>\;
  trace55_counter(26) <= \<const0>\;
  trace55_counter(25) <= \<const0>\;
  trace55_counter(24) <= \<const0>\;
  trace55_counter(23) <= \<const0>\;
  trace55_counter(22) <= \<const0>\;
  trace55_counter(21) <= \<const0>\;
  trace55_counter(20) <= \<const0>\;
  trace55_counter(19) <= \<const0>\;
  trace55_counter(18) <= \<const0>\;
  trace55_counter(17) <= \<const0>\;
  trace55_counter(16) <= \<const0>\;
  trace55_counter(15) <= \<const0>\;
  trace55_counter(14) <= \<const0>\;
  trace55_counter(13) <= \<const0>\;
  trace55_counter(12) <= \<const0>\;
  trace55_counter(11) <= \<const0>\;
  trace55_counter(10) <= \<const0>\;
  trace55_counter(9) <= \<const0>\;
  trace55_counter(8) <= \<const0>\;
  trace55_counter(7) <= \<const0>\;
  trace55_counter(6) <= \<const0>\;
  trace55_counter(5) <= \<const0>\;
  trace55_counter(4) <= \<const0>\;
  trace55_counter(3) <= \<const0>\;
  trace55_counter(2) <= \<const0>\;
  trace55_counter(1) <= \<const0>\;
  trace55_counter(0) <= \<const0>\;
  trace55_counter_overflow <= \<const0>\;
  trace55_read <= \<const0>\;
  trace56_counter(44) <= \<const0>\;
  trace56_counter(43) <= \<const0>\;
  trace56_counter(42) <= \<const0>\;
  trace56_counter(41) <= \<const0>\;
  trace56_counter(40) <= \<const0>\;
  trace56_counter(39) <= \<const0>\;
  trace56_counter(38) <= \<const0>\;
  trace56_counter(37) <= \<const0>\;
  trace56_counter(36) <= \<const0>\;
  trace56_counter(35) <= \<const0>\;
  trace56_counter(34) <= \<const0>\;
  trace56_counter(33) <= \<const0>\;
  trace56_counter(32) <= \<const0>\;
  trace56_counter(31) <= \<const0>\;
  trace56_counter(30) <= \<const0>\;
  trace56_counter(29) <= \<const0>\;
  trace56_counter(28) <= \<const0>\;
  trace56_counter(27) <= \<const0>\;
  trace56_counter(26) <= \<const0>\;
  trace56_counter(25) <= \<const0>\;
  trace56_counter(24) <= \<const0>\;
  trace56_counter(23) <= \<const0>\;
  trace56_counter(22) <= \<const0>\;
  trace56_counter(21) <= \<const0>\;
  trace56_counter(20) <= \<const0>\;
  trace56_counter(19) <= \<const0>\;
  trace56_counter(18) <= \<const0>\;
  trace56_counter(17) <= \<const0>\;
  trace56_counter(16) <= \<const0>\;
  trace56_counter(15) <= \<const0>\;
  trace56_counter(14) <= \<const0>\;
  trace56_counter(13) <= \<const0>\;
  trace56_counter(12) <= \<const0>\;
  trace56_counter(11) <= \<const0>\;
  trace56_counter(10) <= \<const0>\;
  trace56_counter(9) <= \<const0>\;
  trace56_counter(8) <= \<const0>\;
  trace56_counter(7) <= \<const0>\;
  trace56_counter(6) <= \<const0>\;
  trace56_counter(5) <= \<const0>\;
  trace56_counter(4) <= \<const0>\;
  trace56_counter(3) <= \<const0>\;
  trace56_counter(2) <= \<const0>\;
  trace56_counter(1) <= \<const0>\;
  trace56_counter(0) <= \<const0>\;
  trace56_counter_overflow <= \<const0>\;
  trace56_read <= \<const0>\;
  trace57_counter(44) <= \<const0>\;
  trace57_counter(43) <= \<const0>\;
  trace57_counter(42) <= \<const0>\;
  trace57_counter(41) <= \<const0>\;
  trace57_counter(40) <= \<const0>\;
  trace57_counter(39) <= \<const0>\;
  trace57_counter(38) <= \<const0>\;
  trace57_counter(37) <= \<const0>\;
  trace57_counter(36) <= \<const0>\;
  trace57_counter(35) <= \<const0>\;
  trace57_counter(34) <= \<const0>\;
  trace57_counter(33) <= \<const0>\;
  trace57_counter(32) <= \<const0>\;
  trace57_counter(31) <= \<const0>\;
  trace57_counter(30) <= \<const0>\;
  trace57_counter(29) <= \<const0>\;
  trace57_counter(28) <= \<const0>\;
  trace57_counter(27) <= \<const0>\;
  trace57_counter(26) <= \<const0>\;
  trace57_counter(25) <= \<const0>\;
  trace57_counter(24) <= \<const0>\;
  trace57_counter(23) <= \<const0>\;
  trace57_counter(22) <= \<const0>\;
  trace57_counter(21) <= \<const0>\;
  trace57_counter(20) <= \<const0>\;
  trace57_counter(19) <= \<const0>\;
  trace57_counter(18) <= \<const0>\;
  trace57_counter(17) <= \<const0>\;
  trace57_counter(16) <= \<const0>\;
  trace57_counter(15) <= \<const0>\;
  trace57_counter(14) <= \<const0>\;
  trace57_counter(13) <= \<const0>\;
  trace57_counter(12) <= \<const0>\;
  trace57_counter(11) <= \<const0>\;
  trace57_counter(10) <= \<const0>\;
  trace57_counter(9) <= \<const0>\;
  trace57_counter(8) <= \<const0>\;
  trace57_counter(7) <= \<const0>\;
  trace57_counter(6) <= \<const0>\;
  trace57_counter(5) <= \<const0>\;
  trace57_counter(4) <= \<const0>\;
  trace57_counter(3) <= \<const0>\;
  trace57_counter(2) <= \<const0>\;
  trace57_counter(1) <= \<const0>\;
  trace57_counter(0) <= \<const0>\;
  trace57_counter_overflow <= \<const0>\;
  trace57_read <= \<const0>\;
  trace58_counter(44) <= \<const0>\;
  trace58_counter(43) <= \<const0>\;
  trace58_counter(42) <= \<const0>\;
  trace58_counter(41) <= \<const0>\;
  trace58_counter(40) <= \<const0>\;
  trace58_counter(39) <= \<const0>\;
  trace58_counter(38) <= \<const0>\;
  trace58_counter(37) <= \<const0>\;
  trace58_counter(36) <= \<const0>\;
  trace58_counter(35) <= \<const0>\;
  trace58_counter(34) <= \<const0>\;
  trace58_counter(33) <= \<const0>\;
  trace58_counter(32) <= \<const0>\;
  trace58_counter(31) <= \<const0>\;
  trace58_counter(30) <= \<const0>\;
  trace58_counter(29) <= \<const0>\;
  trace58_counter(28) <= \<const0>\;
  trace58_counter(27) <= \<const0>\;
  trace58_counter(26) <= \<const0>\;
  trace58_counter(25) <= \<const0>\;
  trace58_counter(24) <= \<const0>\;
  trace58_counter(23) <= \<const0>\;
  trace58_counter(22) <= \<const0>\;
  trace58_counter(21) <= \<const0>\;
  trace58_counter(20) <= \<const0>\;
  trace58_counter(19) <= \<const0>\;
  trace58_counter(18) <= \<const0>\;
  trace58_counter(17) <= \<const0>\;
  trace58_counter(16) <= \<const0>\;
  trace58_counter(15) <= \<const0>\;
  trace58_counter(14) <= \<const0>\;
  trace58_counter(13) <= \<const0>\;
  trace58_counter(12) <= \<const0>\;
  trace58_counter(11) <= \<const0>\;
  trace58_counter(10) <= \<const0>\;
  trace58_counter(9) <= \<const0>\;
  trace58_counter(8) <= \<const0>\;
  trace58_counter(7) <= \<const0>\;
  trace58_counter(6) <= \<const0>\;
  trace58_counter(5) <= \<const0>\;
  trace58_counter(4) <= \<const0>\;
  trace58_counter(3) <= \<const0>\;
  trace58_counter(2) <= \<const0>\;
  trace58_counter(1) <= \<const0>\;
  trace58_counter(0) <= \<const0>\;
  trace58_counter_overflow <= \<const0>\;
  trace58_read <= \<const0>\;
  trace59_counter(44) <= \<const0>\;
  trace59_counter(43) <= \<const0>\;
  trace59_counter(42) <= \<const0>\;
  trace59_counter(41) <= \<const0>\;
  trace59_counter(40) <= \<const0>\;
  trace59_counter(39) <= \<const0>\;
  trace59_counter(38) <= \<const0>\;
  trace59_counter(37) <= \<const0>\;
  trace59_counter(36) <= \<const0>\;
  trace59_counter(35) <= \<const0>\;
  trace59_counter(34) <= \<const0>\;
  trace59_counter(33) <= \<const0>\;
  trace59_counter(32) <= \<const0>\;
  trace59_counter(31) <= \<const0>\;
  trace59_counter(30) <= \<const0>\;
  trace59_counter(29) <= \<const0>\;
  trace59_counter(28) <= \<const0>\;
  trace59_counter(27) <= \<const0>\;
  trace59_counter(26) <= \<const0>\;
  trace59_counter(25) <= \<const0>\;
  trace59_counter(24) <= \<const0>\;
  trace59_counter(23) <= \<const0>\;
  trace59_counter(22) <= \<const0>\;
  trace59_counter(21) <= \<const0>\;
  trace59_counter(20) <= \<const0>\;
  trace59_counter(19) <= \<const0>\;
  trace59_counter(18) <= \<const0>\;
  trace59_counter(17) <= \<const0>\;
  trace59_counter(16) <= \<const0>\;
  trace59_counter(15) <= \<const0>\;
  trace59_counter(14) <= \<const0>\;
  trace59_counter(13) <= \<const0>\;
  trace59_counter(12) <= \<const0>\;
  trace59_counter(11) <= \<const0>\;
  trace59_counter(10) <= \<const0>\;
  trace59_counter(9) <= \<const0>\;
  trace59_counter(8) <= \<const0>\;
  trace59_counter(7) <= \<const0>\;
  trace59_counter(6) <= \<const0>\;
  trace59_counter(5) <= \<const0>\;
  trace59_counter(4) <= \<const0>\;
  trace59_counter(3) <= \<const0>\;
  trace59_counter(2) <= \<const0>\;
  trace59_counter(1) <= \<const0>\;
  trace59_counter(0) <= \<const0>\;
  trace59_counter_overflow <= \<const0>\;
  trace59_read <= \<const0>\;
  trace5_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace5_counter_overflow <= \^trace14_counter_overflow\;
  trace60_counter(44) <= \<const0>\;
  trace60_counter(43) <= \<const0>\;
  trace60_counter(42) <= \<const0>\;
  trace60_counter(41) <= \<const0>\;
  trace60_counter(40) <= \<const0>\;
  trace60_counter(39) <= \<const0>\;
  trace60_counter(38) <= \<const0>\;
  trace60_counter(37) <= \<const0>\;
  trace60_counter(36) <= \<const0>\;
  trace60_counter(35) <= \<const0>\;
  trace60_counter(34) <= \<const0>\;
  trace60_counter(33) <= \<const0>\;
  trace60_counter(32) <= \<const0>\;
  trace60_counter(31) <= \<const0>\;
  trace60_counter(30) <= \<const0>\;
  trace60_counter(29) <= \<const0>\;
  trace60_counter(28) <= \<const0>\;
  trace60_counter(27) <= \<const0>\;
  trace60_counter(26) <= \<const0>\;
  trace60_counter(25) <= \<const0>\;
  trace60_counter(24) <= \<const0>\;
  trace60_counter(23) <= \<const0>\;
  trace60_counter(22) <= \<const0>\;
  trace60_counter(21) <= \<const0>\;
  trace60_counter(20) <= \<const0>\;
  trace60_counter(19) <= \<const0>\;
  trace60_counter(18) <= \<const0>\;
  trace60_counter(17) <= \<const0>\;
  trace60_counter(16) <= \<const0>\;
  trace60_counter(15) <= \<const0>\;
  trace60_counter(14) <= \<const0>\;
  trace60_counter(13) <= \<const0>\;
  trace60_counter(12) <= \<const0>\;
  trace60_counter(11) <= \<const0>\;
  trace60_counter(10) <= \<const0>\;
  trace60_counter(9) <= \<const0>\;
  trace60_counter(8) <= \<const0>\;
  trace60_counter(7) <= \<const0>\;
  trace60_counter(6) <= \<const0>\;
  trace60_counter(5) <= \<const0>\;
  trace60_counter(4) <= \<const0>\;
  trace60_counter(3) <= \<const0>\;
  trace60_counter(2) <= \<const0>\;
  trace60_counter(1) <= \<const0>\;
  trace60_counter(0) <= \<const0>\;
  trace60_counter_overflow <= \<const0>\;
  trace60_read <= \<const0>\;
  trace61_counter(44) <= \<const0>\;
  trace61_counter(43) <= \<const0>\;
  trace61_counter(42) <= \<const0>\;
  trace61_counter(41) <= \<const0>\;
  trace61_counter(40) <= \<const0>\;
  trace61_counter(39) <= \<const0>\;
  trace61_counter(38) <= \<const0>\;
  trace61_counter(37) <= \<const0>\;
  trace61_counter(36) <= \<const0>\;
  trace61_counter(35) <= \<const0>\;
  trace61_counter(34) <= \<const0>\;
  trace61_counter(33) <= \<const0>\;
  trace61_counter(32) <= \<const0>\;
  trace61_counter(31) <= \<const0>\;
  trace61_counter(30) <= \<const0>\;
  trace61_counter(29) <= \<const0>\;
  trace61_counter(28) <= \<const0>\;
  trace61_counter(27) <= \<const0>\;
  trace61_counter(26) <= \<const0>\;
  trace61_counter(25) <= \<const0>\;
  trace61_counter(24) <= \<const0>\;
  trace61_counter(23) <= \<const0>\;
  trace61_counter(22) <= \<const0>\;
  trace61_counter(21) <= \<const0>\;
  trace61_counter(20) <= \<const0>\;
  trace61_counter(19) <= \<const0>\;
  trace61_counter(18) <= \<const0>\;
  trace61_counter(17) <= \<const0>\;
  trace61_counter(16) <= \<const0>\;
  trace61_counter(15) <= \<const0>\;
  trace61_counter(14) <= \<const0>\;
  trace61_counter(13) <= \<const0>\;
  trace61_counter(12) <= \<const0>\;
  trace61_counter(11) <= \<const0>\;
  trace61_counter(10) <= \<const0>\;
  trace61_counter(9) <= \<const0>\;
  trace61_counter(8) <= \<const0>\;
  trace61_counter(7) <= \<const0>\;
  trace61_counter(6) <= \<const0>\;
  trace61_counter(5) <= \<const0>\;
  trace61_counter(4) <= \<const0>\;
  trace61_counter(3) <= \<const0>\;
  trace61_counter(2) <= \<const0>\;
  trace61_counter(1) <= \<const0>\;
  trace61_counter(0) <= \<const0>\;
  trace61_counter_overflow <= \<const0>\;
  trace61_read <= \<const0>\;
  trace62_counter(44) <= \<const0>\;
  trace62_counter(43) <= \<const0>\;
  trace62_counter(42) <= \<const0>\;
  trace62_counter(41) <= \<const0>\;
  trace62_counter(40) <= \<const0>\;
  trace62_counter(39) <= \<const0>\;
  trace62_counter(38) <= \<const0>\;
  trace62_counter(37) <= \<const0>\;
  trace62_counter(36) <= \<const0>\;
  trace62_counter(35) <= \<const0>\;
  trace62_counter(34) <= \<const0>\;
  trace62_counter(33) <= \<const0>\;
  trace62_counter(32) <= \<const0>\;
  trace62_counter(31) <= \<const0>\;
  trace62_counter(30) <= \<const0>\;
  trace62_counter(29) <= \<const0>\;
  trace62_counter(28) <= \<const0>\;
  trace62_counter(27) <= \<const0>\;
  trace62_counter(26) <= \<const0>\;
  trace62_counter(25) <= \<const0>\;
  trace62_counter(24) <= \<const0>\;
  trace62_counter(23) <= \<const0>\;
  trace62_counter(22) <= \<const0>\;
  trace62_counter(21) <= \<const0>\;
  trace62_counter(20) <= \<const0>\;
  trace62_counter(19) <= \<const0>\;
  trace62_counter(18) <= \<const0>\;
  trace62_counter(17) <= \<const0>\;
  trace62_counter(16) <= \<const0>\;
  trace62_counter(15) <= \<const0>\;
  trace62_counter(14) <= \<const0>\;
  trace62_counter(13) <= \<const0>\;
  trace62_counter(12) <= \<const0>\;
  trace62_counter(11) <= \<const0>\;
  trace62_counter(10) <= \<const0>\;
  trace62_counter(9) <= \<const0>\;
  trace62_counter(8) <= \<const0>\;
  trace62_counter(7) <= \<const0>\;
  trace62_counter(6) <= \<const0>\;
  trace62_counter(5) <= \<const0>\;
  trace62_counter(4) <= \<const0>\;
  trace62_counter(3) <= \<const0>\;
  trace62_counter(2) <= \<const0>\;
  trace62_counter(1) <= \<const0>\;
  trace62_counter(0) <= \<const0>\;
  trace62_counter_overflow <= \<const0>\;
  trace62_read <= \<const0>\;
  trace6_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace6_counter_overflow <= \^trace14_counter_overflow\;
  trace7_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace7_counter_overflow <= \^trace14_counter_overflow\;
  trace8_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace8_counter_overflow <= \^trace14_counter_overflow\;
  trace9_counter(44 downto 0) <= \^trace14_counter\(44 downto 0);
  trace9_counter_overflow <= \^trace14_counter_overflow\;
  trace_rst <= \^trace_rst\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_lite_if_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
     port map (
      E(0) => axi_lite_if_i_n_7,
      axi_arready_reg_0 => s_axi_arready,
      axi_awready_reg_0 => s_axi_awready,
      axi_wready_reg_0 => s_axi_wready,
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      \s_axi_awaddr[3]\ => axi_lite_if_i_n_9,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(0) => \^s_axi_rdata\(28),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      s_axi_wvalid => s_axi_wvalid,
      sw_trace_data => sw_trace_data,
      trace_clk => trace_clk,
      trace_resetn => trace_resetn,
      trace_resetn_0 => axi_lite_if_i_n_6
    );
\b1[0].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice
     port map (
      D(63) => \b1[0].ss_i_n_2\,
      D(62) => \b1[0].ss_i_n_3\,
      D(61) => \b1[0].ss_i_n_4\,
      D(60) => \b1[0].ss_i_n_5\,
      D(59) => \b1[0].ss_i_n_6\,
      D(58) => \b1[0].ss_i_n_7\,
      D(57) => \b1[0].ss_i_n_8\,
      D(56) => \b1[0].ss_i_n_9\,
      D(55) => \b1[0].ss_i_n_10\,
      D(54) => \b1[0].ss_i_n_11\,
      D(53) => \b1[0].ss_i_n_12\,
      D(52) => \b1[0].ss_i_n_13\,
      D(51) => \b1[0].ss_i_n_14\,
      D(50) => \b1[0].ss_i_n_15\,
      D(49) => \b1[0].ss_i_n_16\,
      D(48) => \b1[0].ss_i_n_17\,
      D(47) => \b1[0].ss_i_n_18\,
      D(46) => \b1[0].ss_i_n_19\,
      D(45) => \b1[0].ss_i_n_20\,
      D(44) => \b1[0].ss_i_n_21\,
      D(43) => \b1[0].ss_i_n_22\,
      D(42) => \b1[0].ss_i_n_23\,
      D(41) => \b1[0].ss_i_n_24\,
      D(40) => \b1[0].ss_i_n_25\,
      D(39) => \b1[0].ss_i_n_26\,
      D(38) => \b1[0].ss_i_n_27\,
      D(37) => \b1[0].ss_i_n_28\,
      D(36) => \b1[0].ss_i_n_29\,
      D(35) => \b1[0].ss_i_n_30\,
      D(34) => \b1[0].ss_i_n_31\,
      D(33) => \b1[0].ss_i_n_32\,
      D(32) => \b1[0].ss_i_n_33\,
      D(31) => \b1[0].ss_i_n_34\,
      D(30) => \b1[0].ss_i_n_35\,
      D(29) => \b1[0].ss_i_n_36\,
      D(28) => \b1[0].ss_i_n_37\,
      D(27) => \b1[0].ss_i_n_38\,
      D(26) => \b1[0].ss_i_n_39\,
      D(25) => \b1[0].ss_i_n_40\,
      D(24) => \b1[0].ss_i_n_41\,
      D(23) => \b1[0].ss_i_n_42\,
      D(22) => \b1[0].ss_i_n_43\,
      D(21) => \b1[0].ss_i_n_44\,
      D(20) => \b1[0].ss_i_n_45\,
      D(19) => \b1[0].ss_i_n_46\,
      D(18) => \b1[0].ss_i_n_47\,
      D(17) => \b1[0].ss_i_n_48\,
      D(16) => \b1[0].ss_i_n_49\,
      D(15) => \b1[0].ss_i_n_50\,
      D(14) => \b1[0].ss_i_n_51\,
      D(13) => \b1[0].ss_i_n_52\,
      D(12) => \b1[0].ss_i_n_53\,
      D(11) => \b1[0].ss_i_n_54\,
      D(10) => \b1[0].ss_i_n_55\,
      D(9) => \b1[0].ss_i_n_56\,
      D(8) => \b1[0].ss_i_n_57\,
      D(7) => \b1[0].ss_i_n_58\,
      D(6) => \b1[0].ss_i_n_59\,
      D(5) => \b1[0].ss_i_n_60\,
      D(4) => \b1[0].ss_i_n_61\,
      D(3) => \b1[0].ss_i_n_62\,
      D(2) => \b1[0].ss_i_n_63\,
      D(1) => \b1[0].ss_i_n_64\,
      D(0) => \b1[0].ss_i_n_65\,
      \_trace_valid\(0) => \_trace_valid\(0),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[0]_1\ => sw_ts_n_64,
      \buffer_reg[10]_0\ => sw_ts_n_54,
      \buffer_reg[11]_0\ => sw_ts_n_53,
      \buffer_reg[12]_0\ => sw_ts_n_52,
      \buffer_reg[13]_0\ => sw_ts_n_51,
      \buffer_reg[14]_0\ => sw_ts_n_50,
      \buffer_reg[15]_0\ => sw_ts_n_49,
      \buffer_reg[16]_0\ => sw_ts_n_48,
      \buffer_reg[17]_0\ => sw_ts_n_47,
      \buffer_reg[18]_0\ => sw_ts_n_46,
      \buffer_reg[19]_0\ => sw_ts_n_45,
      \buffer_reg[1]_0\ => sw_ts_n_63,
      \buffer_reg[20]_0\ => sw_ts_n_44,
      \buffer_reg[21]_0\ => sw_ts_n_43,
      \buffer_reg[22]_0\ => sw_ts_n_42,
      \buffer_reg[23]_0\ => sw_ts_n_41,
      \buffer_reg[24]_0\ => sw_ts_n_40,
      \buffer_reg[25]_0\ => sw_ts_n_39,
      \buffer_reg[26]_0\ => sw_ts_n_38,
      \buffer_reg[27]_0\ => sw_ts_n_37,
      \buffer_reg[28]_0\ => sw_ts_n_36,
      \buffer_reg[29]_0\ => sw_ts_n_35,
      \buffer_reg[2]_0\ => sw_ts_n_62,
      \buffer_reg[30]_0\ => sw_ts_n_34,
      \buffer_reg[31]_0\ => sw_ts_n_33,
      \buffer_reg[32]_0\ => sw_ts_n_32,
      \buffer_reg[33]_0\ => sw_ts_n_31,
      \buffer_reg[34]_0\ => sw_ts_n_30,
      \buffer_reg[35]_0\ => sw_ts_n_29,
      \buffer_reg[36]_0\ => sw_ts_n_28,
      \buffer_reg[37]_0\ => sw_ts_n_27,
      \buffer_reg[38]_0\ => sw_ts_n_26,
      \buffer_reg[39]_0\ => sw_ts_n_25,
      \buffer_reg[3]_0\ => sw_ts_n_61,
      \buffer_reg[40]_0\ => sw_ts_n_24,
      \buffer_reg[41]_0\ => sw_ts_n_23,
      \buffer_reg[42]_0\ => sw_ts_n_22,
      \buffer_reg[43]_0\ => sw_ts_n_21,
      \buffer_reg[44]_0\ => sw_ts_n_20,
      \buffer_reg[45]_0\ => sw_ts_n_19,
      \buffer_reg[46]_0\ => sw_ts_n_18,
      \buffer_reg[47]_0\ => sw_ts_n_17,
      \buffer_reg[48]_0\ => sw_ts_n_16,
      \buffer_reg[49]_0\ => sw_ts_n_15,
      \buffer_reg[4]_0\ => sw_ts_n_60,
      \buffer_reg[50]_0\ => sw_ts_n_14,
      \buffer_reg[51]_0\ => sw_ts_n_13,
      \buffer_reg[52]_0\ => sw_ts_n_12,
      \buffer_reg[53]_0\ => sw_ts_n_11,
      \buffer_reg[54]_0\ => sw_ts_n_10,
      \buffer_reg[55]_0\ => sw_ts_n_9,
      \buffer_reg[56]_0\ => sw_ts_n_8,
      \buffer_reg[57]_0\ => sw_ts_n_7,
      \buffer_reg[58]_0\ => sw_ts_n_6,
      \buffer_reg[59]_0\ => sw_ts_n_5,
      \buffer_reg[5]_0\ => sw_ts_n_59,
      \buffer_reg[60]_0\ => sw_ts_n_4,
      \buffer_reg[61]_0\ => sw_ts_n_3,
      \buffer_reg[62]_0\ => sw_ts_n_2,
      \buffer_reg[63]_0\ => sw_ts_n_1,
      \buffer_reg[6]_0\ => sw_ts_n_58,
      \buffer_reg[7]_0\ => sw_ts_n_57,
      \buffer_reg[8]_0\ => sw_ts_n_56,
      \buffer_reg[9]_0\ => sw_ts_n_55,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(127 downto 64),
      empty => event_empty_i,
      have_data0 => \b2[7].merge_i/have_data0\,
      ready_i_reg_reg_0 => merge_tree_i_n_0,
      ready_i_reg_reg_1(0) => \_trace_valid\(1),
      sw_read => sw_read,
      trace_clk => trace_clk
    );
\b1[10].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_0
     port map (
      D(63) => \b1[10].ss_i_n_2\,
      D(62) => \b1[10].ss_i_n_3\,
      D(61) => \b1[10].ss_i_n_4\,
      D(60) => \b1[10].ss_i_n_5\,
      D(59) => \b1[10].ss_i_n_6\,
      D(58) => \b1[10].ss_i_n_7\,
      D(57) => \b1[10].ss_i_n_8\,
      D(56) => \b1[10].ss_i_n_9\,
      D(55) => \b1[10].ss_i_n_10\,
      D(54) => \b1[10].ss_i_n_11\,
      D(53) => \b1[10].ss_i_n_12\,
      D(52) => \b1[10].ss_i_n_13\,
      D(51) => \b1[10].ss_i_n_14\,
      D(50) => \b1[10].ss_i_n_15\,
      D(49) => \b1[10].ss_i_n_16\,
      D(48) => \b1[10].ss_i_n_17\,
      D(47) => \b1[10].ss_i_n_18\,
      D(46) => \b1[10].ss_i_n_19\,
      D(45) => \b1[10].ss_i_n_20\,
      D(44) => \b1[10].ss_i_n_21\,
      D(43) => \b1[10].ss_i_n_22\,
      D(42) => \b1[10].ss_i_n_23\,
      D(41) => \b1[10].ss_i_n_24\,
      D(40) => \b1[10].ss_i_n_25\,
      D(39) => \b1[10].ss_i_n_26\,
      D(38) => \b1[10].ss_i_n_27\,
      D(37) => \b1[10].ss_i_n_28\,
      D(36) => \b1[10].ss_i_n_29\,
      D(35) => \b1[10].ss_i_n_30\,
      D(34) => \b1[10].ss_i_n_31\,
      D(33) => \b1[10].ss_i_n_32\,
      D(32) => \b1[10].ss_i_n_33\,
      D(31) => \b1[10].ss_i_n_34\,
      D(30) => \b1[10].ss_i_n_35\,
      D(29) => \b1[10].ss_i_n_36\,
      D(28) => \b1[10].ss_i_n_37\,
      D(27) => \b1[10].ss_i_n_38\,
      D(26) => \b1[10].ss_i_n_39\,
      D(25) => \b1[10].ss_i_n_40\,
      D(24) => \b1[10].ss_i_n_41\,
      D(23) => \b1[10].ss_i_n_42\,
      D(22) => \b1[10].ss_i_n_43\,
      D(21) => \b1[10].ss_i_n_44\,
      D(20) => \b1[10].ss_i_n_45\,
      D(19) => \b1[10].ss_i_n_46\,
      D(18) => \b1[10].ss_i_n_47\,
      D(17) => \b1[10].ss_i_n_48\,
      D(16) => \b1[10].ss_i_n_49\,
      D(15) => \b1[10].ss_i_n_50\,
      D(14) => \b1[10].ss_i_n_51\,
      D(13) => \b1[10].ss_i_n_52\,
      D(12) => \b1[10].ss_i_n_53\,
      D(11) => \b1[10].ss_i_n_54\,
      D(10) => \b1[10].ss_i_n_55\,
      D(9) => \b1[10].ss_i_n_56\,
      D(8) => \b1[10].ss_i_n_57\,
      D(7) => \b1[10].ss_i_n_58\,
      D(6) => \b1[10].ss_i_n_59\,
      D(5) => \b1[10].ss_i_n_60\,
      D(4) => \b1[10].ss_i_n_61\,
      D(3) => \b1[10].ss_i_n_62\,
      D(2) => \b1[10].ss_i_n_63\,
      D(1) => \b1[10].ss_i_n_64\,
      D(0) => \b1[10].ss_i_n_65\,
      E(0) => \b2[12].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(10),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(767 downto 704),
      have_data0 => \b2[12].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace9_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(11),
      ready_i_reg_reg_2 => merge_tree_i_n_5,
      trace9_data(63 downto 0) => trace9_data(63 downto 0),
      trace9_valid => trace9_valid,
      trace_clk => trace_clk
    );
\b1[11].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_1
     port map (
      \_trace_valid\(0) => \_trace_valid\(10),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(767 downto 704),
      have_data0 => \b2[12].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(11),
      ready_i_reg_reg_0 => trace10_read,
      ready_i_reg_reg_1 => merge_tree_i_n_5,
      trace10_data(63 downto 0) => trace10_data(63 downto 0),
      trace10_valid => trace10_valid,
      trace_clk => trace_clk
    );
\b1[12].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_2
     port map (
      D(63) => \b1[12].ss_i_n_2\,
      D(62) => \b1[12].ss_i_n_3\,
      D(61) => \b1[12].ss_i_n_4\,
      D(60) => \b1[12].ss_i_n_5\,
      D(59) => \b1[12].ss_i_n_6\,
      D(58) => \b1[12].ss_i_n_7\,
      D(57) => \b1[12].ss_i_n_8\,
      D(56) => \b1[12].ss_i_n_9\,
      D(55) => \b1[12].ss_i_n_10\,
      D(54) => \b1[12].ss_i_n_11\,
      D(53) => \b1[12].ss_i_n_12\,
      D(52) => \b1[12].ss_i_n_13\,
      D(51) => \b1[12].ss_i_n_14\,
      D(50) => \b1[12].ss_i_n_15\,
      D(49) => \b1[12].ss_i_n_16\,
      D(48) => \b1[12].ss_i_n_17\,
      D(47) => \b1[12].ss_i_n_18\,
      D(46) => \b1[12].ss_i_n_19\,
      D(45) => \b1[12].ss_i_n_20\,
      D(44) => \b1[12].ss_i_n_21\,
      D(43) => \b1[12].ss_i_n_22\,
      D(42) => \b1[12].ss_i_n_23\,
      D(41) => \b1[12].ss_i_n_24\,
      D(40) => \b1[12].ss_i_n_25\,
      D(39) => \b1[12].ss_i_n_26\,
      D(38) => \b1[12].ss_i_n_27\,
      D(37) => \b1[12].ss_i_n_28\,
      D(36) => \b1[12].ss_i_n_29\,
      D(35) => \b1[12].ss_i_n_30\,
      D(34) => \b1[12].ss_i_n_31\,
      D(33) => \b1[12].ss_i_n_32\,
      D(32) => \b1[12].ss_i_n_33\,
      D(31) => \b1[12].ss_i_n_34\,
      D(30) => \b1[12].ss_i_n_35\,
      D(29) => \b1[12].ss_i_n_36\,
      D(28) => \b1[12].ss_i_n_37\,
      D(27) => \b1[12].ss_i_n_38\,
      D(26) => \b1[12].ss_i_n_39\,
      D(25) => \b1[12].ss_i_n_40\,
      D(24) => \b1[12].ss_i_n_41\,
      D(23) => \b1[12].ss_i_n_42\,
      D(22) => \b1[12].ss_i_n_43\,
      D(21) => \b1[12].ss_i_n_44\,
      D(20) => \b1[12].ss_i_n_45\,
      D(19) => \b1[12].ss_i_n_46\,
      D(18) => \b1[12].ss_i_n_47\,
      D(17) => \b1[12].ss_i_n_48\,
      D(16) => \b1[12].ss_i_n_49\,
      D(15) => \b1[12].ss_i_n_50\,
      D(14) => \b1[12].ss_i_n_51\,
      D(13) => \b1[12].ss_i_n_52\,
      D(12) => \b1[12].ss_i_n_53\,
      D(11) => \b1[12].ss_i_n_54\,
      D(10) => \b1[12].ss_i_n_55\,
      D(9) => \b1[12].ss_i_n_56\,
      D(8) => \b1[12].ss_i_n_57\,
      D(7) => \b1[12].ss_i_n_58\,
      D(6) => \b1[12].ss_i_n_59\,
      D(5) => \b1[12].ss_i_n_60\,
      D(4) => \b1[12].ss_i_n_61\,
      D(3) => \b1[12].ss_i_n_62\,
      D(2) => \b1[12].ss_i_n_63\,
      D(1) => \b1[12].ss_i_n_64\,
      D(0) => \b1[12].ss_i_n_65\,
      E(0) => \b2[13].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(12),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(895 downto 832),
      have_data0 => \b2[13].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace11_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(13),
      ready_i_reg_reg_2 => merge_tree_i_n_6,
      trace11_data(63 downto 0) => trace11_data(63 downto 0),
      trace11_valid => trace11_valid,
      trace_clk => trace_clk
    );
\b1[13].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_3
     port map (
      \_trace_valid\(0) => \_trace_valid\(12),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(895 downto 832),
      have_data0 => \b2[13].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(13),
      ready_i_reg_reg_0 => trace12_read,
      ready_i_reg_reg_1 => merge_tree_i_n_6,
      trace12_data(63 downto 0) => trace12_data(63 downto 0),
      trace12_valid => trace12_valid,
      trace_clk => trace_clk
    );
\b1[14].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_4
     port map (
      D(63) => \b1[14].ss_i_n_2\,
      D(62) => \b1[14].ss_i_n_3\,
      D(61) => \b1[14].ss_i_n_4\,
      D(60) => \b1[14].ss_i_n_5\,
      D(59) => \b1[14].ss_i_n_6\,
      D(58) => \b1[14].ss_i_n_7\,
      D(57) => \b1[14].ss_i_n_8\,
      D(56) => \b1[14].ss_i_n_9\,
      D(55) => \b1[14].ss_i_n_10\,
      D(54) => \b1[14].ss_i_n_11\,
      D(53) => \b1[14].ss_i_n_12\,
      D(52) => \b1[14].ss_i_n_13\,
      D(51) => \b1[14].ss_i_n_14\,
      D(50) => \b1[14].ss_i_n_15\,
      D(49) => \b1[14].ss_i_n_16\,
      D(48) => \b1[14].ss_i_n_17\,
      D(47) => \b1[14].ss_i_n_18\,
      D(46) => \b1[14].ss_i_n_19\,
      D(45) => \b1[14].ss_i_n_20\,
      D(44) => \b1[14].ss_i_n_21\,
      D(43) => \b1[14].ss_i_n_22\,
      D(42) => \b1[14].ss_i_n_23\,
      D(41) => \b1[14].ss_i_n_24\,
      D(40) => \b1[14].ss_i_n_25\,
      D(39) => \b1[14].ss_i_n_26\,
      D(38) => \b1[14].ss_i_n_27\,
      D(37) => \b1[14].ss_i_n_28\,
      D(36) => \b1[14].ss_i_n_29\,
      D(35) => \b1[14].ss_i_n_30\,
      D(34) => \b1[14].ss_i_n_31\,
      D(33) => \b1[14].ss_i_n_32\,
      D(32) => \b1[14].ss_i_n_33\,
      D(31) => \b1[14].ss_i_n_34\,
      D(30) => \b1[14].ss_i_n_35\,
      D(29) => \b1[14].ss_i_n_36\,
      D(28) => \b1[14].ss_i_n_37\,
      D(27) => \b1[14].ss_i_n_38\,
      D(26) => \b1[14].ss_i_n_39\,
      D(25) => \b1[14].ss_i_n_40\,
      D(24) => \b1[14].ss_i_n_41\,
      D(23) => \b1[14].ss_i_n_42\,
      D(22) => \b1[14].ss_i_n_43\,
      D(21) => \b1[14].ss_i_n_44\,
      D(20) => \b1[14].ss_i_n_45\,
      D(19) => \b1[14].ss_i_n_46\,
      D(18) => \b1[14].ss_i_n_47\,
      D(17) => \b1[14].ss_i_n_48\,
      D(16) => \b1[14].ss_i_n_49\,
      D(15) => \b1[14].ss_i_n_50\,
      D(14) => \b1[14].ss_i_n_51\,
      D(13) => \b1[14].ss_i_n_52\,
      D(12) => \b1[14].ss_i_n_53\,
      D(11) => \b1[14].ss_i_n_54\,
      D(10) => \b1[14].ss_i_n_55\,
      D(9) => \b1[14].ss_i_n_56\,
      D(8) => \b1[14].ss_i_n_57\,
      D(7) => \b1[14].ss_i_n_58\,
      D(6) => \b1[14].ss_i_n_59\,
      D(5) => \b1[14].ss_i_n_60\,
      D(4) => \b1[14].ss_i_n_61\,
      D(3) => \b1[14].ss_i_n_62\,
      D(2) => \b1[14].ss_i_n_63\,
      D(1) => \b1[14].ss_i_n_64\,
      D(0) => \b1[14].ss_i_n_65\,
      E(0) => \b2[14].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(14),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(1023 downto 960),
      have_data0 => \b2[14].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace13_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(15),
      ready_i_reg_reg_2 => merge_tree_i_n_7,
      trace13_data(63 downto 0) => trace13_data(63 downto 0),
      trace13_valid => trace13_valid,
      trace_clk => trace_clk
    );
\b1[15].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_5
     port map (
      \_trace_valid\(0) => \_trace_valid\(14),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(1023 downto 960),
      have_data0 => \b2[14].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(15),
      ready_i_reg_reg_0 => trace14_read,
      ready_i_reg_reg_1 => merge_tree_i_n_7,
      trace14_data(63 downto 0) => trace14_data(63 downto 0),
      trace14_valid => trace14_valid,
      trace_clk => trace_clk
    );
\b1[1].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_6
     port map (
      \_trace_valid\(0) => \_trace_valid\(0),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(127 downto 64),
      have_data0 => \b2[7].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(1),
      have_data_reg_1 => \b1[1].ss_i_n_2\,
      ready_i_reg_reg_0 => trace0_read,
      ready_i_reg_reg_1 => merge_tree_i_n_0,
      trace0_data(63 downto 0) => trace0_data(63 downto 0),
      trace0_valid => trace0_valid,
      trace_clk => trace_clk
    );
\b1[2].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_7
     port map (
      D(63) => \b1[2].ss_i_n_2\,
      D(62) => \b1[2].ss_i_n_3\,
      D(61) => \b1[2].ss_i_n_4\,
      D(60) => \b1[2].ss_i_n_5\,
      D(59) => \b1[2].ss_i_n_6\,
      D(58) => \b1[2].ss_i_n_7\,
      D(57) => \b1[2].ss_i_n_8\,
      D(56) => \b1[2].ss_i_n_9\,
      D(55) => \b1[2].ss_i_n_10\,
      D(54) => \b1[2].ss_i_n_11\,
      D(53) => \b1[2].ss_i_n_12\,
      D(52) => \b1[2].ss_i_n_13\,
      D(51) => \b1[2].ss_i_n_14\,
      D(50) => \b1[2].ss_i_n_15\,
      D(49) => \b1[2].ss_i_n_16\,
      D(48) => \b1[2].ss_i_n_17\,
      D(47) => \b1[2].ss_i_n_18\,
      D(46) => \b1[2].ss_i_n_19\,
      D(45) => \b1[2].ss_i_n_20\,
      D(44) => \b1[2].ss_i_n_21\,
      D(43) => \b1[2].ss_i_n_22\,
      D(42) => \b1[2].ss_i_n_23\,
      D(41) => \b1[2].ss_i_n_24\,
      D(40) => \b1[2].ss_i_n_25\,
      D(39) => \b1[2].ss_i_n_26\,
      D(38) => \b1[2].ss_i_n_27\,
      D(37) => \b1[2].ss_i_n_28\,
      D(36) => \b1[2].ss_i_n_29\,
      D(35) => \b1[2].ss_i_n_30\,
      D(34) => \b1[2].ss_i_n_31\,
      D(33) => \b1[2].ss_i_n_32\,
      D(32) => \b1[2].ss_i_n_33\,
      D(31) => \b1[2].ss_i_n_34\,
      D(30) => \b1[2].ss_i_n_35\,
      D(29) => \b1[2].ss_i_n_36\,
      D(28) => \b1[2].ss_i_n_37\,
      D(27) => \b1[2].ss_i_n_38\,
      D(26) => \b1[2].ss_i_n_39\,
      D(25) => \b1[2].ss_i_n_40\,
      D(24) => \b1[2].ss_i_n_41\,
      D(23) => \b1[2].ss_i_n_42\,
      D(22) => \b1[2].ss_i_n_43\,
      D(21) => \b1[2].ss_i_n_44\,
      D(20) => \b1[2].ss_i_n_45\,
      D(19) => \b1[2].ss_i_n_46\,
      D(18) => \b1[2].ss_i_n_47\,
      D(17) => \b1[2].ss_i_n_48\,
      D(16) => \b1[2].ss_i_n_49\,
      D(15) => \b1[2].ss_i_n_50\,
      D(14) => \b1[2].ss_i_n_51\,
      D(13) => \b1[2].ss_i_n_52\,
      D(12) => \b1[2].ss_i_n_53\,
      D(11) => \b1[2].ss_i_n_54\,
      D(10) => \b1[2].ss_i_n_55\,
      D(9) => \b1[2].ss_i_n_56\,
      D(8) => \b1[2].ss_i_n_57\,
      D(7) => \b1[2].ss_i_n_58\,
      D(6) => \b1[2].ss_i_n_59\,
      D(5) => \b1[2].ss_i_n_60\,
      D(4) => \b1[2].ss_i_n_61\,
      D(3) => \b1[2].ss_i_n_62\,
      D(2) => \b1[2].ss_i_n_63\,
      D(1) => \b1[2].ss_i_n_64\,
      D(0) => \b1[2].ss_i_n_65\,
      E(0) => \b2[8].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(2),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(255 downto 192),
      have_data0 => \b2[8].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace1_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(3),
      ready_i_reg_reg_2 => merge_tree_i_n_1,
      trace1_data(63 downto 0) => trace1_data(63 downto 0),
      trace1_valid => trace1_valid,
      trace_clk => trace_clk
    );
\b1[3].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_8
     port map (
      \_trace_valid\(0) => \_trace_valid\(2),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(255 downto 192),
      have_data0 => \b2[8].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(3),
      ready_i_reg_reg_0 => trace2_read,
      ready_i_reg_reg_1 => merge_tree_i_n_1,
      trace2_data(63 downto 0) => trace2_data(63 downto 0),
      trace2_valid => trace2_valid,
      trace_clk => trace_clk
    );
\b1[4].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_9
     port map (
      D(63) => \b1[4].ss_i_n_2\,
      D(62) => \b1[4].ss_i_n_3\,
      D(61) => \b1[4].ss_i_n_4\,
      D(60) => \b1[4].ss_i_n_5\,
      D(59) => \b1[4].ss_i_n_6\,
      D(58) => \b1[4].ss_i_n_7\,
      D(57) => \b1[4].ss_i_n_8\,
      D(56) => \b1[4].ss_i_n_9\,
      D(55) => \b1[4].ss_i_n_10\,
      D(54) => \b1[4].ss_i_n_11\,
      D(53) => \b1[4].ss_i_n_12\,
      D(52) => \b1[4].ss_i_n_13\,
      D(51) => \b1[4].ss_i_n_14\,
      D(50) => \b1[4].ss_i_n_15\,
      D(49) => \b1[4].ss_i_n_16\,
      D(48) => \b1[4].ss_i_n_17\,
      D(47) => \b1[4].ss_i_n_18\,
      D(46) => \b1[4].ss_i_n_19\,
      D(45) => \b1[4].ss_i_n_20\,
      D(44) => \b1[4].ss_i_n_21\,
      D(43) => \b1[4].ss_i_n_22\,
      D(42) => \b1[4].ss_i_n_23\,
      D(41) => \b1[4].ss_i_n_24\,
      D(40) => \b1[4].ss_i_n_25\,
      D(39) => \b1[4].ss_i_n_26\,
      D(38) => \b1[4].ss_i_n_27\,
      D(37) => \b1[4].ss_i_n_28\,
      D(36) => \b1[4].ss_i_n_29\,
      D(35) => \b1[4].ss_i_n_30\,
      D(34) => \b1[4].ss_i_n_31\,
      D(33) => \b1[4].ss_i_n_32\,
      D(32) => \b1[4].ss_i_n_33\,
      D(31) => \b1[4].ss_i_n_34\,
      D(30) => \b1[4].ss_i_n_35\,
      D(29) => \b1[4].ss_i_n_36\,
      D(28) => \b1[4].ss_i_n_37\,
      D(27) => \b1[4].ss_i_n_38\,
      D(26) => \b1[4].ss_i_n_39\,
      D(25) => \b1[4].ss_i_n_40\,
      D(24) => \b1[4].ss_i_n_41\,
      D(23) => \b1[4].ss_i_n_42\,
      D(22) => \b1[4].ss_i_n_43\,
      D(21) => \b1[4].ss_i_n_44\,
      D(20) => \b1[4].ss_i_n_45\,
      D(19) => \b1[4].ss_i_n_46\,
      D(18) => \b1[4].ss_i_n_47\,
      D(17) => \b1[4].ss_i_n_48\,
      D(16) => \b1[4].ss_i_n_49\,
      D(15) => \b1[4].ss_i_n_50\,
      D(14) => \b1[4].ss_i_n_51\,
      D(13) => \b1[4].ss_i_n_52\,
      D(12) => \b1[4].ss_i_n_53\,
      D(11) => \b1[4].ss_i_n_54\,
      D(10) => \b1[4].ss_i_n_55\,
      D(9) => \b1[4].ss_i_n_56\,
      D(8) => \b1[4].ss_i_n_57\,
      D(7) => \b1[4].ss_i_n_58\,
      D(6) => \b1[4].ss_i_n_59\,
      D(5) => \b1[4].ss_i_n_60\,
      D(4) => \b1[4].ss_i_n_61\,
      D(3) => \b1[4].ss_i_n_62\,
      D(2) => \b1[4].ss_i_n_63\,
      D(1) => \b1[4].ss_i_n_64\,
      D(0) => \b1[4].ss_i_n_65\,
      E(0) => \b2[9].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(4),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(383 downto 320),
      have_data0 => \b2[9].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace3_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(5),
      ready_i_reg_reg_2 => merge_tree_i_n_2,
      trace3_data(63 downto 0) => trace3_data(63 downto 0),
      trace3_valid => trace3_valid,
      trace_clk => trace_clk
    );
\b1[5].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_10
     port map (
      \_trace_valid\(0) => \_trace_valid\(4),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(383 downto 320),
      have_data0 => \b2[9].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(5),
      ready_i_reg_reg_0 => trace4_read,
      ready_i_reg_reg_1 => merge_tree_i_n_2,
      trace4_data(63 downto 0) => trace4_data(63 downto 0),
      trace4_valid => trace4_valid,
      trace_clk => trace_clk
    );
\b1[6].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_11
     port map (
      D(63) => \b1[6].ss_i_n_2\,
      D(62) => \b1[6].ss_i_n_3\,
      D(61) => \b1[6].ss_i_n_4\,
      D(60) => \b1[6].ss_i_n_5\,
      D(59) => \b1[6].ss_i_n_6\,
      D(58) => \b1[6].ss_i_n_7\,
      D(57) => \b1[6].ss_i_n_8\,
      D(56) => \b1[6].ss_i_n_9\,
      D(55) => \b1[6].ss_i_n_10\,
      D(54) => \b1[6].ss_i_n_11\,
      D(53) => \b1[6].ss_i_n_12\,
      D(52) => \b1[6].ss_i_n_13\,
      D(51) => \b1[6].ss_i_n_14\,
      D(50) => \b1[6].ss_i_n_15\,
      D(49) => \b1[6].ss_i_n_16\,
      D(48) => \b1[6].ss_i_n_17\,
      D(47) => \b1[6].ss_i_n_18\,
      D(46) => \b1[6].ss_i_n_19\,
      D(45) => \b1[6].ss_i_n_20\,
      D(44) => \b1[6].ss_i_n_21\,
      D(43) => \b1[6].ss_i_n_22\,
      D(42) => \b1[6].ss_i_n_23\,
      D(41) => \b1[6].ss_i_n_24\,
      D(40) => \b1[6].ss_i_n_25\,
      D(39) => \b1[6].ss_i_n_26\,
      D(38) => \b1[6].ss_i_n_27\,
      D(37) => \b1[6].ss_i_n_28\,
      D(36) => \b1[6].ss_i_n_29\,
      D(35) => \b1[6].ss_i_n_30\,
      D(34) => \b1[6].ss_i_n_31\,
      D(33) => \b1[6].ss_i_n_32\,
      D(32) => \b1[6].ss_i_n_33\,
      D(31) => \b1[6].ss_i_n_34\,
      D(30) => \b1[6].ss_i_n_35\,
      D(29) => \b1[6].ss_i_n_36\,
      D(28) => \b1[6].ss_i_n_37\,
      D(27) => \b1[6].ss_i_n_38\,
      D(26) => \b1[6].ss_i_n_39\,
      D(25) => \b1[6].ss_i_n_40\,
      D(24) => \b1[6].ss_i_n_41\,
      D(23) => \b1[6].ss_i_n_42\,
      D(22) => \b1[6].ss_i_n_43\,
      D(21) => \b1[6].ss_i_n_44\,
      D(20) => \b1[6].ss_i_n_45\,
      D(19) => \b1[6].ss_i_n_46\,
      D(18) => \b1[6].ss_i_n_47\,
      D(17) => \b1[6].ss_i_n_48\,
      D(16) => \b1[6].ss_i_n_49\,
      D(15) => \b1[6].ss_i_n_50\,
      D(14) => \b1[6].ss_i_n_51\,
      D(13) => \b1[6].ss_i_n_52\,
      D(12) => \b1[6].ss_i_n_53\,
      D(11) => \b1[6].ss_i_n_54\,
      D(10) => \b1[6].ss_i_n_55\,
      D(9) => \b1[6].ss_i_n_56\,
      D(8) => \b1[6].ss_i_n_57\,
      D(7) => \b1[6].ss_i_n_58\,
      D(6) => \b1[6].ss_i_n_59\,
      D(5) => \b1[6].ss_i_n_60\,
      D(4) => \b1[6].ss_i_n_61\,
      D(3) => \b1[6].ss_i_n_62\,
      D(2) => \b1[6].ss_i_n_63\,
      D(1) => \b1[6].ss_i_n_64\,
      D(0) => \b1[6].ss_i_n_65\,
      E(0) => \b2[10].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(6),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(511 downto 448),
      have_data0 => \b2[10].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace5_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(7),
      ready_i_reg_reg_2 => merge_tree_i_n_3,
      trace5_data(63 downto 0) => trace5_data(63 downto 0),
      trace5_valid => trace5_valid,
      trace_clk => trace_clk
    );
\b1[7].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_12
     port map (
      \_trace_valid\(0) => \_trace_valid\(6),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(511 downto 448),
      have_data0 => \b2[10].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(7),
      ready_i_reg_reg_0 => trace6_read,
      ready_i_reg_reg_1 => merge_tree_i_n_3,
      trace6_data(63 downto 0) => trace6_data(63 downto 0),
      trace6_valid => trace6_valid,
      trace_clk => trace_clk
    );
\b1[8].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_13
     port map (
      D(63) => \b1[8].ss_i_n_2\,
      D(62) => \b1[8].ss_i_n_3\,
      D(61) => \b1[8].ss_i_n_4\,
      D(60) => \b1[8].ss_i_n_5\,
      D(59) => \b1[8].ss_i_n_6\,
      D(58) => \b1[8].ss_i_n_7\,
      D(57) => \b1[8].ss_i_n_8\,
      D(56) => \b1[8].ss_i_n_9\,
      D(55) => \b1[8].ss_i_n_10\,
      D(54) => \b1[8].ss_i_n_11\,
      D(53) => \b1[8].ss_i_n_12\,
      D(52) => \b1[8].ss_i_n_13\,
      D(51) => \b1[8].ss_i_n_14\,
      D(50) => \b1[8].ss_i_n_15\,
      D(49) => \b1[8].ss_i_n_16\,
      D(48) => \b1[8].ss_i_n_17\,
      D(47) => \b1[8].ss_i_n_18\,
      D(46) => \b1[8].ss_i_n_19\,
      D(45) => \b1[8].ss_i_n_20\,
      D(44) => \b1[8].ss_i_n_21\,
      D(43) => \b1[8].ss_i_n_22\,
      D(42) => \b1[8].ss_i_n_23\,
      D(41) => \b1[8].ss_i_n_24\,
      D(40) => \b1[8].ss_i_n_25\,
      D(39) => \b1[8].ss_i_n_26\,
      D(38) => \b1[8].ss_i_n_27\,
      D(37) => \b1[8].ss_i_n_28\,
      D(36) => \b1[8].ss_i_n_29\,
      D(35) => \b1[8].ss_i_n_30\,
      D(34) => \b1[8].ss_i_n_31\,
      D(33) => \b1[8].ss_i_n_32\,
      D(32) => \b1[8].ss_i_n_33\,
      D(31) => \b1[8].ss_i_n_34\,
      D(30) => \b1[8].ss_i_n_35\,
      D(29) => \b1[8].ss_i_n_36\,
      D(28) => \b1[8].ss_i_n_37\,
      D(27) => \b1[8].ss_i_n_38\,
      D(26) => \b1[8].ss_i_n_39\,
      D(25) => \b1[8].ss_i_n_40\,
      D(24) => \b1[8].ss_i_n_41\,
      D(23) => \b1[8].ss_i_n_42\,
      D(22) => \b1[8].ss_i_n_43\,
      D(21) => \b1[8].ss_i_n_44\,
      D(20) => \b1[8].ss_i_n_45\,
      D(19) => \b1[8].ss_i_n_46\,
      D(18) => \b1[8].ss_i_n_47\,
      D(17) => \b1[8].ss_i_n_48\,
      D(16) => \b1[8].ss_i_n_49\,
      D(15) => \b1[8].ss_i_n_50\,
      D(14) => \b1[8].ss_i_n_51\,
      D(13) => \b1[8].ss_i_n_52\,
      D(12) => \b1[8].ss_i_n_53\,
      D(11) => \b1[8].ss_i_n_54\,
      D(10) => \b1[8].ss_i_n_55\,
      D(9) => \b1[8].ss_i_n_56\,
      D(8) => \b1[8].ss_i_n_57\,
      D(7) => \b1[8].ss_i_n_58\,
      D(6) => \b1[8].ss_i_n_59\,
      D(5) => \b1[8].ss_i_n_60\,
      D(4) => \b1[8].ss_i_n_61\,
      D(3) => \b1[8].ss_i_n_62\,
      D(2) => \b1[8].ss_i_n_63\,
      D(1) => \b1[8].ss_i_n_64\,
      D(0) => \b1[8].ss_i_n_65\,
      E(0) => \b2[11].merge_i/data_i\,
      \_trace_valid\(0) => \_trace_valid\(8),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \data_i_reg[63]\(63 downto 0) => \_trace_data\(639 downto 576),
      have_data0 => \b2[11].merge_i/have_data0\,
      ready_i_reg_reg_0 => trace7_read,
      ready_i_reg_reg_1(0) => \_trace_valid\(9),
      ready_i_reg_reg_2 => merge_tree_i_n_4,
      trace7_data(63 downto 0) => trace7_data(63 downto 0),
      trace7_valid => trace7_valid,
      trace_clk => trace_clk
    );
\b1[9].ss_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_stream_slice_14
     port map (
      \_trace_valid\(0) => \_trace_valid\(8),
      \buffer_reg[0]_0\ => \^trace_rst\,
      \buffer_reg[63]_0\(63 downto 0) => \_trace_data\(639 downto 576),
      have_data0 => \b2[11].merge_i/have_data0\,
      have_data_reg_0(0) => \_trace_valid\(9),
      ready_i_reg_reg_0 => trace8_read,
      ready_i_reg_reg_1 => merge_tree_i_n_4,
      trace8_data(63 downto 0) => trace8_data(63 downto 0),
      trace8_valid => trace8_valid,
      trace_clk => trace_clk
    );
\counter[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^trace14_counter\(0),
      O => \counter[7]_i_2_n_0\
    );
counter_overflow_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sw_reset_mon,
      I1 => mon_resetn,
      O => counter_overflow_i_1_n_0
    );
counter_overflow_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(5),
      I1 => \^trace14_counter\(6),
      I2 => \^trace14_counter\(3),
      I3 => \^trace14_counter\(4),
      I4 => \^trace14_counter\(8),
      I5 => \^trace14_counter\(7),
      O => counter_overflow_i_10_n_0
    );
counter_overflow_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => counter_overflow_i_3_n_0,
      I1 => counter_overflow_i_4_n_0,
      I2 => counter_overflow_i_5_n_0,
      I3 => counter_overflow_i_6_n_0,
      I4 => counter_overflow_i_7_n_0,
      I5 => \^trace14_counter_overflow\,
      O => counter_overflow_i_2_n_0
    );
counter_overflow_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => counter_overflow_i_8_n_0,
      I1 => counter_overflow_i_9_n_0,
      I2 => counter_overflow_i_10_n_0,
      I3 => \^trace14_counter\(2),
      I4 => \^trace14_counter\(1),
      I5 => \^trace14_counter\(0),
      O => counter_overflow_i_3_n_0
    );
counter_overflow_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(35),
      I1 => \^trace14_counter\(36),
      I2 => \^trace14_counter\(33),
      I3 => \^trace14_counter\(34),
      I4 => \^trace14_counter\(38),
      I5 => \^trace14_counter\(37),
      O => counter_overflow_i_4_n_0
    );
counter_overflow_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(41),
      I1 => \^trace14_counter\(42),
      I2 => \^trace14_counter\(39),
      I3 => \^trace14_counter\(40),
      I4 => \^trace14_counter\(44),
      I5 => \^trace14_counter\(43),
      O => counter_overflow_i_5_n_0
    );
counter_overflow_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(23),
      I1 => \^trace14_counter\(24),
      I2 => \^trace14_counter\(21),
      I3 => \^trace14_counter\(22),
      I4 => \^trace14_counter\(26),
      I5 => \^trace14_counter\(25),
      O => counter_overflow_i_6_n_0
    );
counter_overflow_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(29),
      I1 => \^trace14_counter\(30),
      I2 => \^trace14_counter\(27),
      I3 => \^trace14_counter\(28),
      I4 => \^trace14_counter\(32),
      I5 => \^trace14_counter\(31),
      O => counter_overflow_i_7_n_0
    );
counter_overflow_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(11),
      I1 => \^trace14_counter\(12),
      I2 => \^trace14_counter\(9),
      I3 => \^trace14_counter\(10),
      I4 => \^trace14_counter\(14),
      I5 => \^trace14_counter\(13),
      O => counter_overflow_i_8_n_0
    );
counter_overflow_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^trace14_counter\(17),
      I1 => \^trace14_counter\(18),
      I2 => \^trace14_counter\(15),
      I3 => \^trace14_counter\(16),
      I4 => \^trace14_counter\(20),
      I5 => \^trace14_counter\(19),
      O => counter_overflow_i_9_n_0
    );
counter_overflow_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => counter_overflow_i_2_n_0,
      Q => \^trace14_counter_overflow\,
      R => counter_overflow_i_1_n_0
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_15\,
      Q => \^trace14_counter\(0),
      S => counter_overflow_i_1_n_0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_13\,
      Q => \^trace14_counter\(10),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_12\,
      Q => \^trace14_counter\(11),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_11\,
      Q => \^trace14_counter\(12),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_10\,
      Q => \^trace14_counter\(13),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_9\,
      Q => \^trace14_counter\(14),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_8\,
      Q => \^trace14_counter\(15),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[15]_i_1_n_0\,
      CO(6) => \counter_reg[15]_i_1_n_1\,
      CO(5) => \counter_reg[15]_i_1_n_2\,
      CO(4) => \counter_reg[15]_i_1_n_3\,
      CO(3) => \counter_reg[15]_i_1_n_4\,
      CO(2) => \counter_reg[15]_i_1_n_5\,
      CO(1) => \counter_reg[15]_i_1_n_6\,
      CO(0) => \counter_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[15]_i_1_n_8\,
      O(6) => \counter_reg[15]_i_1_n_9\,
      O(5) => \counter_reg[15]_i_1_n_10\,
      O(4) => \counter_reg[15]_i_1_n_11\,
      O(3) => \counter_reg[15]_i_1_n_12\,
      O(2) => \counter_reg[15]_i_1_n_13\,
      O(1) => \counter_reg[15]_i_1_n_14\,
      O(0) => \counter_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^trace14_counter\(15 downto 8)
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_15\,
      Q => \^trace14_counter\(16),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_14\,
      Q => \^trace14_counter\(17),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_13\,
      Q => \^trace14_counter\(18),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_12\,
      Q => \^trace14_counter\(19),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_14\,
      Q => \^trace14_counter\(1),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_11\,
      Q => \^trace14_counter\(20),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_10\,
      Q => \^trace14_counter\(21),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_9\,
      Q => \^trace14_counter\(22),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[23]_i_1_n_8\,
      Q => \^trace14_counter\(23),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[23]_i_1_n_0\,
      CO(6) => \counter_reg[23]_i_1_n_1\,
      CO(5) => \counter_reg[23]_i_1_n_2\,
      CO(4) => \counter_reg[23]_i_1_n_3\,
      CO(3) => \counter_reg[23]_i_1_n_4\,
      CO(2) => \counter_reg[23]_i_1_n_5\,
      CO(1) => \counter_reg[23]_i_1_n_6\,
      CO(0) => \counter_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[23]_i_1_n_8\,
      O(6) => \counter_reg[23]_i_1_n_9\,
      O(5) => \counter_reg[23]_i_1_n_10\,
      O(4) => \counter_reg[23]_i_1_n_11\,
      O(3) => \counter_reg[23]_i_1_n_12\,
      O(2) => \counter_reg[23]_i_1_n_13\,
      O(1) => \counter_reg[23]_i_1_n_14\,
      O(0) => \counter_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^trace14_counter\(23 downto 16)
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_15\,
      Q => \^trace14_counter\(24),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_14\,
      Q => \^trace14_counter\(25),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_13\,
      Q => \^trace14_counter\(26),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_12\,
      Q => \^trace14_counter\(27),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_11\,
      Q => \^trace14_counter\(28),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_10\,
      Q => \^trace14_counter\(29),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_13\,
      Q => \^trace14_counter\(2),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_9\,
      Q => \^trace14_counter\(30),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[31]_i_1_n_8\,
      Q => \^trace14_counter\(31),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[31]_i_1_n_0\,
      CO(6) => \counter_reg[31]_i_1_n_1\,
      CO(5) => \counter_reg[31]_i_1_n_2\,
      CO(4) => \counter_reg[31]_i_1_n_3\,
      CO(3) => \counter_reg[31]_i_1_n_4\,
      CO(2) => \counter_reg[31]_i_1_n_5\,
      CO(1) => \counter_reg[31]_i_1_n_6\,
      CO(0) => \counter_reg[31]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[31]_i_1_n_8\,
      O(6) => \counter_reg[31]_i_1_n_9\,
      O(5) => \counter_reg[31]_i_1_n_10\,
      O(4) => \counter_reg[31]_i_1_n_11\,
      O(3) => \counter_reg[31]_i_1_n_12\,
      O(2) => \counter_reg[31]_i_1_n_13\,
      O(1) => \counter_reg[31]_i_1_n_14\,
      O(0) => \counter_reg[31]_i_1_n_15\,
      S(7 downto 0) => \^trace14_counter\(31 downto 24)
    );
\counter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_15\,
      Q => \^trace14_counter\(32),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_14\,
      Q => \^trace14_counter\(33),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_13\,
      Q => \^trace14_counter\(34),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_12\,
      Q => \^trace14_counter\(35),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_11\,
      Q => \^trace14_counter\(36),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_10\,
      Q => \^trace14_counter\(37),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_9\,
      Q => \^trace14_counter\(38),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[39]_i_1_n_8\,
      Q => \^trace14_counter\(39),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[31]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_reg[39]_i_1_n_0\,
      CO(6) => \counter_reg[39]_i_1_n_1\,
      CO(5) => \counter_reg[39]_i_1_n_2\,
      CO(4) => \counter_reg[39]_i_1_n_3\,
      CO(3) => \counter_reg[39]_i_1_n_4\,
      CO(2) => \counter_reg[39]_i_1_n_5\,
      CO(1) => \counter_reg[39]_i_1_n_6\,
      CO(0) => \counter_reg[39]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_reg[39]_i_1_n_8\,
      O(6) => \counter_reg[39]_i_1_n_9\,
      O(5) => \counter_reg[39]_i_1_n_10\,
      O(4) => \counter_reg[39]_i_1_n_11\,
      O(3) => \counter_reg[39]_i_1_n_12\,
      O(2) => \counter_reg[39]_i_1_n_13\,
      O(1) => \counter_reg[39]_i_1_n_14\,
      O(0) => \counter_reg[39]_i_1_n_15\,
      S(7 downto 0) => \^trace14_counter\(39 downto 32)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_12\,
      Q => \^trace14_counter\(3),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[44]_i_1_n_15\,
      Q => \^trace14_counter\(40),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[44]_i_1_n_14\,
      Q => \^trace14_counter\(41),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[44]_i_1_n_13\,
      Q => \^trace14_counter\(42),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[44]_i_1_n_12\,
      Q => \^trace14_counter\(43),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[44]_i_1_n_11\,
      Q => \^trace14_counter\(44),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[44]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_reg[39]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter_reg[44]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter_reg[44]_i_1_n_4\,
      CO(2) => \counter_reg[44]_i_1_n_5\,
      CO(1) => \counter_reg[44]_i_1_n_6\,
      CO(0) => \counter_reg[44]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_counter_reg[44]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \counter_reg[44]_i_1_n_11\,
      O(3) => \counter_reg[44]_i_1_n_12\,
      O(2) => \counter_reg[44]_i_1_n_13\,
      O(1) => \counter_reg[44]_i_1_n_14\,
      O(0) => \counter_reg[44]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => \^trace14_counter\(44 downto 40)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_11\,
      Q => \^trace14_counter\(4),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_10\,
      Q => \^trace14_counter\(5),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_9\,
      Q => \^trace14_counter\(6),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[7]_i_1_n_8\,
      Q => \^trace14_counter\(7),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \counter_reg[7]_i_1_n_0\,
      CO(6) => \counter_reg[7]_i_1_n_1\,
      CO(5) => \counter_reg[7]_i_1_n_2\,
      CO(4) => \counter_reg[7]_i_1_n_3\,
      CO(3) => \counter_reg[7]_i_1_n_4\,
      CO(2) => \counter_reg[7]_i_1_n_5\,
      CO(1) => \counter_reg[7]_i_1_n_6\,
      CO(0) => \counter_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \counter_reg[7]_i_1_n_8\,
      O(6) => \counter_reg[7]_i_1_n_9\,
      O(5) => \counter_reg[7]_i_1_n_10\,
      O(4) => \counter_reg[7]_i_1_n_11\,
      O(3) => \counter_reg[7]_i_1_n_12\,
      O(2) => \counter_reg[7]_i_1_n_13\,
      O(1) => \counter_reg[7]_i_1_n_14\,
      O(0) => \counter_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^trace14_counter\(7 downto 1),
      S(0) => \counter[7]_i_2_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_15\,
      Q => \^trace14_counter\(8),
      R => counter_overflow_i_1_n_0
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \counter_reg[15]_i_1_n_14\,
      Q => \^trace14_counter\(9),
      R => counter_overflow_i_1_n_0
    );
ctr_src_send_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ctr_src_rcv,
      I1 => mon_resetn,
      O => ctr_src_send_i_1_n_0
    );
ctr_src_send_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => ctr_src_send_i_1_n_0,
      Q => ctr_src_send,
      R => '0'
    );
merge_tree_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_merge_tree
     port map (
      D(63) => \b1[14].ss_i_n_2\,
      D(62) => \b1[14].ss_i_n_3\,
      D(61) => \b1[14].ss_i_n_4\,
      D(60) => \b1[14].ss_i_n_5\,
      D(59) => \b1[14].ss_i_n_6\,
      D(58) => \b1[14].ss_i_n_7\,
      D(57) => \b1[14].ss_i_n_8\,
      D(56) => \b1[14].ss_i_n_9\,
      D(55) => \b1[14].ss_i_n_10\,
      D(54) => \b1[14].ss_i_n_11\,
      D(53) => \b1[14].ss_i_n_12\,
      D(52) => \b1[14].ss_i_n_13\,
      D(51) => \b1[14].ss_i_n_14\,
      D(50) => \b1[14].ss_i_n_15\,
      D(49) => \b1[14].ss_i_n_16\,
      D(48) => \b1[14].ss_i_n_17\,
      D(47) => \b1[14].ss_i_n_18\,
      D(46) => \b1[14].ss_i_n_19\,
      D(45) => \b1[14].ss_i_n_20\,
      D(44) => \b1[14].ss_i_n_21\,
      D(43) => \b1[14].ss_i_n_22\,
      D(42) => \b1[14].ss_i_n_23\,
      D(41) => \b1[14].ss_i_n_24\,
      D(40) => \b1[14].ss_i_n_25\,
      D(39) => \b1[14].ss_i_n_26\,
      D(38) => \b1[14].ss_i_n_27\,
      D(37) => \b1[14].ss_i_n_28\,
      D(36) => \b1[14].ss_i_n_29\,
      D(35) => \b1[14].ss_i_n_30\,
      D(34) => \b1[14].ss_i_n_31\,
      D(33) => \b1[14].ss_i_n_32\,
      D(32) => \b1[14].ss_i_n_33\,
      D(31) => \b1[14].ss_i_n_34\,
      D(30) => \b1[14].ss_i_n_35\,
      D(29) => \b1[14].ss_i_n_36\,
      D(28) => \b1[14].ss_i_n_37\,
      D(27) => \b1[14].ss_i_n_38\,
      D(26) => \b1[14].ss_i_n_39\,
      D(25) => \b1[14].ss_i_n_40\,
      D(24) => \b1[14].ss_i_n_41\,
      D(23) => \b1[14].ss_i_n_42\,
      D(22) => \b1[14].ss_i_n_43\,
      D(21) => \b1[14].ss_i_n_44\,
      D(20) => \b1[14].ss_i_n_45\,
      D(19) => \b1[14].ss_i_n_46\,
      D(18) => \b1[14].ss_i_n_47\,
      D(17) => \b1[14].ss_i_n_48\,
      D(16) => \b1[14].ss_i_n_49\,
      D(15) => \b1[14].ss_i_n_50\,
      D(14) => \b1[14].ss_i_n_51\,
      D(13) => \b1[14].ss_i_n_52\,
      D(12) => \b1[14].ss_i_n_53\,
      D(11) => \b1[14].ss_i_n_54\,
      D(10) => \b1[14].ss_i_n_55\,
      D(9) => \b1[14].ss_i_n_56\,
      D(8) => \b1[14].ss_i_n_57\,
      D(7) => \b1[14].ss_i_n_58\,
      D(6) => \b1[14].ss_i_n_59\,
      D(5) => \b1[14].ss_i_n_60\,
      D(4) => \b1[14].ss_i_n_61\,
      D(3) => \b1[14].ss_i_n_62\,
      D(2) => \b1[14].ss_i_n_63\,
      D(1) => \b1[14].ss_i_n_64\,
      D(0) => \b1[14].ss_i_n_65\,
      E(0) => \b2[14].merge_i/data_i\,
      \_trace_valid\(15 downto 0) => \_trace_valid\(15 downto 0),
      \data_i_reg[0]\ => \b1[1].ss_i_n_2\,
      \data_i_reg[0]_0\(0) => \b2[13].merge_i/data_i\,
      \data_i_reg[0]_1\(0) => \b2[12].merge_i/data_i\,
      \data_i_reg[0]_2\(0) => \b2[11].merge_i/data_i\,
      \data_i_reg[0]_3\(0) => \b2[10].merge_i/data_i\,
      \data_i_reg[0]_4\(0) => \b2[9].merge_i/data_i\,
      \data_i_reg[0]_5\(0) => \b2[8].merge_i/data_i\,
      \data_i_reg[63]\(63) => \b1[12].ss_i_n_2\,
      \data_i_reg[63]\(62) => \b1[12].ss_i_n_3\,
      \data_i_reg[63]\(61) => \b1[12].ss_i_n_4\,
      \data_i_reg[63]\(60) => \b1[12].ss_i_n_5\,
      \data_i_reg[63]\(59) => \b1[12].ss_i_n_6\,
      \data_i_reg[63]\(58) => \b1[12].ss_i_n_7\,
      \data_i_reg[63]\(57) => \b1[12].ss_i_n_8\,
      \data_i_reg[63]\(56) => \b1[12].ss_i_n_9\,
      \data_i_reg[63]\(55) => \b1[12].ss_i_n_10\,
      \data_i_reg[63]\(54) => \b1[12].ss_i_n_11\,
      \data_i_reg[63]\(53) => \b1[12].ss_i_n_12\,
      \data_i_reg[63]\(52) => \b1[12].ss_i_n_13\,
      \data_i_reg[63]\(51) => \b1[12].ss_i_n_14\,
      \data_i_reg[63]\(50) => \b1[12].ss_i_n_15\,
      \data_i_reg[63]\(49) => \b1[12].ss_i_n_16\,
      \data_i_reg[63]\(48) => \b1[12].ss_i_n_17\,
      \data_i_reg[63]\(47) => \b1[12].ss_i_n_18\,
      \data_i_reg[63]\(46) => \b1[12].ss_i_n_19\,
      \data_i_reg[63]\(45) => \b1[12].ss_i_n_20\,
      \data_i_reg[63]\(44) => \b1[12].ss_i_n_21\,
      \data_i_reg[63]\(43) => \b1[12].ss_i_n_22\,
      \data_i_reg[63]\(42) => \b1[12].ss_i_n_23\,
      \data_i_reg[63]\(41) => \b1[12].ss_i_n_24\,
      \data_i_reg[63]\(40) => \b1[12].ss_i_n_25\,
      \data_i_reg[63]\(39) => \b1[12].ss_i_n_26\,
      \data_i_reg[63]\(38) => \b1[12].ss_i_n_27\,
      \data_i_reg[63]\(37) => \b1[12].ss_i_n_28\,
      \data_i_reg[63]\(36) => \b1[12].ss_i_n_29\,
      \data_i_reg[63]\(35) => \b1[12].ss_i_n_30\,
      \data_i_reg[63]\(34) => \b1[12].ss_i_n_31\,
      \data_i_reg[63]\(33) => \b1[12].ss_i_n_32\,
      \data_i_reg[63]\(32) => \b1[12].ss_i_n_33\,
      \data_i_reg[63]\(31) => \b1[12].ss_i_n_34\,
      \data_i_reg[63]\(30) => \b1[12].ss_i_n_35\,
      \data_i_reg[63]\(29) => \b1[12].ss_i_n_36\,
      \data_i_reg[63]\(28) => \b1[12].ss_i_n_37\,
      \data_i_reg[63]\(27) => \b1[12].ss_i_n_38\,
      \data_i_reg[63]\(26) => \b1[12].ss_i_n_39\,
      \data_i_reg[63]\(25) => \b1[12].ss_i_n_40\,
      \data_i_reg[63]\(24) => \b1[12].ss_i_n_41\,
      \data_i_reg[63]\(23) => \b1[12].ss_i_n_42\,
      \data_i_reg[63]\(22) => \b1[12].ss_i_n_43\,
      \data_i_reg[63]\(21) => \b1[12].ss_i_n_44\,
      \data_i_reg[63]\(20) => \b1[12].ss_i_n_45\,
      \data_i_reg[63]\(19) => \b1[12].ss_i_n_46\,
      \data_i_reg[63]\(18) => \b1[12].ss_i_n_47\,
      \data_i_reg[63]\(17) => \b1[12].ss_i_n_48\,
      \data_i_reg[63]\(16) => \b1[12].ss_i_n_49\,
      \data_i_reg[63]\(15) => \b1[12].ss_i_n_50\,
      \data_i_reg[63]\(14) => \b1[12].ss_i_n_51\,
      \data_i_reg[63]\(13) => \b1[12].ss_i_n_52\,
      \data_i_reg[63]\(12) => \b1[12].ss_i_n_53\,
      \data_i_reg[63]\(11) => \b1[12].ss_i_n_54\,
      \data_i_reg[63]\(10) => \b1[12].ss_i_n_55\,
      \data_i_reg[63]\(9) => \b1[12].ss_i_n_56\,
      \data_i_reg[63]\(8) => \b1[12].ss_i_n_57\,
      \data_i_reg[63]\(7) => \b1[12].ss_i_n_58\,
      \data_i_reg[63]\(6) => \b1[12].ss_i_n_59\,
      \data_i_reg[63]\(5) => \b1[12].ss_i_n_60\,
      \data_i_reg[63]\(4) => \b1[12].ss_i_n_61\,
      \data_i_reg[63]\(3) => \b1[12].ss_i_n_62\,
      \data_i_reg[63]\(2) => \b1[12].ss_i_n_63\,
      \data_i_reg[63]\(1) => \b1[12].ss_i_n_64\,
      \data_i_reg[63]\(0) => \b1[12].ss_i_n_65\,
      \data_i_reg[63]_0\(63) => \b1[10].ss_i_n_2\,
      \data_i_reg[63]_0\(62) => \b1[10].ss_i_n_3\,
      \data_i_reg[63]_0\(61) => \b1[10].ss_i_n_4\,
      \data_i_reg[63]_0\(60) => \b1[10].ss_i_n_5\,
      \data_i_reg[63]_0\(59) => \b1[10].ss_i_n_6\,
      \data_i_reg[63]_0\(58) => \b1[10].ss_i_n_7\,
      \data_i_reg[63]_0\(57) => \b1[10].ss_i_n_8\,
      \data_i_reg[63]_0\(56) => \b1[10].ss_i_n_9\,
      \data_i_reg[63]_0\(55) => \b1[10].ss_i_n_10\,
      \data_i_reg[63]_0\(54) => \b1[10].ss_i_n_11\,
      \data_i_reg[63]_0\(53) => \b1[10].ss_i_n_12\,
      \data_i_reg[63]_0\(52) => \b1[10].ss_i_n_13\,
      \data_i_reg[63]_0\(51) => \b1[10].ss_i_n_14\,
      \data_i_reg[63]_0\(50) => \b1[10].ss_i_n_15\,
      \data_i_reg[63]_0\(49) => \b1[10].ss_i_n_16\,
      \data_i_reg[63]_0\(48) => \b1[10].ss_i_n_17\,
      \data_i_reg[63]_0\(47) => \b1[10].ss_i_n_18\,
      \data_i_reg[63]_0\(46) => \b1[10].ss_i_n_19\,
      \data_i_reg[63]_0\(45) => \b1[10].ss_i_n_20\,
      \data_i_reg[63]_0\(44) => \b1[10].ss_i_n_21\,
      \data_i_reg[63]_0\(43) => \b1[10].ss_i_n_22\,
      \data_i_reg[63]_0\(42) => \b1[10].ss_i_n_23\,
      \data_i_reg[63]_0\(41) => \b1[10].ss_i_n_24\,
      \data_i_reg[63]_0\(40) => \b1[10].ss_i_n_25\,
      \data_i_reg[63]_0\(39) => \b1[10].ss_i_n_26\,
      \data_i_reg[63]_0\(38) => \b1[10].ss_i_n_27\,
      \data_i_reg[63]_0\(37) => \b1[10].ss_i_n_28\,
      \data_i_reg[63]_0\(36) => \b1[10].ss_i_n_29\,
      \data_i_reg[63]_0\(35) => \b1[10].ss_i_n_30\,
      \data_i_reg[63]_0\(34) => \b1[10].ss_i_n_31\,
      \data_i_reg[63]_0\(33) => \b1[10].ss_i_n_32\,
      \data_i_reg[63]_0\(32) => \b1[10].ss_i_n_33\,
      \data_i_reg[63]_0\(31) => \b1[10].ss_i_n_34\,
      \data_i_reg[63]_0\(30) => \b1[10].ss_i_n_35\,
      \data_i_reg[63]_0\(29) => \b1[10].ss_i_n_36\,
      \data_i_reg[63]_0\(28) => \b1[10].ss_i_n_37\,
      \data_i_reg[63]_0\(27) => \b1[10].ss_i_n_38\,
      \data_i_reg[63]_0\(26) => \b1[10].ss_i_n_39\,
      \data_i_reg[63]_0\(25) => \b1[10].ss_i_n_40\,
      \data_i_reg[63]_0\(24) => \b1[10].ss_i_n_41\,
      \data_i_reg[63]_0\(23) => \b1[10].ss_i_n_42\,
      \data_i_reg[63]_0\(22) => \b1[10].ss_i_n_43\,
      \data_i_reg[63]_0\(21) => \b1[10].ss_i_n_44\,
      \data_i_reg[63]_0\(20) => \b1[10].ss_i_n_45\,
      \data_i_reg[63]_0\(19) => \b1[10].ss_i_n_46\,
      \data_i_reg[63]_0\(18) => \b1[10].ss_i_n_47\,
      \data_i_reg[63]_0\(17) => \b1[10].ss_i_n_48\,
      \data_i_reg[63]_0\(16) => \b1[10].ss_i_n_49\,
      \data_i_reg[63]_0\(15) => \b1[10].ss_i_n_50\,
      \data_i_reg[63]_0\(14) => \b1[10].ss_i_n_51\,
      \data_i_reg[63]_0\(13) => \b1[10].ss_i_n_52\,
      \data_i_reg[63]_0\(12) => \b1[10].ss_i_n_53\,
      \data_i_reg[63]_0\(11) => \b1[10].ss_i_n_54\,
      \data_i_reg[63]_0\(10) => \b1[10].ss_i_n_55\,
      \data_i_reg[63]_0\(9) => \b1[10].ss_i_n_56\,
      \data_i_reg[63]_0\(8) => \b1[10].ss_i_n_57\,
      \data_i_reg[63]_0\(7) => \b1[10].ss_i_n_58\,
      \data_i_reg[63]_0\(6) => \b1[10].ss_i_n_59\,
      \data_i_reg[63]_0\(5) => \b1[10].ss_i_n_60\,
      \data_i_reg[63]_0\(4) => \b1[10].ss_i_n_61\,
      \data_i_reg[63]_0\(3) => \b1[10].ss_i_n_62\,
      \data_i_reg[63]_0\(2) => \b1[10].ss_i_n_63\,
      \data_i_reg[63]_0\(1) => \b1[10].ss_i_n_64\,
      \data_i_reg[63]_0\(0) => \b1[10].ss_i_n_65\,
      \data_i_reg[63]_1\(63) => \b1[8].ss_i_n_2\,
      \data_i_reg[63]_1\(62) => \b1[8].ss_i_n_3\,
      \data_i_reg[63]_1\(61) => \b1[8].ss_i_n_4\,
      \data_i_reg[63]_1\(60) => \b1[8].ss_i_n_5\,
      \data_i_reg[63]_1\(59) => \b1[8].ss_i_n_6\,
      \data_i_reg[63]_1\(58) => \b1[8].ss_i_n_7\,
      \data_i_reg[63]_1\(57) => \b1[8].ss_i_n_8\,
      \data_i_reg[63]_1\(56) => \b1[8].ss_i_n_9\,
      \data_i_reg[63]_1\(55) => \b1[8].ss_i_n_10\,
      \data_i_reg[63]_1\(54) => \b1[8].ss_i_n_11\,
      \data_i_reg[63]_1\(53) => \b1[8].ss_i_n_12\,
      \data_i_reg[63]_1\(52) => \b1[8].ss_i_n_13\,
      \data_i_reg[63]_1\(51) => \b1[8].ss_i_n_14\,
      \data_i_reg[63]_1\(50) => \b1[8].ss_i_n_15\,
      \data_i_reg[63]_1\(49) => \b1[8].ss_i_n_16\,
      \data_i_reg[63]_1\(48) => \b1[8].ss_i_n_17\,
      \data_i_reg[63]_1\(47) => \b1[8].ss_i_n_18\,
      \data_i_reg[63]_1\(46) => \b1[8].ss_i_n_19\,
      \data_i_reg[63]_1\(45) => \b1[8].ss_i_n_20\,
      \data_i_reg[63]_1\(44) => \b1[8].ss_i_n_21\,
      \data_i_reg[63]_1\(43) => \b1[8].ss_i_n_22\,
      \data_i_reg[63]_1\(42) => \b1[8].ss_i_n_23\,
      \data_i_reg[63]_1\(41) => \b1[8].ss_i_n_24\,
      \data_i_reg[63]_1\(40) => \b1[8].ss_i_n_25\,
      \data_i_reg[63]_1\(39) => \b1[8].ss_i_n_26\,
      \data_i_reg[63]_1\(38) => \b1[8].ss_i_n_27\,
      \data_i_reg[63]_1\(37) => \b1[8].ss_i_n_28\,
      \data_i_reg[63]_1\(36) => \b1[8].ss_i_n_29\,
      \data_i_reg[63]_1\(35) => \b1[8].ss_i_n_30\,
      \data_i_reg[63]_1\(34) => \b1[8].ss_i_n_31\,
      \data_i_reg[63]_1\(33) => \b1[8].ss_i_n_32\,
      \data_i_reg[63]_1\(32) => \b1[8].ss_i_n_33\,
      \data_i_reg[63]_1\(31) => \b1[8].ss_i_n_34\,
      \data_i_reg[63]_1\(30) => \b1[8].ss_i_n_35\,
      \data_i_reg[63]_1\(29) => \b1[8].ss_i_n_36\,
      \data_i_reg[63]_1\(28) => \b1[8].ss_i_n_37\,
      \data_i_reg[63]_1\(27) => \b1[8].ss_i_n_38\,
      \data_i_reg[63]_1\(26) => \b1[8].ss_i_n_39\,
      \data_i_reg[63]_1\(25) => \b1[8].ss_i_n_40\,
      \data_i_reg[63]_1\(24) => \b1[8].ss_i_n_41\,
      \data_i_reg[63]_1\(23) => \b1[8].ss_i_n_42\,
      \data_i_reg[63]_1\(22) => \b1[8].ss_i_n_43\,
      \data_i_reg[63]_1\(21) => \b1[8].ss_i_n_44\,
      \data_i_reg[63]_1\(20) => \b1[8].ss_i_n_45\,
      \data_i_reg[63]_1\(19) => \b1[8].ss_i_n_46\,
      \data_i_reg[63]_1\(18) => \b1[8].ss_i_n_47\,
      \data_i_reg[63]_1\(17) => \b1[8].ss_i_n_48\,
      \data_i_reg[63]_1\(16) => \b1[8].ss_i_n_49\,
      \data_i_reg[63]_1\(15) => \b1[8].ss_i_n_50\,
      \data_i_reg[63]_1\(14) => \b1[8].ss_i_n_51\,
      \data_i_reg[63]_1\(13) => \b1[8].ss_i_n_52\,
      \data_i_reg[63]_1\(12) => \b1[8].ss_i_n_53\,
      \data_i_reg[63]_1\(11) => \b1[8].ss_i_n_54\,
      \data_i_reg[63]_1\(10) => \b1[8].ss_i_n_55\,
      \data_i_reg[63]_1\(9) => \b1[8].ss_i_n_56\,
      \data_i_reg[63]_1\(8) => \b1[8].ss_i_n_57\,
      \data_i_reg[63]_1\(7) => \b1[8].ss_i_n_58\,
      \data_i_reg[63]_1\(6) => \b1[8].ss_i_n_59\,
      \data_i_reg[63]_1\(5) => \b1[8].ss_i_n_60\,
      \data_i_reg[63]_1\(4) => \b1[8].ss_i_n_61\,
      \data_i_reg[63]_1\(3) => \b1[8].ss_i_n_62\,
      \data_i_reg[63]_1\(2) => \b1[8].ss_i_n_63\,
      \data_i_reg[63]_1\(1) => \b1[8].ss_i_n_64\,
      \data_i_reg[63]_1\(0) => \b1[8].ss_i_n_65\,
      \data_i_reg[63]_2\(63) => \b1[6].ss_i_n_2\,
      \data_i_reg[63]_2\(62) => \b1[6].ss_i_n_3\,
      \data_i_reg[63]_2\(61) => \b1[6].ss_i_n_4\,
      \data_i_reg[63]_2\(60) => \b1[6].ss_i_n_5\,
      \data_i_reg[63]_2\(59) => \b1[6].ss_i_n_6\,
      \data_i_reg[63]_2\(58) => \b1[6].ss_i_n_7\,
      \data_i_reg[63]_2\(57) => \b1[6].ss_i_n_8\,
      \data_i_reg[63]_2\(56) => \b1[6].ss_i_n_9\,
      \data_i_reg[63]_2\(55) => \b1[6].ss_i_n_10\,
      \data_i_reg[63]_2\(54) => \b1[6].ss_i_n_11\,
      \data_i_reg[63]_2\(53) => \b1[6].ss_i_n_12\,
      \data_i_reg[63]_2\(52) => \b1[6].ss_i_n_13\,
      \data_i_reg[63]_2\(51) => \b1[6].ss_i_n_14\,
      \data_i_reg[63]_2\(50) => \b1[6].ss_i_n_15\,
      \data_i_reg[63]_2\(49) => \b1[6].ss_i_n_16\,
      \data_i_reg[63]_2\(48) => \b1[6].ss_i_n_17\,
      \data_i_reg[63]_2\(47) => \b1[6].ss_i_n_18\,
      \data_i_reg[63]_2\(46) => \b1[6].ss_i_n_19\,
      \data_i_reg[63]_2\(45) => \b1[6].ss_i_n_20\,
      \data_i_reg[63]_2\(44) => \b1[6].ss_i_n_21\,
      \data_i_reg[63]_2\(43) => \b1[6].ss_i_n_22\,
      \data_i_reg[63]_2\(42) => \b1[6].ss_i_n_23\,
      \data_i_reg[63]_2\(41) => \b1[6].ss_i_n_24\,
      \data_i_reg[63]_2\(40) => \b1[6].ss_i_n_25\,
      \data_i_reg[63]_2\(39) => \b1[6].ss_i_n_26\,
      \data_i_reg[63]_2\(38) => \b1[6].ss_i_n_27\,
      \data_i_reg[63]_2\(37) => \b1[6].ss_i_n_28\,
      \data_i_reg[63]_2\(36) => \b1[6].ss_i_n_29\,
      \data_i_reg[63]_2\(35) => \b1[6].ss_i_n_30\,
      \data_i_reg[63]_2\(34) => \b1[6].ss_i_n_31\,
      \data_i_reg[63]_2\(33) => \b1[6].ss_i_n_32\,
      \data_i_reg[63]_2\(32) => \b1[6].ss_i_n_33\,
      \data_i_reg[63]_2\(31) => \b1[6].ss_i_n_34\,
      \data_i_reg[63]_2\(30) => \b1[6].ss_i_n_35\,
      \data_i_reg[63]_2\(29) => \b1[6].ss_i_n_36\,
      \data_i_reg[63]_2\(28) => \b1[6].ss_i_n_37\,
      \data_i_reg[63]_2\(27) => \b1[6].ss_i_n_38\,
      \data_i_reg[63]_2\(26) => \b1[6].ss_i_n_39\,
      \data_i_reg[63]_2\(25) => \b1[6].ss_i_n_40\,
      \data_i_reg[63]_2\(24) => \b1[6].ss_i_n_41\,
      \data_i_reg[63]_2\(23) => \b1[6].ss_i_n_42\,
      \data_i_reg[63]_2\(22) => \b1[6].ss_i_n_43\,
      \data_i_reg[63]_2\(21) => \b1[6].ss_i_n_44\,
      \data_i_reg[63]_2\(20) => \b1[6].ss_i_n_45\,
      \data_i_reg[63]_2\(19) => \b1[6].ss_i_n_46\,
      \data_i_reg[63]_2\(18) => \b1[6].ss_i_n_47\,
      \data_i_reg[63]_2\(17) => \b1[6].ss_i_n_48\,
      \data_i_reg[63]_2\(16) => \b1[6].ss_i_n_49\,
      \data_i_reg[63]_2\(15) => \b1[6].ss_i_n_50\,
      \data_i_reg[63]_2\(14) => \b1[6].ss_i_n_51\,
      \data_i_reg[63]_2\(13) => \b1[6].ss_i_n_52\,
      \data_i_reg[63]_2\(12) => \b1[6].ss_i_n_53\,
      \data_i_reg[63]_2\(11) => \b1[6].ss_i_n_54\,
      \data_i_reg[63]_2\(10) => \b1[6].ss_i_n_55\,
      \data_i_reg[63]_2\(9) => \b1[6].ss_i_n_56\,
      \data_i_reg[63]_2\(8) => \b1[6].ss_i_n_57\,
      \data_i_reg[63]_2\(7) => \b1[6].ss_i_n_58\,
      \data_i_reg[63]_2\(6) => \b1[6].ss_i_n_59\,
      \data_i_reg[63]_2\(5) => \b1[6].ss_i_n_60\,
      \data_i_reg[63]_2\(4) => \b1[6].ss_i_n_61\,
      \data_i_reg[63]_2\(3) => \b1[6].ss_i_n_62\,
      \data_i_reg[63]_2\(2) => \b1[6].ss_i_n_63\,
      \data_i_reg[63]_2\(1) => \b1[6].ss_i_n_64\,
      \data_i_reg[63]_2\(0) => \b1[6].ss_i_n_65\,
      \data_i_reg[63]_3\(63) => \b1[4].ss_i_n_2\,
      \data_i_reg[63]_3\(62) => \b1[4].ss_i_n_3\,
      \data_i_reg[63]_3\(61) => \b1[4].ss_i_n_4\,
      \data_i_reg[63]_3\(60) => \b1[4].ss_i_n_5\,
      \data_i_reg[63]_3\(59) => \b1[4].ss_i_n_6\,
      \data_i_reg[63]_3\(58) => \b1[4].ss_i_n_7\,
      \data_i_reg[63]_3\(57) => \b1[4].ss_i_n_8\,
      \data_i_reg[63]_3\(56) => \b1[4].ss_i_n_9\,
      \data_i_reg[63]_3\(55) => \b1[4].ss_i_n_10\,
      \data_i_reg[63]_3\(54) => \b1[4].ss_i_n_11\,
      \data_i_reg[63]_3\(53) => \b1[4].ss_i_n_12\,
      \data_i_reg[63]_3\(52) => \b1[4].ss_i_n_13\,
      \data_i_reg[63]_3\(51) => \b1[4].ss_i_n_14\,
      \data_i_reg[63]_3\(50) => \b1[4].ss_i_n_15\,
      \data_i_reg[63]_3\(49) => \b1[4].ss_i_n_16\,
      \data_i_reg[63]_3\(48) => \b1[4].ss_i_n_17\,
      \data_i_reg[63]_3\(47) => \b1[4].ss_i_n_18\,
      \data_i_reg[63]_3\(46) => \b1[4].ss_i_n_19\,
      \data_i_reg[63]_3\(45) => \b1[4].ss_i_n_20\,
      \data_i_reg[63]_3\(44) => \b1[4].ss_i_n_21\,
      \data_i_reg[63]_3\(43) => \b1[4].ss_i_n_22\,
      \data_i_reg[63]_3\(42) => \b1[4].ss_i_n_23\,
      \data_i_reg[63]_3\(41) => \b1[4].ss_i_n_24\,
      \data_i_reg[63]_3\(40) => \b1[4].ss_i_n_25\,
      \data_i_reg[63]_3\(39) => \b1[4].ss_i_n_26\,
      \data_i_reg[63]_3\(38) => \b1[4].ss_i_n_27\,
      \data_i_reg[63]_3\(37) => \b1[4].ss_i_n_28\,
      \data_i_reg[63]_3\(36) => \b1[4].ss_i_n_29\,
      \data_i_reg[63]_3\(35) => \b1[4].ss_i_n_30\,
      \data_i_reg[63]_3\(34) => \b1[4].ss_i_n_31\,
      \data_i_reg[63]_3\(33) => \b1[4].ss_i_n_32\,
      \data_i_reg[63]_3\(32) => \b1[4].ss_i_n_33\,
      \data_i_reg[63]_3\(31) => \b1[4].ss_i_n_34\,
      \data_i_reg[63]_3\(30) => \b1[4].ss_i_n_35\,
      \data_i_reg[63]_3\(29) => \b1[4].ss_i_n_36\,
      \data_i_reg[63]_3\(28) => \b1[4].ss_i_n_37\,
      \data_i_reg[63]_3\(27) => \b1[4].ss_i_n_38\,
      \data_i_reg[63]_3\(26) => \b1[4].ss_i_n_39\,
      \data_i_reg[63]_3\(25) => \b1[4].ss_i_n_40\,
      \data_i_reg[63]_3\(24) => \b1[4].ss_i_n_41\,
      \data_i_reg[63]_3\(23) => \b1[4].ss_i_n_42\,
      \data_i_reg[63]_3\(22) => \b1[4].ss_i_n_43\,
      \data_i_reg[63]_3\(21) => \b1[4].ss_i_n_44\,
      \data_i_reg[63]_3\(20) => \b1[4].ss_i_n_45\,
      \data_i_reg[63]_3\(19) => \b1[4].ss_i_n_46\,
      \data_i_reg[63]_3\(18) => \b1[4].ss_i_n_47\,
      \data_i_reg[63]_3\(17) => \b1[4].ss_i_n_48\,
      \data_i_reg[63]_3\(16) => \b1[4].ss_i_n_49\,
      \data_i_reg[63]_3\(15) => \b1[4].ss_i_n_50\,
      \data_i_reg[63]_3\(14) => \b1[4].ss_i_n_51\,
      \data_i_reg[63]_3\(13) => \b1[4].ss_i_n_52\,
      \data_i_reg[63]_3\(12) => \b1[4].ss_i_n_53\,
      \data_i_reg[63]_3\(11) => \b1[4].ss_i_n_54\,
      \data_i_reg[63]_3\(10) => \b1[4].ss_i_n_55\,
      \data_i_reg[63]_3\(9) => \b1[4].ss_i_n_56\,
      \data_i_reg[63]_3\(8) => \b1[4].ss_i_n_57\,
      \data_i_reg[63]_3\(7) => \b1[4].ss_i_n_58\,
      \data_i_reg[63]_3\(6) => \b1[4].ss_i_n_59\,
      \data_i_reg[63]_3\(5) => \b1[4].ss_i_n_60\,
      \data_i_reg[63]_3\(4) => \b1[4].ss_i_n_61\,
      \data_i_reg[63]_3\(3) => \b1[4].ss_i_n_62\,
      \data_i_reg[63]_3\(2) => \b1[4].ss_i_n_63\,
      \data_i_reg[63]_3\(1) => \b1[4].ss_i_n_64\,
      \data_i_reg[63]_3\(0) => \b1[4].ss_i_n_65\,
      \data_i_reg[63]_4\(63) => \b1[2].ss_i_n_2\,
      \data_i_reg[63]_4\(62) => \b1[2].ss_i_n_3\,
      \data_i_reg[63]_4\(61) => \b1[2].ss_i_n_4\,
      \data_i_reg[63]_4\(60) => \b1[2].ss_i_n_5\,
      \data_i_reg[63]_4\(59) => \b1[2].ss_i_n_6\,
      \data_i_reg[63]_4\(58) => \b1[2].ss_i_n_7\,
      \data_i_reg[63]_4\(57) => \b1[2].ss_i_n_8\,
      \data_i_reg[63]_4\(56) => \b1[2].ss_i_n_9\,
      \data_i_reg[63]_4\(55) => \b1[2].ss_i_n_10\,
      \data_i_reg[63]_4\(54) => \b1[2].ss_i_n_11\,
      \data_i_reg[63]_4\(53) => \b1[2].ss_i_n_12\,
      \data_i_reg[63]_4\(52) => \b1[2].ss_i_n_13\,
      \data_i_reg[63]_4\(51) => \b1[2].ss_i_n_14\,
      \data_i_reg[63]_4\(50) => \b1[2].ss_i_n_15\,
      \data_i_reg[63]_4\(49) => \b1[2].ss_i_n_16\,
      \data_i_reg[63]_4\(48) => \b1[2].ss_i_n_17\,
      \data_i_reg[63]_4\(47) => \b1[2].ss_i_n_18\,
      \data_i_reg[63]_4\(46) => \b1[2].ss_i_n_19\,
      \data_i_reg[63]_4\(45) => \b1[2].ss_i_n_20\,
      \data_i_reg[63]_4\(44) => \b1[2].ss_i_n_21\,
      \data_i_reg[63]_4\(43) => \b1[2].ss_i_n_22\,
      \data_i_reg[63]_4\(42) => \b1[2].ss_i_n_23\,
      \data_i_reg[63]_4\(41) => \b1[2].ss_i_n_24\,
      \data_i_reg[63]_4\(40) => \b1[2].ss_i_n_25\,
      \data_i_reg[63]_4\(39) => \b1[2].ss_i_n_26\,
      \data_i_reg[63]_4\(38) => \b1[2].ss_i_n_27\,
      \data_i_reg[63]_4\(37) => \b1[2].ss_i_n_28\,
      \data_i_reg[63]_4\(36) => \b1[2].ss_i_n_29\,
      \data_i_reg[63]_4\(35) => \b1[2].ss_i_n_30\,
      \data_i_reg[63]_4\(34) => \b1[2].ss_i_n_31\,
      \data_i_reg[63]_4\(33) => \b1[2].ss_i_n_32\,
      \data_i_reg[63]_4\(32) => \b1[2].ss_i_n_33\,
      \data_i_reg[63]_4\(31) => \b1[2].ss_i_n_34\,
      \data_i_reg[63]_4\(30) => \b1[2].ss_i_n_35\,
      \data_i_reg[63]_4\(29) => \b1[2].ss_i_n_36\,
      \data_i_reg[63]_4\(28) => \b1[2].ss_i_n_37\,
      \data_i_reg[63]_4\(27) => \b1[2].ss_i_n_38\,
      \data_i_reg[63]_4\(26) => \b1[2].ss_i_n_39\,
      \data_i_reg[63]_4\(25) => \b1[2].ss_i_n_40\,
      \data_i_reg[63]_4\(24) => \b1[2].ss_i_n_41\,
      \data_i_reg[63]_4\(23) => \b1[2].ss_i_n_42\,
      \data_i_reg[63]_4\(22) => \b1[2].ss_i_n_43\,
      \data_i_reg[63]_4\(21) => \b1[2].ss_i_n_44\,
      \data_i_reg[63]_4\(20) => \b1[2].ss_i_n_45\,
      \data_i_reg[63]_4\(19) => \b1[2].ss_i_n_46\,
      \data_i_reg[63]_4\(18) => \b1[2].ss_i_n_47\,
      \data_i_reg[63]_4\(17) => \b1[2].ss_i_n_48\,
      \data_i_reg[63]_4\(16) => \b1[2].ss_i_n_49\,
      \data_i_reg[63]_4\(15) => \b1[2].ss_i_n_50\,
      \data_i_reg[63]_4\(14) => \b1[2].ss_i_n_51\,
      \data_i_reg[63]_4\(13) => \b1[2].ss_i_n_52\,
      \data_i_reg[63]_4\(12) => \b1[2].ss_i_n_53\,
      \data_i_reg[63]_4\(11) => \b1[2].ss_i_n_54\,
      \data_i_reg[63]_4\(10) => \b1[2].ss_i_n_55\,
      \data_i_reg[63]_4\(9) => \b1[2].ss_i_n_56\,
      \data_i_reg[63]_4\(8) => \b1[2].ss_i_n_57\,
      \data_i_reg[63]_4\(7) => \b1[2].ss_i_n_58\,
      \data_i_reg[63]_4\(6) => \b1[2].ss_i_n_59\,
      \data_i_reg[63]_4\(5) => \b1[2].ss_i_n_60\,
      \data_i_reg[63]_4\(4) => \b1[2].ss_i_n_61\,
      \data_i_reg[63]_4\(3) => \b1[2].ss_i_n_62\,
      \data_i_reg[63]_4\(2) => \b1[2].ss_i_n_63\,
      \data_i_reg[63]_4\(1) => \b1[2].ss_i_n_64\,
      \data_i_reg[63]_4\(0) => \b1[2].ss_i_n_65\,
      \data_i_reg[63]_5\(63) => \b1[0].ss_i_n_2\,
      \data_i_reg[63]_5\(62) => \b1[0].ss_i_n_3\,
      \data_i_reg[63]_5\(61) => \b1[0].ss_i_n_4\,
      \data_i_reg[63]_5\(60) => \b1[0].ss_i_n_5\,
      \data_i_reg[63]_5\(59) => \b1[0].ss_i_n_6\,
      \data_i_reg[63]_5\(58) => \b1[0].ss_i_n_7\,
      \data_i_reg[63]_5\(57) => \b1[0].ss_i_n_8\,
      \data_i_reg[63]_5\(56) => \b1[0].ss_i_n_9\,
      \data_i_reg[63]_5\(55) => \b1[0].ss_i_n_10\,
      \data_i_reg[63]_5\(54) => \b1[0].ss_i_n_11\,
      \data_i_reg[63]_5\(53) => \b1[0].ss_i_n_12\,
      \data_i_reg[63]_5\(52) => \b1[0].ss_i_n_13\,
      \data_i_reg[63]_5\(51) => \b1[0].ss_i_n_14\,
      \data_i_reg[63]_5\(50) => \b1[0].ss_i_n_15\,
      \data_i_reg[63]_5\(49) => \b1[0].ss_i_n_16\,
      \data_i_reg[63]_5\(48) => \b1[0].ss_i_n_17\,
      \data_i_reg[63]_5\(47) => \b1[0].ss_i_n_18\,
      \data_i_reg[63]_5\(46) => \b1[0].ss_i_n_19\,
      \data_i_reg[63]_5\(45) => \b1[0].ss_i_n_20\,
      \data_i_reg[63]_5\(44) => \b1[0].ss_i_n_21\,
      \data_i_reg[63]_5\(43) => \b1[0].ss_i_n_22\,
      \data_i_reg[63]_5\(42) => \b1[0].ss_i_n_23\,
      \data_i_reg[63]_5\(41) => \b1[0].ss_i_n_24\,
      \data_i_reg[63]_5\(40) => \b1[0].ss_i_n_25\,
      \data_i_reg[63]_5\(39) => \b1[0].ss_i_n_26\,
      \data_i_reg[63]_5\(38) => \b1[0].ss_i_n_27\,
      \data_i_reg[63]_5\(37) => \b1[0].ss_i_n_28\,
      \data_i_reg[63]_5\(36) => \b1[0].ss_i_n_29\,
      \data_i_reg[63]_5\(35) => \b1[0].ss_i_n_30\,
      \data_i_reg[63]_5\(34) => \b1[0].ss_i_n_31\,
      \data_i_reg[63]_5\(33) => \b1[0].ss_i_n_32\,
      \data_i_reg[63]_5\(32) => \b1[0].ss_i_n_33\,
      \data_i_reg[63]_5\(31) => \b1[0].ss_i_n_34\,
      \data_i_reg[63]_5\(30) => \b1[0].ss_i_n_35\,
      \data_i_reg[63]_5\(29) => \b1[0].ss_i_n_36\,
      \data_i_reg[63]_5\(28) => \b1[0].ss_i_n_37\,
      \data_i_reg[63]_5\(27) => \b1[0].ss_i_n_38\,
      \data_i_reg[63]_5\(26) => \b1[0].ss_i_n_39\,
      \data_i_reg[63]_5\(25) => \b1[0].ss_i_n_40\,
      \data_i_reg[63]_5\(24) => \b1[0].ss_i_n_41\,
      \data_i_reg[63]_5\(23) => \b1[0].ss_i_n_42\,
      \data_i_reg[63]_5\(22) => \b1[0].ss_i_n_43\,
      \data_i_reg[63]_5\(21) => \b1[0].ss_i_n_44\,
      \data_i_reg[63]_5\(20) => \b1[0].ss_i_n_45\,
      \data_i_reg[63]_5\(19) => \b1[0].ss_i_n_46\,
      \data_i_reg[63]_5\(18) => \b1[0].ss_i_n_47\,
      \data_i_reg[63]_5\(17) => \b1[0].ss_i_n_48\,
      \data_i_reg[63]_5\(16) => \b1[0].ss_i_n_49\,
      \data_i_reg[63]_5\(15) => \b1[0].ss_i_n_50\,
      \data_i_reg[63]_5\(14) => \b1[0].ss_i_n_51\,
      \data_i_reg[63]_5\(13) => \b1[0].ss_i_n_52\,
      \data_i_reg[63]_5\(12) => \b1[0].ss_i_n_53\,
      \data_i_reg[63]_5\(11) => \b1[0].ss_i_n_54\,
      \data_i_reg[63]_5\(10) => \b1[0].ss_i_n_55\,
      \data_i_reg[63]_5\(9) => \b1[0].ss_i_n_56\,
      \data_i_reg[63]_5\(8) => \b1[0].ss_i_n_57\,
      \data_i_reg[63]_5\(7) => \b1[0].ss_i_n_58\,
      \data_i_reg[63]_5\(6) => \b1[0].ss_i_n_59\,
      \data_i_reg[63]_5\(5) => \b1[0].ss_i_n_60\,
      \data_i_reg[63]_5\(4) => \b1[0].ss_i_n_61\,
      \data_i_reg[63]_5\(3) => \b1[0].ss_i_n_62\,
      \data_i_reg[63]_5\(2) => \b1[0].ss_i_n_63\,
      \data_i_reg[63]_5\(1) => \b1[0].ss_i_n_64\,
      \data_i_reg[63]_5\(0) => \b1[0].ss_i_n_65\,
      have_data0 => \b2[11].merge_i/have_data0\,
      have_data0_0 => \b2[12].merge_i/have_data0\,
      have_data0_1 => \b2[13].merge_i/have_data0\,
      have_data0_2 => \b2[14].merge_i/have_data0\,
      have_data0_3 => \b2[7].merge_i/have_data0\,
      have_data0_4 => \b2[8].merge_i/have_data0\,
      have_data0_5 => \b2[9].merge_i/have_data0\,
      have_data0_6 => \b2[10].merge_i/have_data0\,
      have_data_reg => out_valid,
      have_data_reg_0 => \^trace_rst\,
      out_data(63 downto 0) => out_data(63 downto 0),
      out_ready => out_ready,
      trace_clk => trace_clk,
      wrote0_reg => merge_tree_i_n_0,
      wrote0_reg_0 => merge_tree_i_n_1,
      wrote0_reg_1 => merge_tree_i_n_2,
      wrote0_reg_2 => merge_tree_i_n_3,
      wrote0_reg_3 => merge_tree_i_n_4,
      wrote0_reg_4 => merge_tree_i_n_5,
      wrote0_reg_5 => merge_tree_i_n_6,
      wrote0_reg_6 => merge_tree_i_n_7
    );
sw_counter_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => ctr_of_dest_out,
      Q => sw_counter_overflow,
      R => '0'
    );
\sw_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(0),
      Q => sw_counter(0),
      R => '0'
    );
\sw_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(10),
      Q => sw_counter(10),
      R => '0'
    );
\sw_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(11),
      Q => sw_counter(11),
      R => '0'
    );
\sw_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(12),
      Q => sw_counter(12),
      R => '0'
    );
\sw_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(13),
      Q => sw_counter(13),
      R => '0'
    );
\sw_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(14),
      Q => sw_counter(14),
      R => '0'
    );
\sw_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(15),
      Q => sw_counter(15),
      R => '0'
    );
\sw_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(16),
      Q => sw_counter(16),
      R => '0'
    );
\sw_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(17),
      Q => sw_counter(17),
      R => '0'
    );
\sw_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(18),
      Q => sw_counter(18),
      R => '0'
    );
\sw_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(19),
      Q => sw_counter(19),
      R => '0'
    );
\sw_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(1),
      Q => sw_counter(1),
      R => '0'
    );
\sw_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(20),
      Q => sw_counter(20),
      R => '0'
    );
\sw_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(21),
      Q => sw_counter(21),
      R => '0'
    );
\sw_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(22),
      Q => sw_counter(22),
      R => '0'
    );
\sw_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(23),
      Q => sw_counter(23),
      R => '0'
    );
\sw_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(24),
      Q => sw_counter(24),
      R => '0'
    );
\sw_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(25),
      Q => sw_counter(25),
      R => '0'
    );
\sw_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(26),
      Q => sw_counter(26),
      R => '0'
    );
\sw_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(27),
      Q => sw_counter(27),
      R => '0'
    );
\sw_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(28),
      Q => sw_counter(28),
      R => '0'
    );
\sw_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(29),
      Q => sw_counter(29),
      R => '0'
    );
\sw_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(2),
      Q => sw_counter(2),
      R => '0'
    );
\sw_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(30),
      Q => sw_counter(30),
      R => '0'
    );
\sw_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(31),
      Q => sw_counter(31),
      R => '0'
    );
\sw_counter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(32),
      Q => sw_counter(32),
      R => '0'
    );
\sw_counter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(33),
      Q => sw_counter(33),
      R => '0'
    );
\sw_counter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(34),
      Q => sw_counter(34),
      R => '0'
    );
\sw_counter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(35),
      Q => sw_counter(35),
      R => '0'
    );
\sw_counter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(36),
      Q => sw_counter(36),
      R => '0'
    );
\sw_counter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(37),
      Q => sw_counter(37),
      R => '0'
    );
\sw_counter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(38),
      Q => sw_counter(38),
      R => '0'
    );
\sw_counter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(39),
      Q => sw_counter(39),
      R => '0'
    );
\sw_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(3),
      Q => sw_counter(3),
      R => '0'
    );
\sw_counter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(40),
      Q => sw_counter(40),
      R => '0'
    );
\sw_counter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(41),
      Q => sw_counter(41),
      R => '0'
    );
\sw_counter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(42),
      Q => sw_counter(42),
      R => '0'
    );
\sw_counter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(43),
      Q => sw_counter(43),
      R => '0'
    );
\sw_counter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(44),
      Q => sw_counter(44),
      R => '0'
    );
\sw_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(4),
      Q => sw_counter(4),
      R => '0'
    );
\sw_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(5),
      Q => sw_counter(5),
      R => '0'
    );
\sw_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(6),
      Q => sw_counter(6),
      R => '0'
    );
\sw_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(7),
      Q => sw_counter(7),
      R => '0'
    );
\sw_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(8),
      Q => sw_counter(8),
      R => '0'
    );
\sw_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => ctr_dest_req,
      D => ctr_dest_out(9),
      Q => sw_counter(9),
      R => '0'
    );
sw_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => axi_lite_if_i_n_9,
      Q => \^trace_rst\,
      R => axi_lite_if_i_n_6
    );
\sw_trace_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(0),
      Q => \sw_trace_data_reg_n_0_[0]\,
      R => '0'
    );
\sw_trace_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(10),
      Q => \sw_trace_data_reg_n_0_[10]\,
      R => '0'
    );
\sw_trace_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(11),
      Q => \sw_trace_data_reg_n_0_[11]\,
      R => '0'
    );
\sw_trace_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(12),
      Q => \sw_trace_data_reg_n_0_[12]\,
      R => '0'
    );
\sw_trace_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(13),
      Q => \sw_trace_data_reg_n_0_[13]\,
      R => '0'
    );
\sw_trace_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(14),
      Q => \sw_trace_data_reg_n_0_[14]\,
      R => '0'
    );
\sw_trace_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(15),
      Q => \sw_trace_data_reg_n_0_[15]\,
      R => '0'
    );
\sw_trace_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(1),
      Q => \sw_trace_data_reg_n_0_[1]\,
      R => '0'
    );
\sw_trace_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(2),
      Q => \sw_trace_data_reg_n_0_[2]\,
      R => '0'
    );
\sw_trace_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(3),
      Q => \sw_trace_data_reg_n_0_[3]\,
      R => '0'
    );
\sw_trace_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(4),
      Q => \sw_trace_data_reg_n_0_[4]\,
      R => '0'
    );
\sw_trace_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(5),
      Q => \sw_trace_data_reg_n_0_[5]\,
      R => '0'
    );
\sw_trace_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(6),
      Q => \sw_trace_data_reg_n_0_[6]\,
      R => '0'
    );
\sw_trace_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(7),
      Q => \sw_trace_data_reg_n_0_[7]\,
      R => '0'
    );
\sw_trace_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(8),
      Q => \sw_trace_data_reg_n_0_[8]\,
      R => '0'
    );
\sw_trace_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => axi_lite_if_i_n_7,
      D => s_axi_wdata(9),
      Q => \sw_trace_data_reg_n_0_[9]\,
      R => '0'
    );
sw_trace_write_reg: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => '1',
      D => sw_trace_data,
      Q => sw_trace_write_reg_n_0,
      R => axi_lite_if_i_n_6
    );
sw_ts: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sw_timestamper
     port map (
      din(61) => sw_counter_overflow,
      din(60) => \sw_trace_data_reg_n_0_[15]\,
      din(59) => \sw_trace_data_reg_n_0_[14]\,
      din(58) => \sw_trace_data_reg_n_0_[13]\,
      din(57) => \sw_trace_data_reg_n_0_[12]\,
      din(56) => \sw_trace_data_reg_n_0_[11]\,
      din(55) => \sw_trace_data_reg_n_0_[10]\,
      din(54) => \sw_trace_data_reg_n_0_[9]\,
      din(53) => \sw_trace_data_reg_n_0_[8]\,
      din(52) => \sw_trace_data_reg_n_0_[7]\,
      din(51) => \sw_trace_data_reg_n_0_[6]\,
      din(50) => \sw_trace_data_reg_n_0_[5]\,
      din(49) => \sw_trace_data_reg_n_0_[4]\,
      din(48) => \sw_trace_data_reg_n_0_[3]\,
      din(47) => \sw_trace_data_reg_n_0_[2]\,
      din(46) => \sw_trace_data_reg_n_0_[1]\,
      din(45) => \sw_trace_data_reg_n_0_[0]\,
      din(44 downto 0) => sw_counter(44 downto 0),
      empty => event_empty_i,
      error_reg_0 => \^trace_rst\,
      error_reg_1 => sw_trace_write_reg_n_0,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\ => sw_ts_n_64,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\ => sw_ts_n_54,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\ => sw_ts_n_53,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\ => sw_ts_n_52,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\ => sw_ts_n_51,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\ => sw_ts_n_50,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\ => sw_ts_n_49,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\ => sw_ts_n_48,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\ => sw_ts_n_47,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\ => sw_ts_n_46,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\ => sw_ts_n_45,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\ => sw_ts_n_63,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\ => sw_ts_n_44,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\ => sw_ts_n_43,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\ => sw_ts_n_42,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\ => sw_ts_n_41,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\ => sw_ts_n_40,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\ => sw_ts_n_39,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\ => sw_ts_n_38,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\ => sw_ts_n_37,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\ => sw_ts_n_36,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\ => sw_ts_n_35,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\ => sw_ts_n_62,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\ => sw_ts_n_34,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\ => sw_ts_n_33,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\ => sw_ts_n_32,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\ => sw_ts_n_31,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\ => sw_ts_n_30,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\ => sw_ts_n_29,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\ => sw_ts_n_28,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\ => sw_ts_n_27,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\ => sw_ts_n_26,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\ => sw_ts_n_25,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\ => sw_ts_n_61,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\ => sw_ts_n_24,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\ => sw_ts_n_23,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\ => sw_ts_n_22,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\ => sw_ts_n_21,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\ => sw_ts_n_20,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\ => sw_ts_n_19,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\ => sw_ts_n_18,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\ => sw_ts_n_17,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\ => sw_ts_n_16,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\ => sw_ts_n_15,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\ => sw_ts_n_60,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\ => sw_ts_n_14,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\ => sw_ts_n_13,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][52]\ => sw_ts_n_12,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][53]\ => sw_ts_n_11,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][54]\ => sw_ts_n_10,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][55]\ => sw_ts_n_9,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][56]\ => sw_ts_n_8,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][57]\ => sw_ts_n_7,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][58]\ => sw_ts_n_6,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][59]\ => sw_ts_n_5,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\ => sw_ts_n_59,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][60]\ => sw_ts_n_4,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][61]\ => sw_ts_n_3,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][62]\ => sw_ts_n_2,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][63]\ => sw_ts_n_1,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ => sw_ts_n_58,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\ => sw_ts_n_57,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\ => sw_ts_n_56,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\ => sw_ts_n_55,
      sw_read => sw_read,
      trace_clk => trace_clk
    );
xpm_cdc_handshake_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => trace_clk,
      dest_out(44 downto 0) => ctr_dest_out(44 downto 0),
      dest_req => ctr_dest_req,
      src_clk => mon_clk,
      src_in(44 downto 0) => \^trace14_counter\(44 downto 0),
      src_rcv => ctr_src_rcv,
      src_send => ctr_src_send
    );
xpm_cdc_single_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => trace_clk,
      dest_out => ctr_of_dest_out,
      src_clk => mon_clk,
      src_in => \^trace14_counter_overflow\
    );
xpm_cdc_single_sw_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => mon_clk,
      dest_out => sw_reset_mon,
      src_clk => '0',
      src_in => \^trace_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_resetn : in STD_LOGIC;
    trace_rst : out STD_LOGIC;
    out_valid : out STD_LOGIC;
    out_ready : in STD_LOGIC;
    out_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    trace0_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace0_read : out STD_LOGIC;
    trace0_event : in STD_LOGIC;
    trace0_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace0_counter_overflow : out STD_LOGIC;
    trace0_valid : in STD_LOGIC;
    trace1_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace1_read : out STD_LOGIC;
    trace1_event : in STD_LOGIC;
    trace1_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace1_counter_overflow : out STD_LOGIC;
    trace1_valid : in STD_LOGIC;
    trace2_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace2_read : out STD_LOGIC;
    trace2_event : in STD_LOGIC;
    trace2_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace2_counter_overflow : out STD_LOGIC;
    trace2_valid : in STD_LOGIC;
    trace3_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace3_read : out STD_LOGIC;
    trace3_event : in STD_LOGIC;
    trace3_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace3_counter_overflow : out STD_LOGIC;
    trace3_valid : in STD_LOGIC;
    trace4_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace4_read : out STD_LOGIC;
    trace4_event : in STD_LOGIC;
    trace4_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace4_counter_overflow : out STD_LOGIC;
    trace4_valid : in STD_LOGIC;
    trace5_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace5_read : out STD_LOGIC;
    trace5_event : in STD_LOGIC;
    trace5_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace5_counter_overflow : out STD_LOGIC;
    trace5_valid : in STD_LOGIC;
    trace6_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace6_read : out STD_LOGIC;
    trace6_event : in STD_LOGIC;
    trace6_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace6_counter_overflow : out STD_LOGIC;
    trace6_valid : in STD_LOGIC;
    trace7_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace7_read : out STD_LOGIC;
    trace7_event : in STD_LOGIC;
    trace7_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace7_counter_overflow : out STD_LOGIC;
    trace7_valid : in STD_LOGIC;
    trace8_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace8_read : out STD_LOGIC;
    trace8_event : in STD_LOGIC;
    trace8_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace8_counter_overflow : out STD_LOGIC;
    trace8_valid : in STD_LOGIC;
    trace9_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace9_read : out STD_LOGIC;
    trace9_event : in STD_LOGIC;
    trace9_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace9_counter_overflow : out STD_LOGIC;
    trace9_valid : in STD_LOGIC;
    trace10_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace10_read : out STD_LOGIC;
    trace10_event : in STD_LOGIC;
    trace10_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace10_counter_overflow : out STD_LOGIC;
    trace10_valid : in STD_LOGIC;
    trace11_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace11_read : out STD_LOGIC;
    trace11_event : in STD_LOGIC;
    trace11_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace11_counter_overflow : out STD_LOGIC;
    trace11_valid : in STD_LOGIC;
    trace12_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace12_read : out STD_LOGIC;
    trace12_event : in STD_LOGIC;
    trace12_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace12_counter_overflow : out STD_LOGIC;
    trace12_valid : in STD_LOGIC;
    trace13_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace13_read : out STD_LOGIC;
    trace13_event : in STD_LOGIC;
    trace13_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace13_counter_overflow : out STD_LOGIC;
    trace13_valid : in STD_LOGIC;
    trace14_counter : out STD_LOGIC_VECTOR ( 44 downto 0 );
    trace14_read : out STD_LOGIC;
    trace14_event : in STD_LOGIC;
    trace14_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    trace14_counter_overflow : out STD_LOGIC;
    trace14_valid : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_dpa_hub_0,trace_integrator,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "trace_integrator,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_inst_pass_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace15_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace15_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace16_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace16_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace17_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace17_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace18_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace18_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace19_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace19_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace20_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace20_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace21_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace21_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace22_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace22_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace23_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace23_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace24_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace24_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace25_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace25_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace26_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace26_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace27_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace27_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace28_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace28_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace29_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace29_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace30_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace30_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace31_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace31_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace32_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace32_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace33_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace33_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace34_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace34_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace35_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace35_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace36_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace36_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace37_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace37_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace38_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace38_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace39_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace39_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace40_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace40_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace41_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace41_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace42_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace42_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace43_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace43_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace44_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace44_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace45_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace45_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace46_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace46_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace47_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace47_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace48_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace48_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace49_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace49_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace50_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace50_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace51_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace51_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace52_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace52_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace53_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace53_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace54_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace54_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace55_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace55_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace56_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace56_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace57_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace57_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace58_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace58_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace59_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace59_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace60_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace60_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace61_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace61_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace62_counter_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trace62_read_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_trace15_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace16_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace17_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace18_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace19_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace20_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace21_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace22_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace23_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace24_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace25_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace26_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace27_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace28_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace29_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace30_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace31_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace32_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace33_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace34_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace35_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace36_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace37_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace38_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace39_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace40_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace41_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace42_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace43_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace44_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace45_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace46_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace47_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace48_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace49_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace50_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace51_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace52_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace53_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace54_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace55_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace56_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace57_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace58_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace59_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace60_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace61_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal NLW_inst_trace62_counter_UNCONNECTED : STD_LOGIC_VECTOR ( 44 downto 0 );
  attribute EMULATION : string;
  attribute EMULATION of inst : label is "1'b0";
  attribute EXT_MON_RST : integer;
  attribute EXT_MON_RST of inst : label is 1;
  attribute EXT_TRACE_RST : integer;
  attribute EXT_TRACE_RST of inst : label is 1;
  attribute NUM_TRACE_PORTS : integer;
  attribute NUM_TRACE_PORTS of inst : label is 15;
  attribute USE_PASSTHROUGH : string;
  attribute USE_PASSTHROUGH of inst : label is "1'b0";
  attribute \_NUM_LOG_PORTS\ : integer;
  attribute \_NUM_LOG_PORTS\ of inst : label is 16;
  attribute \_NUM_TRACE_PORTS\ : integer;
  attribute \_NUM_TRACE_PORTS\ of inst : label is 16;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of mon_clk : signal is "xilinx.com:signal:clock:1.0 mon_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of mon_clk : signal is "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mon_resetn : signal is "xilinx.com:signal:reset:1.0 mon_resetn RST";
  attribute X_INTERFACE_PARAMETER of mon_resetn : signal is "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_ready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of out_valid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of trace0_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 counter_overflow";
  attribute X_INTERFACE_INFO of trace0_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 event";
  attribute X_INTERFACE_INFO of trace0_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 read";
  attribute X_INTERFACE_INFO of trace0_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 valid";
  attribute X_INTERFACE_INFO of trace10_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 counter_overflow";
  attribute X_INTERFACE_INFO of trace10_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 event";
  attribute X_INTERFACE_INFO of trace10_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 read";
  attribute X_INTERFACE_INFO of trace10_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 valid";
  attribute X_INTERFACE_INFO of trace11_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 counter_overflow";
  attribute X_INTERFACE_INFO of trace11_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 event";
  attribute X_INTERFACE_INFO of trace11_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 read";
  attribute X_INTERFACE_INFO of trace11_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 valid";
  attribute X_INTERFACE_INFO of trace12_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 counter_overflow";
  attribute X_INTERFACE_INFO of trace12_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 event";
  attribute X_INTERFACE_INFO of trace12_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 read";
  attribute X_INTERFACE_INFO of trace12_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 valid";
  attribute X_INTERFACE_INFO of trace13_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 counter_overflow";
  attribute X_INTERFACE_INFO of trace13_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 event";
  attribute X_INTERFACE_INFO of trace13_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 read";
  attribute X_INTERFACE_INFO of trace13_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 valid";
  attribute X_INTERFACE_INFO of trace14_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 counter_overflow";
  attribute X_INTERFACE_INFO of trace14_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 event";
  attribute X_INTERFACE_INFO of trace14_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 read";
  attribute X_INTERFACE_INFO of trace14_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 valid";
  attribute X_INTERFACE_INFO of trace1_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 counter_overflow";
  attribute X_INTERFACE_INFO of trace1_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 event";
  attribute X_INTERFACE_INFO of trace1_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 read";
  attribute X_INTERFACE_INFO of trace1_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 valid";
  attribute X_INTERFACE_INFO of trace2_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 counter_overflow";
  attribute X_INTERFACE_INFO of trace2_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 event";
  attribute X_INTERFACE_INFO of trace2_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 read";
  attribute X_INTERFACE_INFO of trace2_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 valid";
  attribute X_INTERFACE_INFO of trace3_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 counter_overflow";
  attribute X_INTERFACE_INFO of trace3_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 event";
  attribute X_INTERFACE_INFO of trace3_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 read";
  attribute X_INTERFACE_INFO of trace3_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 valid";
  attribute X_INTERFACE_INFO of trace4_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 counter_overflow";
  attribute X_INTERFACE_INFO of trace4_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 event";
  attribute X_INTERFACE_INFO of trace4_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 read";
  attribute X_INTERFACE_INFO of trace4_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 valid";
  attribute X_INTERFACE_INFO of trace5_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 counter_overflow";
  attribute X_INTERFACE_INFO of trace5_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 event";
  attribute X_INTERFACE_INFO of trace5_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 read";
  attribute X_INTERFACE_INFO of trace5_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 valid";
  attribute X_INTERFACE_INFO of trace6_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 counter_overflow";
  attribute X_INTERFACE_INFO of trace6_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 event";
  attribute X_INTERFACE_INFO of trace6_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 read";
  attribute X_INTERFACE_INFO of trace6_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 valid";
  attribute X_INTERFACE_INFO of trace7_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 counter_overflow";
  attribute X_INTERFACE_INFO of trace7_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 event";
  attribute X_INTERFACE_INFO of trace7_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 read";
  attribute X_INTERFACE_INFO of trace7_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 valid";
  attribute X_INTERFACE_INFO of trace8_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 counter_overflow";
  attribute X_INTERFACE_INFO of trace8_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 event";
  attribute X_INTERFACE_INFO of trace8_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 read";
  attribute X_INTERFACE_INFO of trace8_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 valid";
  attribute X_INTERFACE_INFO of trace9_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 counter_overflow";
  attribute X_INTERFACE_INFO of trace9_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 event";
  attribute X_INTERFACE_INFO of trace9_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 read";
  attribute X_INTERFACE_INFO of trace9_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 valid";
  attribute X_INTERFACE_INFO of trace_clk : signal is "xilinx.com:signal:clock:1.0 trace_clk CLK";
  attribute X_INTERFACE_PARAMETER of trace_clk : signal is "XIL_INTERFACENAME trace_clk, ASSOCIATED_RESET trace_resetn:trace_rst, ASSOCIATED_BUSIF S_AXI:M_AXIS:S_AXIS, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_resetn : signal is "xilinx.com:signal:reset:1.0 trace_resetn RST";
  attribute X_INTERFACE_PARAMETER of trace_resetn : signal is "XIL_INTERFACENAME trace_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_rst : signal is "xilinx.com:signal:reset:1.0 trace_rst RST";
  attribute X_INTERFACE_PARAMETER of trace_rst : signal is "XIL_INTERFACENAME trace_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of out_data : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of trace0_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 counter";
  attribute X_INTERFACE_INFO of trace0_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_0 data";
  attribute X_INTERFACE_INFO of trace10_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 counter";
  attribute X_INTERFACE_INFO of trace10_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_10 data";
  attribute X_INTERFACE_INFO of trace11_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 counter";
  attribute X_INTERFACE_INFO of trace11_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_11 data";
  attribute X_INTERFACE_INFO of trace12_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 counter";
  attribute X_INTERFACE_INFO of trace12_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_12 data";
  attribute X_INTERFACE_INFO of trace13_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 counter";
  attribute X_INTERFACE_INFO of trace13_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_13 data";
  attribute X_INTERFACE_INFO of trace14_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 counter";
  attribute X_INTERFACE_INFO of trace14_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_14 data";
  attribute X_INTERFACE_INFO of trace1_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 counter";
  attribute X_INTERFACE_INFO of trace1_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_1 data";
  attribute X_INTERFACE_INFO of trace2_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 counter";
  attribute X_INTERFACE_INFO of trace2_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_2 data";
  attribute X_INTERFACE_INFO of trace3_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 counter";
  attribute X_INTERFACE_INFO of trace3_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_3 data";
  attribute X_INTERFACE_INFO of trace4_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 counter";
  attribute X_INTERFACE_INFO of trace4_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_4 data";
  attribute X_INTERFACE_INFO of trace5_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 counter";
  attribute X_INTERFACE_INFO of trace5_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_5 data";
  attribute X_INTERFACE_INFO of trace6_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 counter";
  attribute X_INTERFACE_INFO of trace6_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_6 data";
  attribute X_INTERFACE_INFO of trace7_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 counter";
  attribute X_INTERFACE_INFO of trace7_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_7 data";
  attribute X_INTERFACE_INFO of trace8_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 counter";
  attribute X_INTERFACE_INFO of trace8_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_8 data";
  attribute X_INTERFACE_INFO of trace9_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 counter";
  attribute X_INTERFACE_INFO of trace9_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_9 data";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \^s_axi_rdata\(30);
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28 downto 25) <= \^s_axi_rdata\(28 downto 25);
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \^s_axi_rdata\(23);
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \^s_axi_rdata\(21);
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19 downto 16) <= \^s_axi_rdata\(19 downto 16);
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3 downto 2) <= \^s_axi_rdata\(3 downto 2);
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \^s_axi_rdata\(0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_integrator
     port map (
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      out_data(63 downto 0) => out_data(63 downto 0),
      out_ready => out_ready,
      out_valid => out_valid,
      pass_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      pass_ready => NLW_inst_pass_ready_UNCONNECTED,
      pass_valid => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31) => NLW_inst_s_axi_rdata_UNCONNECTED(31),
      s_axi_rdata(30) => \^s_axi_rdata\(30),
      s_axi_rdata(29) => NLW_inst_s_axi_rdata_UNCONNECTED(29),
      s_axi_rdata(28 downto 25) => \^s_axi_rdata\(28 downto 25),
      s_axi_rdata(24) => NLW_inst_s_axi_rdata_UNCONNECTED(24),
      s_axi_rdata(23) => \^s_axi_rdata\(23),
      s_axi_rdata(22) => NLW_inst_s_axi_rdata_UNCONNECTED(22),
      s_axi_rdata(21) => \^s_axi_rdata\(21),
      s_axi_rdata(20) => NLW_inst_s_axi_rdata_UNCONNECTED(20),
      s_axi_rdata(19 downto 16) => \^s_axi_rdata\(19 downto 16),
      s_axi_rdata(15 downto 4) => NLW_inst_s_axi_rdata_UNCONNECTED(15 downto 4),
      s_axi_rdata(3 downto 2) => \^s_axi_rdata\(3 downto 2),
      s_axi_rdata(1) => NLW_inst_s_axi_rdata_UNCONNECTED(1),
      s_axi_rdata(0) => \^s_axi_rdata\(0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 16) => B"0000000000000000",
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      trace0_counter(44 downto 0) => trace0_counter(44 downto 0),
      trace0_counter_overflow => trace0_counter_overflow,
      trace0_data(63 downto 0) => trace0_data(63 downto 0),
      trace0_event => '0',
      trace0_read => trace0_read,
      trace0_valid => trace0_valid,
      trace10_counter(44 downto 0) => trace10_counter(44 downto 0),
      trace10_counter_overflow => trace10_counter_overflow,
      trace10_data(63 downto 0) => trace10_data(63 downto 0),
      trace10_event => '0',
      trace10_read => trace10_read,
      trace10_valid => trace10_valid,
      trace11_counter(44 downto 0) => trace11_counter(44 downto 0),
      trace11_counter_overflow => trace11_counter_overflow,
      trace11_data(63 downto 0) => trace11_data(63 downto 0),
      trace11_event => '0',
      trace11_read => trace11_read,
      trace11_valid => trace11_valid,
      trace12_counter(44 downto 0) => trace12_counter(44 downto 0),
      trace12_counter_overflow => trace12_counter_overflow,
      trace12_data(63 downto 0) => trace12_data(63 downto 0),
      trace12_event => '0',
      trace12_read => trace12_read,
      trace12_valid => trace12_valid,
      trace13_counter(44 downto 0) => trace13_counter(44 downto 0),
      trace13_counter_overflow => trace13_counter_overflow,
      trace13_data(63 downto 0) => trace13_data(63 downto 0),
      trace13_event => '0',
      trace13_read => trace13_read,
      trace13_valid => trace13_valid,
      trace14_counter(44 downto 0) => trace14_counter(44 downto 0),
      trace14_counter_overflow => trace14_counter_overflow,
      trace14_data(63 downto 0) => trace14_data(63 downto 0),
      trace14_event => '0',
      trace14_read => trace14_read,
      trace14_valid => trace14_valid,
      trace15_counter(44 downto 0) => NLW_inst_trace15_counter_UNCONNECTED(44 downto 0),
      trace15_counter_overflow => NLW_inst_trace15_counter_overflow_UNCONNECTED,
      trace15_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace15_event => '0',
      trace15_read => NLW_inst_trace15_read_UNCONNECTED,
      trace15_valid => '0',
      trace16_counter(44 downto 0) => NLW_inst_trace16_counter_UNCONNECTED(44 downto 0),
      trace16_counter_overflow => NLW_inst_trace16_counter_overflow_UNCONNECTED,
      trace16_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace16_event => '0',
      trace16_read => NLW_inst_trace16_read_UNCONNECTED,
      trace16_valid => '0',
      trace17_counter(44 downto 0) => NLW_inst_trace17_counter_UNCONNECTED(44 downto 0),
      trace17_counter_overflow => NLW_inst_trace17_counter_overflow_UNCONNECTED,
      trace17_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace17_event => '0',
      trace17_read => NLW_inst_trace17_read_UNCONNECTED,
      trace17_valid => '0',
      trace18_counter(44 downto 0) => NLW_inst_trace18_counter_UNCONNECTED(44 downto 0),
      trace18_counter_overflow => NLW_inst_trace18_counter_overflow_UNCONNECTED,
      trace18_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace18_event => '0',
      trace18_read => NLW_inst_trace18_read_UNCONNECTED,
      trace18_valid => '0',
      trace19_counter(44 downto 0) => NLW_inst_trace19_counter_UNCONNECTED(44 downto 0),
      trace19_counter_overflow => NLW_inst_trace19_counter_overflow_UNCONNECTED,
      trace19_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace19_event => '0',
      trace19_read => NLW_inst_trace19_read_UNCONNECTED,
      trace19_valid => '0',
      trace1_counter(44 downto 0) => trace1_counter(44 downto 0),
      trace1_counter_overflow => trace1_counter_overflow,
      trace1_data(63 downto 0) => trace1_data(63 downto 0),
      trace1_event => '0',
      trace1_read => trace1_read,
      trace1_valid => trace1_valid,
      trace20_counter(44 downto 0) => NLW_inst_trace20_counter_UNCONNECTED(44 downto 0),
      trace20_counter_overflow => NLW_inst_trace20_counter_overflow_UNCONNECTED,
      trace20_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace20_event => '0',
      trace20_read => NLW_inst_trace20_read_UNCONNECTED,
      trace20_valid => '0',
      trace21_counter(44 downto 0) => NLW_inst_trace21_counter_UNCONNECTED(44 downto 0),
      trace21_counter_overflow => NLW_inst_trace21_counter_overflow_UNCONNECTED,
      trace21_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace21_event => '0',
      trace21_read => NLW_inst_trace21_read_UNCONNECTED,
      trace21_valid => '0',
      trace22_counter(44 downto 0) => NLW_inst_trace22_counter_UNCONNECTED(44 downto 0),
      trace22_counter_overflow => NLW_inst_trace22_counter_overflow_UNCONNECTED,
      trace22_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace22_event => '0',
      trace22_read => NLW_inst_trace22_read_UNCONNECTED,
      trace22_valid => '0',
      trace23_counter(44 downto 0) => NLW_inst_trace23_counter_UNCONNECTED(44 downto 0),
      trace23_counter_overflow => NLW_inst_trace23_counter_overflow_UNCONNECTED,
      trace23_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace23_event => '0',
      trace23_read => NLW_inst_trace23_read_UNCONNECTED,
      trace23_valid => '0',
      trace24_counter(44 downto 0) => NLW_inst_trace24_counter_UNCONNECTED(44 downto 0),
      trace24_counter_overflow => NLW_inst_trace24_counter_overflow_UNCONNECTED,
      trace24_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace24_event => '0',
      trace24_read => NLW_inst_trace24_read_UNCONNECTED,
      trace24_valid => '0',
      trace25_counter(44 downto 0) => NLW_inst_trace25_counter_UNCONNECTED(44 downto 0),
      trace25_counter_overflow => NLW_inst_trace25_counter_overflow_UNCONNECTED,
      trace25_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace25_event => '0',
      trace25_read => NLW_inst_trace25_read_UNCONNECTED,
      trace25_valid => '0',
      trace26_counter(44 downto 0) => NLW_inst_trace26_counter_UNCONNECTED(44 downto 0),
      trace26_counter_overflow => NLW_inst_trace26_counter_overflow_UNCONNECTED,
      trace26_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace26_event => '0',
      trace26_read => NLW_inst_trace26_read_UNCONNECTED,
      trace26_valid => '0',
      trace27_counter(44 downto 0) => NLW_inst_trace27_counter_UNCONNECTED(44 downto 0),
      trace27_counter_overflow => NLW_inst_trace27_counter_overflow_UNCONNECTED,
      trace27_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace27_event => '0',
      trace27_read => NLW_inst_trace27_read_UNCONNECTED,
      trace27_valid => '0',
      trace28_counter(44 downto 0) => NLW_inst_trace28_counter_UNCONNECTED(44 downto 0),
      trace28_counter_overflow => NLW_inst_trace28_counter_overflow_UNCONNECTED,
      trace28_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace28_event => '0',
      trace28_read => NLW_inst_trace28_read_UNCONNECTED,
      trace28_valid => '0',
      trace29_counter(44 downto 0) => NLW_inst_trace29_counter_UNCONNECTED(44 downto 0),
      trace29_counter_overflow => NLW_inst_trace29_counter_overflow_UNCONNECTED,
      trace29_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace29_event => '0',
      trace29_read => NLW_inst_trace29_read_UNCONNECTED,
      trace29_valid => '0',
      trace2_counter(44 downto 0) => trace2_counter(44 downto 0),
      trace2_counter_overflow => trace2_counter_overflow,
      trace2_data(63 downto 0) => trace2_data(63 downto 0),
      trace2_event => '0',
      trace2_read => trace2_read,
      trace2_valid => trace2_valid,
      trace30_counter(44 downto 0) => NLW_inst_trace30_counter_UNCONNECTED(44 downto 0),
      trace30_counter_overflow => NLW_inst_trace30_counter_overflow_UNCONNECTED,
      trace30_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace30_event => '0',
      trace30_read => NLW_inst_trace30_read_UNCONNECTED,
      trace30_valid => '0',
      trace31_counter(44 downto 0) => NLW_inst_trace31_counter_UNCONNECTED(44 downto 0),
      trace31_counter_overflow => NLW_inst_trace31_counter_overflow_UNCONNECTED,
      trace31_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace31_event => '0',
      trace31_read => NLW_inst_trace31_read_UNCONNECTED,
      trace31_valid => '0',
      trace32_counter(44 downto 0) => NLW_inst_trace32_counter_UNCONNECTED(44 downto 0),
      trace32_counter_overflow => NLW_inst_trace32_counter_overflow_UNCONNECTED,
      trace32_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace32_event => '0',
      trace32_read => NLW_inst_trace32_read_UNCONNECTED,
      trace32_valid => '0',
      trace33_counter(44 downto 0) => NLW_inst_trace33_counter_UNCONNECTED(44 downto 0),
      trace33_counter_overflow => NLW_inst_trace33_counter_overflow_UNCONNECTED,
      trace33_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace33_event => '0',
      trace33_read => NLW_inst_trace33_read_UNCONNECTED,
      trace33_valid => '0',
      trace34_counter(44 downto 0) => NLW_inst_trace34_counter_UNCONNECTED(44 downto 0),
      trace34_counter_overflow => NLW_inst_trace34_counter_overflow_UNCONNECTED,
      trace34_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace34_event => '0',
      trace34_read => NLW_inst_trace34_read_UNCONNECTED,
      trace34_valid => '0',
      trace35_counter(44 downto 0) => NLW_inst_trace35_counter_UNCONNECTED(44 downto 0),
      trace35_counter_overflow => NLW_inst_trace35_counter_overflow_UNCONNECTED,
      trace35_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace35_event => '0',
      trace35_read => NLW_inst_trace35_read_UNCONNECTED,
      trace35_valid => '0',
      trace36_counter(44 downto 0) => NLW_inst_trace36_counter_UNCONNECTED(44 downto 0),
      trace36_counter_overflow => NLW_inst_trace36_counter_overflow_UNCONNECTED,
      trace36_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace36_event => '0',
      trace36_read => NLW_inst_trace36_read_UNCONNECTED,
      trace36_valid => '0',
      trace37_counter(44 downto 0) => NLW_inst_trace37_counter_UNCONNECTED(44 downto 0),
      trace37_counter_overflow => NLW_inst_trace37_counter_overflow_UNCONNECTED,
      trace37_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace37_event => '0',
      trace37_read => NLW_inst_trace37_read_UNCONNECTED,
      trace37_valid => '0',
      trace38_counter(44 downto 0) => NLW_inst_trace38_counter_UNCONNECTED(44 downto 0),
      trace38_counter_overflow => NLW_inst_trace38_counter_overflow_UNCONNECTED,
      trace38_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace38_event => '0',
      trace38_read => NLW_inst_trace38_read_UNCONNECTED,
      trace38_valid => '0',
      trace39_counter(44 downto 0) => NLW_inst_trace39_counter_UNCONNECTED(44 downto 0),
      trace39_counter_overflow => NLW_inst_trace39_counter_overflow_UNCONNECTED,
      trace39_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace39_event => '0',
      trace39_read => NLW_inst_trace39_read_UNCONNECTED,
      trace39_valid => '0',
      trace3_counter(44 downto 0) => trace3_counter(44 downto 0),
      trace3_counter_overflow => trace3_counter_overflow,
      trace3_data(63 downto 0) => trace3_data(63 downto 0),
      trace3_event => '0',
      trace3_read => trace3_read,
      trace3_valid => trace3_valid,
      trace40_counter(44 downto 0) => NLW_inst_trace40_counter_UNCONNECTED(44 downto 0),
      trace40_counter_overflow => NLW_inst_trace40_counter_overflow_UNCONNECTED,
      trace40_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace40_event => '0',
      trace40_read => NLW_inst_trace40_read_UNCONNECTED,
      trace40_valid => '0',
      trace41_counter(44 downto 0) => NLW_inst_trace41_counter_UNCONNECTED(44 downto 0),
      trace41_counter_overflow => NLW_inst_trace41_counter_overflow_UNCONNECTED,
      trace41_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace41_event => '0',
      trace41_read => NLW_inst_trace41_read_UNCONNECTED,
      trace41_valid => '0',
      trace42_counter(44 downto 0) => NLW_inst_trace42_counter_UNCONNECTED(44 downto 0),
      trace42_counter_overflow => NLW_inst_trace42_counter_overflow_UNCONNECTED,
      trace42_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace42_event => '0',
      trace42_read => NLW_inst_trace42_read_UNCONNECTED,
      trace42_valid => '0',
      trace43_counter(44 downto 0) => NLW_inst_trace43_counter_UNCONNECTED(44 downto 0),
      trace43_counter_overflow => NLW_inst_trace43_counter_overflow_UNCONNECTED,
      trace43_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace43_event => '0',
      trace43_read => NLW_inst_trace43_read_UNCONNECTED,
      trace43_valid => '0',
      trace44_counter(44 downto 0) => NLW_inst_trace44_counter_UNCONNECTED(44 downto 0),
      trace44_counter_overflow => NLW_inst_trace44_counter_overflow_UNCONNECTED,
      trace44_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace44_event => '0',
      trace44_read => NLW_inst_trace44_read_UNCONNECTED,
      trace44_valid => '0',
      trace45_counter(44 downto 0) => NLW_inst_trace45_counter_UNCONNECTED(44 downto 0),
      trace45_counter_overflow => NLW_inst_trace45_counter_overflow_UNCONNECTED,
      trace45_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace45_event => '0',
      trace45_read => NLW_inst_trace45_read_UNCONNECTED,
      trace45_valid => '0',
      trace46_counter(44 downto 0) => NLW_inst_trace46_counter_UNCONNECTED(44 downto 0),
      trace46_counter_overflow => NLW_inst_trace46_counter_overflow_UNCONNECTED,
      trace46_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace46_event => '0',
      trace46_read => NLW_inst_trace46_read_UNCONNECTED,
      trace46_valid => '0',
      trace47_counter(44 downto 0) => NLW_inst_trace47_counter_UNCONNECTED(44 downto 0),
      trace47_counter_overflow => NLW_inst_trace47_counter_overflow_UNCONNECTED,
      trace47_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace47_event => '0',
      trace47_read => NLW_inst_trace47_read_UNCONNECTED,
      trace47_valid => '0',
      trace48_counter(44 downto 0) => NLW_inst_trace48_counter_UNCONNECTED(44 downto 0),
      trace48_counter_overflow => NLW_inst_trace48_counter_overflow_UNCONNECTED,
      trace48_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace48_event => '0',
      trace48_read => NLW_inst_trace48_read_UNCONNECTED,
      trace48_valid => '0',
      trace49_counter(44 downto 0) => NLW_inst_trace49_counter_UNCONNECTED(44 downto 0),
      trace49_counter_overflow => NLW_inst_trace49_counter_overflow_UNCONNECTED,
      trace49_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace49_event => '0',
      trace49_read => NLW_inst_trace49_read_UNCONNECTED,
      trace49_valid => '0',
      trace4_counter(44 downto 0) => trace4_counter(44 downto 0),
      trace4_counter_overflow => trace4_counter_overflow,
      trace4_data(63 downto 0) => trace4_data(63 downto 0),
      trace4_event => '0',
      trace4_read => trace4_read,
      trace4_valid => trace4_valid,
      trace50_counter(44 downto 0) => NLW_inst_trace50_counter_UNCONNECTED(44 downto 0),
      trace50_counter_overflow => NLW_inst_trace50_counter_overflow_UNCONNECTED,
      trace50_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace50_event => '0',
      trace50_read => NLW_inst_trace50_read_UNCONNECTED,
      trace50_valid => '0',
      trace51_counter(44 downto 0) => NLW_inst_trace51_counter_UNCONNECTED(44 downto 0),
      trace51_counter_overflow => NLW_inst_trace51_counter_overflow_UNCONNECTED,
      trace51_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace51_event => '0',
      trace51_read => NLW_inst_trace51_read_UNCONNECTED,
      trace51_valid => '0',
      trace52_counter(44 downto 0) => NLW_inst_trace52_counter_UNCONNECTED(44 downto 0),
      trace52_counter_overflow => NLW_inst_trace52_counter_overflow_UNCONNECTED,
      trace52_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace52_event => '0',
      trace52_read => NLW_inst_trace52_read_UNCONNECTED,
      trace52_valid => '0',
      trace53_counter(44 downto 0) => NLW_inst_trace53_counter_UNCONNECTED(44 downto 0),
      trace53_counter_overflow => NLW_inst_trace53_counter_overflow_UNCONNECTED,
      trace53_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace53_event => '0',
      trace53_read => NLW_inst_trace53_read_UNCONNECTED,
      trace53_valid => '0',
      trace54_counter(44 downto 0) => NLW_inst_trace54_counter_UNCONNECTED(44 downto 0),
      trace54_counter_overflow => NLW_inst_trace54_counter_overflow_UNCONNECTED,
      trace54_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace54_event => '0',
      trace54_read => NLW_inst_trace54_read_UNCONNECTED,
      trace54_valid => '0',
      trace55_counter(44 downto 0) => NLW_inst_trace55_counter_UNCONNECTED(44 downto 0),
      trace55_counter_overflow => NLW_inst_trace55_counter_overflow_UNCONNECTED,
      trace55_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace55_event => '0',
      trace55_read => NLW_inst_trace55_read_UNCONNECTED,
      trace55_valid => '0',
      trace56_counter(44 downto 0) => NLW_inst_trace56_counter_UNCONNECTED(44 downto 0),
      trace56_counter_overflow => NLW_inst_trace56_counter_overflow_UNCONNECTED,
      trace56_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace56_event => '0',
      trace56_read => NLW_inst_trace56_read_UNCONNECTED,
      trace56_valid => '0',
      trace57_counter(44 downto 0) => NLW_inst_trace57_counter_UNCONNECTED(44 downto 0),
      trace57_counter_overflow => NLW_inst_trace57_counter_overflow_UNCONNECTED,
      trace57_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace57_event => '0',
      trace57_read => NLW_inst_trace57_read_UNCONNECTED,
      trace57_valid => '0',
      trace58_counter(44 downto 0) => NLW_inst_trace58_counter_UNCONNECTED(44 downto 0),
      trace58_counter_overflow => NLW_inst_trace58_counter_overflow_UNCONNECTED,
      trace58_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace58_event => '0',
      trace58_read => NLW_inst_trace58_read_UNCONNECTED,
      trace58_valid => '0',
      trace59_counter(44 downto 0) => NLW_inst_trace59_counter_UNCONNECTED(44 downto 0),
      trace59_counter_overflow => NLW_inst_trace59_counter_overflow_UNCONNECTED,
      trace59_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace59_event => '0',
      trace59_read => NLW_inst_trace59_read_UNCONNECTED,
      trace59_valid => '0',
      trace5_counter(44 downto 0) => trace5_counter(44 downto 0),
      trace5_counter_overflow => trace5_counter_overflow,
      trace5_data(63 downto 0) => trace5_data(63 downto 0),
      trace5_event => '0',
      trace5_read => trace5_read,
      trace5_valid => trace5_valid,
      trace60_counter(44 downto 0) => NLW_inst_trace60_counter_UNCONNECTED(44 downto 0),
      trace60_counter_overflow => NLW_inst_trace60_counter_overflow_UNCONNECTED,
      trace60_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace60_event => '0',
      trace60_read => NLW_inst_trace60_read_UNCONNECTED,
      trace60_valid => '0',
      trace61_counter(44 downto 0) => NLW_inst_trace61_counter_UNCONNECTED(44 downto 0),
      trace61_counter_overflow => NLW_inst_trace61_counter_overflow_UNCONNECTED,
      trace61_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace61_event => '0',
      trace61_read => NLW_inst_trace61_read_UNCONNECTED,
      trace61_valid => '0',
      trace62_counter(44 downto 0) => NLW_inst_trace62_counter_UNCONNECTED(44 downto 0),
      trace62_counter_overflow => NLW_inst_trace62_counter_overflow_UNCONNECTED,
      trace62_data(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      trace62_event => '0',
      trace62_read => NLW_inst_trace62_read_UNCONNECTED,
      trace62_valid => '0',
      trace6_counter(44 downto 0) => trace6_counter(44 downto 0),
      trace6_counter_overflow => trace6_counter_overflow,
      trace6_data(63 downto 0) => trace6_data(63 downto 0),
      trace6_event => '0',
      trace6_read => trace6_read,
      trace6_valid => trace6_valid,
      trace7_counter(44 downto 0) => trace7_counter(44 downto 0),
      trace7_counter_overflow => trace7_counter_overflow,
      trace7_data(63 downto 0) => trace7_data(63 downto 0),
      trace7_event => '0',
      trace7_read => trace7_read,
      trace7_valid => trace7_valid,
      trace8_counter(44 downto 0) => trace8_counter(44 downto 0),
      trace8_counter_overflow => trace8_counter_overflow,
      trace8_data(63 downto 0) => trace8_data(63 downto 0),
      trace8_event => '0',
      trace8_read => trace8_read,
      trace8_valid => trace8_valid,
      trace9_counter(44 downto 0) => trace9_counter(44 downto 0),
      trace9_counter_overflow => trace9_counter_overflow,
      trace9_data(63 downto 0) => trace9_data(63 downto 0),
      trace9_event => '0',
      trace9_read => trace9_read,
      trace9_valid => trace9_valid,
      trace_clk => trace_clk,
      trace_resetn => trace_resetn,
      trace_rst => trace_rst
    );
end STRUCTURE;
