<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MICRO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIVISOR_FRECUENCIA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIVISOR_FRECUENCIA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIVISOR_FRECUENCIA.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DIVISOR_FRECUENCIA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIVISOR_FRECUENCIA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORIA_PROGRAMA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORIA_PROGRAMA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMORIA_PROGRAMA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PILA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PILA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PILA.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PRINCIPAL_CONTROL_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PROCESADOR.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="PROCESADOR.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PROCESADOR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESADOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="PROCESADOR.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESADOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESADOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PROCESADOR.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESADOR.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PROCESADOR.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PROCESADOR.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PROCESADOR.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESADOR.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PROCESADOR.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESADOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESADOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PROCESADOR.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PROCESADOR.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PROCESADOR.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PROCESADOR.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PROCESADOR.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESADOR.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="PROCESADOR_cs.blc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESADOR_cs.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESADOR_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PROCESADOR_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PROCESADOR_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PROCESADOR_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PROCESADOR_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PROCESADOR_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESADOR_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PROCESADOR_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PROCESADOR_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESADOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UNIDAD_CONTROL_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UNIDAD_CONTROL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="UNIDAD_CONTROL_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UNIDAD_CONTROL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aiura_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aiura_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="aiura_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aiura_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544044973" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544044973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544215973" xil_pn:in_ck="-3369648105789050003" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544215973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ARCHIVO_REGISTROS.vhd"/>
      <outfile xil_pn:name="CONDICION.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DIVISOR_FRECUENCIA.vhd"/>
      <outfile xil_pn:name="ESTADO.vhd"/>
      <outfile xil_pn:name="FUNCION.vhd"/>
      <outfile xil_pn:name="INSTRUCCION.vhd"/>
      <outfile xil_pn:name="MEMORIA_DATOS.vhd"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.vhd"/>
      <outfile xil_pn:name="NIVEL.vhd"/>
      <outfile xil_pn:name="OPERACION.vhd"/>
      <outfile xil_pn:name="PILA.vhd"/>
      <outfile xil_pn:name="PRINCIPAL_CONTROL.vhd"/>
      <outfile xil_pn:name="PRINCIPAL_ESCOMIPS.vhd"/>
      <outfile xil_pn:name="PaqueteControl.vhd"/>
      <outfile xil_pn:name="PaqueteEscomips.vhd"/>
      <outfile xil_pn:name="aiura.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544193228" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3050806063623543960" xil_pn:start_ts="1544193228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544193228" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1462431406683049286" xil_pn:start_ts="1544193228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544044973" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5876973631474452485" xil_pn:start_ts="1544044973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544215983" xil_pn:in_ck="-3369648105789050003" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544215983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ARCHIVO_REGISTROS.vhd"/>
      <outfile xil_pn:name="CONDICION.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DIVISOR_FRECUENCIA.vhd"/>
      <outfile xil_pn:name="ESTADO.vhd"/>
      <outfile xil_pn:name="FUNCION.vhd"/>
      <outfile xil_pn:name="INSTRUCCION.vhd"/>
      <outfile xil_pn:name="MEMORIA_DATOS.vhd"/>
      <outfile xil_pn:name="MEMORIA_PROGRAMA.vhd"/>
      <outfile xil_pn:name="NIVEL.vhd"/>
      <outfile xil_pn:name="OPERACION.vhd"/>
      <outfile xil_pn:name="PILA.vhd"/>
      <outfile xil_pn:name="PRINCIPAL_CONTROL.vhd"/>
      <outfile xil_pn:name="PRINCIPAL_ESCOMIPS.vhd"/>
      <outfile xil_pn:name="PaqueteControl.vhd"/>
      <outfile xil_pn:name="PaqueteEscomips.vhd"/>
      <outfile xil_pn:name="aiura.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544215987" xil_pn:in_ck="-3369648105789050003" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8357437057994784896" xil_pn:start_ts="1544215983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="aiura_beh.prj"/>
      <outfile xil_pn:name="aiura_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544475082" xil_pn:in_ck="-3817284861164615207" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3656328757790672429" xil_pn:start_ts="1544475082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="aiura_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8602976551077061101" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5876973631474452485" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6585699128815497269" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544051003" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2619659654042214021" xil_pn:start_ts="1544051003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544215846" xil_pn:in_ck="-265467019582625941" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7363797268179514814" xil_pn:start_ts="1544215777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PROCESADOR.lso"/>
      <outfile xil_pn:name="PROCESADOR.ngc"/>
      <outfile xil_pn:name="PROCESADOR.ngr"/>
      <outfile xil_pn:name="PROCESADOR.prj"/>
      <outfile xil_pn:name="PROCESADOR.stx"/>
      <outfile xil_pn:name="PROCESADOR.syr"/>
      <outfile xil_pn:name="PROCESADOR.xst"/>
      <outfile xil_pn:name="PROCESADOR_cs.ngc"/>
      <outfile xil_pn:name="PROCESADOR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544120949" xil_pn:in_ck="6562747339578262697" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2142364456942362314" xil_pn:start_ts="1544120949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544201820" xil_pn:in_ck="-5068597829235565112" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6467314607652894838" xil_pn:start_ts="1544201813">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1544201385" xil_pn:in_ck="3948255080935119874" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1544201122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROCESADOR.pcf"/>
      <outfile xil_pn:name="PROCESADOR_map.map"/>
      <outfile xil_pn:name="PROCESADOR_map.mrp"/>
      <outfile xil_pn:name="PROCESADOR_map.ncd"/>
      <outfile xil_pn:name="PROCESADOR_map.ngm"/>
      <outfile xil_pn:name="PROCESADOR_map.xrpt"/>
      <outfile xil_pn:name="PROCESADOR_summary.xml"/>
      <outfile xil_pn:name="PROCESADOR_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544201704" xil_pn:in_ck="2819844780838151355" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1544201385">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PROCESADOR.ncd"/>
      <outfile xil_pn:name="PROCESADOR.pad"/>
      <outfile xil_pn:name="PROCESADOR.par"/>
      <outfile xil_pn:name="PROCESADOR.ptwx"/>
      <outfile xil_pn:name="PROCESADOR.unroutes"/>
      <outfile xil_pn:name="PROCESADOR.xpi"/>
      <outfile xil_pn:name="PROCESADOR_pad.csv"/>
      <outfile xil_pn:name="PROCESADOR_pad.txt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544158825" xil_pn:in_ck="6194981761620884917" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1544158721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESADOR.bgn"/>
      <outfile xil_pn:name="PROCESADOR.bit"/>
      <outfile xil_pn:name="PROCESADOR.drc"/>
      <outfile xil_pn:name="PROCESADOR.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544158825" xil_pn:in_ck="6194981761620872063" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="6467314607652894838" xil_pn:start_ts="1544158825">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
    <transform xil_pn:end_ts="1544200905" xil_pn:in_ck="-8774848803823205634" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1544200742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="PROCESADOR.twr"/>
      <outfile xil_pn:name="PROCESADOR.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544215968" xil_pn:in_ck="8246245273166381573" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7134692969236638976" xil_pn:start_ts="1544215964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/PROCESADOR_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
