dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
data_mem.v,verilog,xil_defaultlib,../../../../single_cycle_cpu.srcs/sources_1/ip/data_mem/sim/data_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
