<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class ScheduleDAGMILive: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageD787751351740C0F"><span>class ScheduleDAGMILive</span></a></li></ul></nav><main class="content"><h1>class ScheduleDAGMILive</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class ScheduleDAGMILive : public ScheduleDAGMI { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while updating LiveIntervals and tracking regpressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L381">llvm/include/llvm/CodeGen/MachineScheduler.h:381</a></p><p>Inherits from: <a href="r22E8932FFD82C1CD.html">ScheduleDAGMI</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_RegClassInfo">protected  <a href="r07B48764685F9513.html">llvm::RegisterClassInfo</a>* <b>RegClassInfo</b></dt><dt class="is-family-code" id="var_DFSResult">protected  <a href="r24C7366744D18042.html">llvm::SchedDFSResult</a>* <b>DFSResult</b> = nullptr</dt><dd>Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees will be empty.</dd><dt class="is-family-code" id="var_ScheduledTrees">protected  <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a> <b>ScheduledTrees</b></dt><dt class="is-family-code" id="var_LiveRegionEnd">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>LiveRegionEnd</b></dt><dt class="is-family-code" id="var_VRegUses">protected  <a href="rCB70612AEE277D95.html">llvm::VReg2SUnitMultiMap</a> <b>VRegUses</b></dt><dd>Maps vregs to the SUnits of their uses in the current scheduling region.</dd><dt class="is-family-code" id="var_SUPressureDiffs">protected  <a href="r360D5EBA08859ED8.html">llvm::PressureDiffs</a> <b>SUPressureDiffs</b></dt><dt class="is-family-code" id="var_ShouldTrackPressure">protected  bool <b>ShouldTrackPressure</b> = false</dt><dd>Register pressure in this region computed by initRegPressure.</dd><dt class="is-family-code" id="var_ShouldTrackLaneMasks">protected  bool <b>ShouldTrackLaneMasks</b> = false</dt><dt class="is-family-code" id="var_RegPressure">protected  <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a> <b>RegPressure</b></dt><dt class="is-family-code" id="var_RPTracker">protected  <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a> <b>RPTracker</b></dt><dt class="is-family-code" id="var_RegionCriticalPSets">protected  <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;PressureChange&gt; <b>RegionCriticalPSets</b></dt><dd>List of pressure sets that exceed the target&apos;s pressure limit before scheduling, listed in increasing set ID order. Each pressure set is paired with its max pressure in the currently scheduled regions.</dd><dt class="is-family-code" id="var_TopPressure">protected  <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a> <b>TopPressure</b></dt><dd>The top of the unscheduled zone.</dd><dt class="is-family-code" id="var_TopRPTracker">protected  <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a> <b>TopRPTracker</b></dt><dt class="is-family-code" id="var_BotPressure">protected  <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a> <b>BotPressure</b></dt><dd>The bottom of the unscheduled zone.</dd><dt class="is-family-code" id="var_BotRPTracker">protected  <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a> <b>BotRPTracker</b></dt><dt class="is-family-code" id="var_DisconnectedComponentsRenamed">protected  bool <b>DisconnectedComponentsRenamed</b> = false</dt><dd>True if disconnected subregister components are already renamed. The renaming is only done on demand if lane masks are tracked.</dd></dl><p>Inherited from <a href="r22E8932FFD82C1CD.html">ScheduleDAGMI</a>:</p><dl><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_AA">protected <b>AA</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_LIS">protected <b>LIS</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_SchedImpl">protected <b>SchedImpl</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_Mutations">protected <b>Mutations</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_CurrentTop">protected <b>CurrentTop</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_CurrentBottom">protected <b>CurrentBottom</b></a></dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_NextClusterPred">protected <b>NextClusterPred</b></a> = nullptr</dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_NextClusterSucc">protected <b>NextClusterSucc</b></a> = nullptr</dt><dt class="is-family-code"><a href="r22E8932FFD82C1CD.html#var_NumInstrsScheduled">protected <b>NumInstrsScheduled</b></a> = 0</dt></dl><p>Inherited from <a href="rF24CC7F36059FD9F.html">ScheduleDAGInstrs</a>:</p><dl><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MLI">protected <b>MLI</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MFI">protected <b>MFI</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_SchedModel">protected <b>SchedModel</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RemoveKillFlags">protected <b>RemoveKillFlags</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CanHandleTerminators">protected <b>CanHandleTerminators</b></a> = false</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_TrackLaneMasks">protected <b>TrackLaneMasks</b></a> = false</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_BB">protected <b>BB</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RegionBegin">protected <b>RegionBegin</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RegionEnd">protected <b>RegionEnd</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_NumRegionInstrs">protected <b>NumRegionInstrs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MISUnitMap">protected <b>MISUnitMap</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Defs">protected <b>Defs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Uses">protected <b>Uses</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CurrentVRegDefs">protected <b>CurrentVRegDefs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CurrentVRegUses">protected <b>CurrentVRegUses</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_AAForDep">protected <b>AAForDep</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_BarrierChain">protected <b>BarrierChain</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_UnknownValue">protected <b>UnknownValue</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Topo">protected <b>Topo</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_DbgValues">protected <b>DbgValues</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_FirstDbgValue">protected <b>FirstDbgValue</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_LiveRegs">protected <b>LiveRegs</b></a></dt></dl><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><dl><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TM">public <b>TM</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TII">public <b>TII</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TRI">public <b>TRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MF">public <b>MF</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MRI">public <b>MRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_SUnits">public <b>SUnits</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_EntrySU">public <b>EntrySU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_ExitSU">public <b>ExitSU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_StressSched">public <b>StressSched</b></a></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#57EA515116164F0D"><b>ScheduleDAGMILive</b></a>(llvm::MachineSchedContext * C, std::unique_ptr&lt;MachineSchedStrategy&gt; S)</li><li class="is-family-code">protected void  <a href="#E582B921BA441570"><b>buildDAGWithRegPressure</b></a>()</li><li class="is-family-code">protected void  <a href="#BE720BA4B2588521"><b>collectVRegUses</b></a>(llvm::SUnit &amp; SU)</li><li class="is-family-code">public unsigned int  <a href="#4D80EAED9A3F92EC"><b>computeCyclicCriticalPath</b></a>()</li><li class="is-family-code">public void  <a href="#869CC095B833C20A"><b>computeDFSResult</b></a>()</li><li class="is-family-code">public void  <a href="#C06370AFA6434D0B"><b>dump</b></a>() const</li><li class="is-family-code">public void  <a href="#36609B403122E7B2"><b>enterRegion</b></a>(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)</li><li class="is-family-code">public const llvm::IntervalPressure &amp;  <a href="#1A4F34F82F0705B6"><b>getBotPressure</b></a>() const</li><li class="is-family-code">public const llvm::RegPressureTracker &amp;  <a href="#527EBC570D6AD2A1"><b>getBotRPTracker</b></a>() const</li><li class="is-family-code">public const llvm::SchedDFSResult *  <a href="#37752F54868AE9E3"><b>getDFSResult</b></a>() const</li><li class="is-family-code">public llvm::PressureDiff &amp;  <a href="#8B8AC33701DC5AE7"><b>getPressureDiff</b></a>(const llvm::SUnit * SU)</li><li class="is-family-code">public const llvm::PressureDiff &amp;  <a href="#EC18DA30ABECDAF5"><b>getPressureDiff</b></a>(const llvm::SUnit * SU) const</li><li class="is-family-code">public const llvm::IntervalPressure &amp;  <a href="#6B17115E6419E435"><b>getRegPressure</b></a>() const</li><li class="is-family-code">public const std::vector&lt;PressureChange&gt; &amp;  <a href="#6110B08EE5628031"><b>getRegionCriticalPSets</b></a>() const</li><li class="is-family-code">public llvm::BitVector &amp;  <a href="#01079F4BEC6D3C2D"><b>getScheduledTrees</b></a>()</li><li class="is-family-code">public const llvm::IntervalPressure &amp;  <a href="#BFD5503CB539B711"><b>getTopPressure</b></a>() const</li><li class="is-family-code">public const llvm::RegPressureTracker &amp;  <a href="#5532CA4EBE320265"><b>getTopRPTracker</b></a>() const</li><li class="is-family-code">public bool  <a href="#5EB2F341F17715C6"><b>hasVRegLiveness</b></a>() const</li><li class="is-family-code">protected void  <a href="#2B8A0466AD8248B0"><b>initQueues</b></a>(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)</li><li class="is-family-code">protected void  <a href="#F4478A7D65FE767E"><b>initRegPressure</b></a>()</li><li class="is-family-code">public bool  <a href="#3B8A430A16AFFE0D"><b>isTrackingPressure</b></a>() const</li><li class="is-family-code">public void  <a href="#3172C1934354E044"><b>schedule</b></a>()</li><li class="is-family-code">protected void  <a href="#2C8758194D36226E"><b>scheduleMI</b></a>(llvm::SUnit * SU, bool IsTopNode)</li><li class="is-family-code">protected void  <a href="#897C353D54A032B9"><b>updatePressureDiffs</b></a>(ArrayRef&lt;llvm::RegisterMaskPair&gt; LiveUses)</li><li class="is-family-code">protected void  <a href="#3A7623EE5000A86E"><b>updateScheduledPressure</b></a>(const llvm::SUnit * SU, const std::vector&lt;unsigned int&gt; &amp; NewMaxPressure)</li><li class="is-family-code">public  <a href="#1341538370F4EACD"><b>~ScheduleDAGMILive</b></a>()</li></ul><p>Inherited from <a href="r22E8932FFD82C1CD.html">ScheduleDAGMI</a>:</p><ul><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#06AB2A0DD7975AA6">public <b>addMutation</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#89E415D96911DB20">public <b>bottom</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#EFDCCD769F274986">protected <b>checkSchedLimit</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#CDAC5255871FA0D9">public <b>doMBBSchedRegionsTopDown</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#2808EA6ED064201E">protected <b>dumpSchedule</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#0C8B17F7D866B861">public <b>enterRegion</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#18183C07EC45696D">protected <b>findRootsAndBiasEdges</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#66455D78EFC87728">public <b>finishBlock</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#E2963A4BC7157B72">public <b>getLIS</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#6057D941AFE6D711">public <b>getNextClusterPred</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#9056DD749E90A213">public <b>getNextClusterSucc</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#D53A652BB599DA94">public <b>hasVRegLiveness</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#9315510CF270CF5D">protected <b>initQueues</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#F83401CF082639DD">public <b>moveInstruction</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#5B39824497B30BE2">protected <b>placeDebugValues</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#DA51A06E3BCBC01E">protected <b>postprocessDAG</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#C73238F34278A5B0">protected <b>releasePred</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#40CBCF25E1703160">protected <b>releasePredecessors</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#D1B5DF9F825BE096">protected <b>releaseSucc</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#EC0EBE1ED7047CB2">protected <b>releaseSuccessors</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#BAB2489F468718A8">public <b>schedule</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#1C2AF8EB4CD313E2">public <b>startBlock</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#8E422B3924D70259">public <b>top</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#15B79175EC86A90C">protected <b>updateQueues</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#F47852DCABDAC1F0">public <b>viewGraph</b></a></li><li class="is-family-code"><a href="r22E8932FFD82C1CD.html#EC37E12511CC8E27">public <b>viewGraph</b></a></li></ul><p>Inherited from <a href="rF24CC7F36059FD9F.html">ScheduleDAGInstrs</a>:</p><ul><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#00C852789D1824A1">protected <b>addBarrierChain</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#056E83BC9AF4ECE0">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#473A1789B516CF24">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#799D5BEE9E23EA08">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#0EE3DFBFB5A92F3B">protected <b>addChainDependency</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#EFEE78312FD69AFC">public <b>addEdge</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#76867054B15274CD">protected <b>addPhysRegDataDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#8443C894B5EB177E">protected <b>addPhysRegDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#9FA80FA9A5011204">public <b>addSchedBarrierDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D1D12DF01AAB3D3B">protected <b>addVRegDefDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#BC261BC7E3C1487B">protected <b>addVRegUseDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#154C70CFBD015EDD">public <b>begin</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#7BD3F5528A6F8804">public <b>buildSchedGraph</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3D6D609AB9207BE5">public <b>canAddEdge</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#5B028AE8972D6AF3">protected <b>deadDefHasNoUse</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D0EE9BEC96F58217">public <b>doMBBSchedRegionsTopDown</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#C830E38C00ACE9D5">public <b>dump</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#13B866477B7F9A7B">public <b>dumpNode</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#6A6F2BC83B107758">public <b>end</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#568F383146A7ADB3">public <b>enterRegion</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#4D9764FD30F50B94">public <b>exitRegion</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#043AA07DA741DA76">public <b>finalizeSchedule</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#1997CDE261BF37BF">public <b>finishBlock</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D7F0D542B856E30E">public <b>fixupKills</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#99F2E929AC831EF2">public <b>getDAGName</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#DF8EEEEB7B2E7D0C">public <b>getGraphNodeLabel</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D6DF364BA2F23EEB">protected <b>getLaneMaskForMO</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#15DA037612247472">public <b>getSUnit</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#4E62DFE94FC81FF6">public <b>getSchedClass</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#C9725CF1C3096BDD">public <b>getSchedModel</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#9F5820D8958FFE71">protected <b>initSUnits</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3A5395CD5822E9A9">protected <b>insertBarrierChain</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#73D3AE26C336A13C">public <b>newSUnit</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3141A970A8E856FF">protected <b>reduceHugeMemNodeMaps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#1657E44D043E80D1">public <b>schedule</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#94A36E8EB900AD74">public <b>startBlock</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#66F21190883C681C">protected <b>startBlockForKills</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#5601BEC09B62CAD2">protected <b>toggleKillFlag</b></a></li></ul><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><ul><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2689C703AC86BDF">public <b>VerifyScheduledDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1EA151D70FDDD1BA">public <b>addCustomGraphFeatures</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#075C63D98D6F9EFE">public <b>clearDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#55DB913F4735424F">public <b>dump</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#760FBD9912BB26D0">public <b>dumpNode</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#9A540F2448584C46">protected <b>dumpNodeAll</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#8155C160BCFCF4D6">public <b>dumpNodeName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#F51185BF78D2B59A">public <b>getDAGName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1C4F82F03802B925">public <b>getGraphNodeLabel</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2ED2B12059B399A">public <b>getInstrDesc</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#78B8406FA7D3C1B3">public <b>viewGraph</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#2872BA9EBAABFB69">public <b>viewGraph</b></a></li></ul><h2>Methods</h2><h3 id="57EA515116164F0D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57EA515116164F0D">¶</a><code class="hdoc-function-code language-cpp">ScheduleDAGMILive(
    <a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>* C,
    <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;MachineSchedStrategy&gt; S)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L424">llvm/include/llvm/CodeGen/MachineScheduler.h:424</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>*<b> C</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;MachineSchedStrategy&gt;<b> S</b></dt></dl><h3 id="E582B921BA441570"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E582B921BA441570">¶</a><code class="hdoc-function-code language-cpp">void buildDAGWithRegPressure()</code></pre></h3><h4>Description</h4><p>Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking enabled. This sets up three trackers. RPTracker will cover the entire DAG region, TopTracker and BottomTracker will be initialized to the top and bottom of the DAG region without covereing any unscheduled instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L493">llvm/include/llvm/CodeGen/MachineScheduler.h:493</a></p><h3 id="BE720BA4B2588521"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE720BA4B2588521">¶</a><code class="hdoc-function-code language-cpp">void collectVRegUses(<a href="r797825A51C914642.html">llvm::SUnit</a>&amp; SU)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L511">llvm/include/llvm/CodeGen/MachineScheduler.h:511</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>&amp;<b> SU</b></dt></dl><h3 id="4D80EAED9A3F92EC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D80EAED9A3F92EC">¶</a><code class="hdoc-function-code language-cpp">unsigned int computeCyclicCriticalPath()</code></pre></h3><h4>Description</h4><p>Compute the cyclic critical path through the DAG.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L482">llvm/include/llvm/CodeGen/MachineScheduler.h:482</a></p><h3 id="869CC095B833C20A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#869CC095B833C20A">¶</a><code class="hdoc-function-code language-cpp">void computeDFSResult()</code></pre></h3><h4>Description</h4><p>Compute a DFSResult after DAG building is complete, and before any queue comparisons.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L462">llvm/include/llvm/CodeGen/MachineScheduler.h:462</a></p><h3 id="C06370AFA6434D0B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C06370AFA6434D0B">¶</a><code class="hdoc-function-code language-cpp">void dump() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L484">llvm/include/llvm/CodeGen/MachineScheduler.h:484</a></p><h3 id="36609B403122E7B2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#36609B403122E7B2">¶</a><code class="hdoc-function-code language-cpp">void enterRegion(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* bb,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> begin,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> end,
    unsigned int regioninstrs)</code></pre></h3><h4>Description</h4><p>Implement the ScheduleDAGInstrs interface for handling the next scheduling region. This covers all instructions in a block, while schedule() may only cover a subset.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L472">llvm/include/llvm/CodeGen/MachineScheduler.h:472</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> bb</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> begin</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> end</b></dt><dt class="is-family-code">unsigned int<b> regioninstrs</b></dt></dl><h3 id="1A4F34F82F0705B6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A4F34F82F0705B6">¶</a><code class="hdoc-function-code language-cpp">const <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a>&amp; getBotPressure()
    const</code></pre></h3><h4>Description</h4><p>Get current register pressure for the bottom scheduled instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L443">llvm/include/llvm/CodeGen/MachineScheduler.h:443</a></p><h3 id="527EBC570D6AD2A1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#527EBC570D6AD2A1">¶</a><code class="hdoc-function-code language-cpp">const <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a>&amp; getBotRPTracker()
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L444">llvm/include/llvm/CodeGen/MachineScheduler.h:444</a></p><h3 id="37752F54868AE9E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#37752F54868AE9E3">¶</a><code class="hdoc-function-code language-cpp">const <a href="r24C7366744D18042.html">llvm::SchedDFSResult</a>* getDFSResult() const</code></pre></h3><h4>Description</h4><p>Return a non-null DFS result if the scheduling strategy initialized it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L465">llvm/include/llvm/CodeGen/MachineScheduler.h:465</a></p><h3 id="8B8AC33701DC5AE7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8B8AC33701DC5AE7">¶</a><code class="hdoc-function-code language-cpp"><a href="r1D2FC253E8040364.html">llvm::PressureDiff</a>&amp; getPressureDiff(
    const <a href="r797825A51C914642.html">llvm::SUnit</a>* SU)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L453">llvm/include/llvm/CodeGen/MachineScheduler.h:453</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="EC18DA30ABECDAF5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC18DA30ABECDAF5">¶</a><code class="hdoc-function-code language-cpp">const <a href="r1D2FC253E8040364.html">llvm::PressureDiff</a>&amp; getPressureDiff(
    const <a href="r797825A51C914642.html">llvm::SUnit</a>* SU) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L456">llvm/include/llvm/CodeGen/MachineScheduler.h:456</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="6B17115E6419E435"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6B17115E6419E435">¶</a><code class="hdoc-function-code language-cpp">const <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a>&amp; getRegPressure()
    const</code></pre></h3><h4>Description</h4><p>Get register pressure for the entire scheduling region before scheduling.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L447">llvm/include/llvm/CodeGen/MachineScheduler.h:447</a></p><h3 id="6110B08EE5628031"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6110B08EE5628031">¶</a><code class="hdoc-function-code language-cpp">const <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;PressureChange&gt;&amp;
getRegionCriticalPSets() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L449">llvm/include/llvm/CodeGen/MachineScheduler.h:449</a></p><h3 id="01079F4BEC6D3C2D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01079F4BEC6D3C2D">¶</a><code class="hdoc-function-code language-cpp"><a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; getScheduledTrees()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L467">llvm/include/llvm/CodeGen/MachineScheduler.h:467</a></p><h3 id="BFD5503CB539B711"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BFD5503CB539B711">¶</a><code class="hdoc-function-code language-cpp">const <a href="r828E6C6D8C0667A2.html">llvm::IntervalPressure</a>&amp; getTopPressure()
    const</code></pre></h3><h4>Description</h4><p>Get current register pressure for the top scheduled instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L439">llvm/include/llvm/CodeGen/MachineScheduler.h:439</a></p><h3 id="5532CA4EBE320265"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5532CA4EBE320265">¶</a><code class="hdoc-function-code language-cpp">const <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a>&amp; getTopRPTracker()
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L440">llvm/include/llvm/CodeGen/MachineScheduler.h:440</a></p><h3 id="5EB2F341F17715C6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5EB2F341F17715C6">¶</a><code class="hdoc-function-code language-cpp">bool hasVRegLiveness() const</code></pre></h3><h4>Description</h4><p>Return true if this DAG supports VReg liveness and RegPressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L433">llvm/include/llvm/CodeGen/MachineScheduler.h:433</a></p><h3 id="2B8A0466AD8248B0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2B8A0466AD8248B0">¶</a><code class="hdoc-function-code language-cpp">void initQueues(<a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt; TopRoots,
                <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt; BotRoots)</code></pre></h3><h4>Description</h4><p>Release ExitSU predecessors and setup scheduler queues. Re-position the Top RP tracker in case the region beginning has changed.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L497">llvm/include/llvm/CodeGen/MachineScheduler.h:497</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt;<b> TopRoots</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt;<b> BotRoots</b></dt></dl><h3 id="F4478A7D65FE767E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F4478A7D65FE767E">¶</a><code class="hdoc-function-code language-cpp">void initRegPressure()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L504">llvm/include/llvm/CodeGen/MachineScheduler.h:504</a></p><h3 id="3B8A430A16AFFE0D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3B8A430A16AFFE0D">¶</a><code class="hdoc-function-code language-cpp">bool isTrackingPressure() const</code></pre></h3><h4>Description</h4><p>Return true if register pressure tracking is enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L436">llvm/include/llvm/CodeGen/MachineScheduler.h:436</a></p><h3 id="3172C1934354E044"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3172C1934354E044">¶</a><code class="hdoc-function-code language-cpp">void schedule()</code></pre></h3><h4>Description</h4><p>Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L479">llvm/include/llvm/CodeGen/MachineScheduler.h:479</a></p><h3 id="2C8758194D36226E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2C8758194D36226E">¶</a><code class="hdoc-function-code language-cpp">void scheduleMI(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU, bool IsTopNode)</code></pre></h3><h4>Description</h4><p>Move an instruction and update register pressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L500">llvm/include/llvm/CodeGen/MachineScheduler.h:500</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">bool<b> IsTopNode</b></dt></dl><h3 id="897C353D54A032B9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#897C353D54A032B9">¶</a><code class="hdoc-function-code language-cpp">void updatePressureDiffs(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::RegisterMaskPair&gt; LiveUses)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L506">llvm/include/llvm/CodeGen/MachineScheduler.h:506</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::RegisterMaskPair&gt;<b> LiveUses</b></dt></dl><h3 id="3A7623EE5000A86E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3A7623EE5000A86E">¶</a><code class="hdoc-function-code language-cpp">void updateScheduledPressure(
    const <a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
    const <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;unsigned int&gt;&amp;
        NewMaxPressure)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L508">llvm/include/llvm/CodeGen/MachineScheduler.h:508</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">const <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;unsigned int&gt;&amp;<b> NewMaxPressure</b></dt></dl><h3 id="1341538370F4EACD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1341538370F4EACD">¶</a><code class="hdoc-function-code language-cpp">~ScheduleDAGMILive()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L430">llvm/include/llvm/CodeGen/MachineScheduler.h:430</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>