Analysis & Synthesis Status : Successful - Wed Oct 03 22:24:33 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : CombinedBlocks
Top-level Entity Name : CombinedBlocks
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 22
    Dedicated logic registers : 4
Total registers : 4
Total pins : 19
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
