😎 VeriLogos 😎
A project to create Verilog RTL that is grammatically and functionally correct using LLM

