{
  "ADDER_0": {
    "LEFT_INPUTS": {
      "inputs": [
        "X"
      ],
      "shifts": [
        0
      ],
      "theoretical_bitwidth": 8,
      "computed_bitwidth": 8
    },
    "LEFT_SHIFTS": {
      "shifts": [
        0,
        6,
        9
      ],
      "theoretical_bitwidth": 17,
      "computed_bitwidth": 17,
      "mux_nb": 0
    },
    "RIGHT_INPUTS": {
      "inputs": [
        "X"
      ],
      "shifts": [
        0
      ],
      "theoretical_bitwidth": 8,
      "computed_bitwidth": 8
    },
    "RIGHT_SHIFTS": {
      "shifts": [
        0,
        3
      ],
      "theoretical_bitwidth": 11,
      "computed_bitwidth": 11,
      "mux_nb": 1
    },
    "OUTPUTS_SHIFTS": {
      "shifts": [
        0
      ],
      "theoretical_bitwidth": 17,
      "computed_bitwidth": 17
    },
    "ADD_SUB": {
      "type": "both",
      "theoretical_bitwidth": 18,
      "computed_bitwidth": 17,
      "mux_nb": 2
    }
  },
  "ADDER_1": {
    "LEFT_INPUTS": {
      "inputs": [
        "ADDER_0",
        "X",
        "X"
      ],
      "shifts": [
        0,
        6,
        7
      ],
      "theoretical_bitwidth": 15,
      "computed_bitwidth": 15,
      "mux_nb": 3
    },
    "LEFT_SHIFTS": {
      "shifts": [
        2,
        5
      ],
      "theoretical_bitwidth": 20,
      "computed_bitwidth": 19,
      "mux_nb": 4
    },
    "RIGHT_INPUTS": {
      "inputs": [
        "ADDER_0"
      ],
      "shifts": [
        0
      ],
      "theoretical_bitwidth": 17,
      "computed_bitwidth": 17
    },
    "RIGHT_SHIFTS": {
      "shifts": [
        0
      ],
      "theoretical_bitwidth": 17,
      "computed_bitwidth": 17
    },
    "OUTPUTS_SHIFTS": {
      "shifts": [
        0,
        1
      ],
      "theoretical_bitwidth": 22,
      "computed_bitwidth": 20,
      "mux_nb": 5
    },
    "ADD_SUB": {
      "type": "both",
      "theoretical_bitwidth": 20,
      "computed_bitwidth": 20,
      "mux_nb": 6
    }
  },
  "meta": {
    "wIn": 8,
    "wConf": 3,
    "wSelec": 9,
    "needs_table": true,
    "wOut": 20,
    "output": "ADDER_1",
    "is_symmetric": false,
    "muxes_bw": [
      2,
      1,
      1,
      2,
      1,
      1,
      1
    ],
    "costs": {
      "asic_delay": "not implemented",
      "fpga_delay": "not implemented",
      "luts": 83,
      "mux_bits": 9,
      "mux_count": 7,
      "area_cost": 2259.8,
      "rom_cost": 539.2
    },
    "constants": [
      3966,
      503,
      3472,
      498,
      2559,
      1953,
      1016,
      390
    ],
    "encoding": [
      [
        0,
        1,
        1,
        2,
        0,
        0,
        0
      ],
      [
        1,
        0,
        0,
        0,
        1,
        0,
        0
      ],
      [
        1,
        0,
        1,
        0,
        0,
        1,
        0
      ],
      [
        1,
        1,
        0,
        0,
        1,
        1,
        0
      ],
      [
        1,
        0,
        1,
        1,
        1,
        1,
        0
      ],
      [
        2,
        0,
        0,
        1,
        1,
        0,
        1
      ],
      [
        0,
        1,
        0,
        1,
        0,
        1,
        1
      ],
      [
        2,
        1,
        0,
        2,
        0,
        0,
        1
      ]
    ]
  }
}
