Classic Timing Analyzer report for fast_adder
Tue Oct 11 13:57:56 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock_50_mhz'
  6. Clock Setup: 'address_user[2]'
  7. Clock Setup: 'address_user[0]'
  8. Clock Setup: 'clock_user'
  9. Clock Setup: 'address_user[1]'
 10. Clock Hold: 'clock_50_mhz'
 11. Clock Hold: 'address_user[2]'
 12. Clock Hold: 'address_user[0]'
 13. Clock Hold: 'clock_user'
 14. Clock Hold: 'address_user[1]'
 15. tsu
 16. tco
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+--------------+
; Type                           ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Failed Paths ;
+--------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+--------------+
; Worst-case tsu                 ; N/A                                      ; None          ; 12.099 ns                                      ; address_user[2]                                                                       ; adder:a|buf[7]                                                                       ; --              ; clock_50_mhz    ; 0            ;
; Worst-case tco                 ; N/A                                      ; None          ; 7.702 ns                                       ; adder:a|output[6]                                                                     ; sev_seg_output_2[2]                                                                  ; clock_50_mhz    ; --              ; 0            ;
; Worst-case th                  ; N/A                                      ; None          ; -0.038 ns                                      ; en                                                                                    ; adder:a|cur_s.h                                                                      ; --              ; clock_50_mhz    ; 0            ;
; Clock Setup: 'clock_50_mhz'    ; N/A                                      ; None          ; 62.08 MHz ( period = 16.109 ns )               ; adder:a|buf[5]                                                                        ; adder:a|output[7]                                                                    ; clock_50_mhz    ; clock_50_mhz    ; 0            ;
; Clock Setup: 'clock_user'      ; N/A                                      ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; clock_user      ; clock_user      ; 0            ;
; Clock Setup: 'address_user[1]' ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; 0            ;
; Clock Setup: 'address_user[0]' ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; 0            ;
; Clock Setup: 'address_user[2]' ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; 0            ;
; Clock Hold: 'clock_50_mhz'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; adder:a|cur_s.a                                                                       ; adder:a|next_s.b_2403                                                                ; clock_50_mhz    ; clock_50_mhz    ; 7            ;
; Clock Hold: 'address_user[2]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; 1            ;
; Clock Hold: 'address_user[0]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; 1            ;
; Clock Hold: 'clock_user'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; clock_user      ; clock_user      ; 1            ;
; Clock Hold: 'address_user[1]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; 1            ;
; Total number of failed paths   ;                                          ;               ;                                                ;                                                                                       ;                                                                                      ;                 ;                 ; 11           ;
+--------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50_mhz    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_user[2] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_user[0] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clock_user      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_user[1] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50_mhz'                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From               ; To                  ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 62.08 MHz ( period = 16.109 ns )                    ; adder:a|buf[5]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.896 ns               ;
; N/A                                     ; 62.08 MHz ( period = 16.109 ns )                    ; adder:a|buf[5]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.896 ns               ;
; N/A                                     ; 62.08 MHz ( period = 16.109 ns )                    ; adder:a|buf[5]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.896 ns               ;
; N/A                                     ; 62.08 MHz ( period = 16.107 ns )                    ; adder:a|buf[5]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 62.08 MHz ( period = 16.107 ns )                    ; adder:a|buf[5]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 62.08 MHz ( period = 16.107 ns )                    ; adder:a|buf[5]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 62.14 MHz ( period = 16.093 ns )                    ; adder:a|buf[5]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.878 ns               ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; adder:a|buf[6]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.785 ns               ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; adder:a|buf[6]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.785 ns               ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; adder:a|buf[6]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.785 ns               ;
; N/A                                     ; 62.52 MHz ( period = 15.996 ns )                    ; adder:a|buf[6]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.783 ns               ;
; N/A                                     ; 62.52 MHz ( period = 15.996 ns )                    ; adder:a|buf[6]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.783 ns               ;
; N/A                                     ; 62.52 MHz ( period = 15.996 ns )                    ; adder:a|buf[6]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.783 ns               ;
; N/A                                     ; 62.57 MHz ( period = 15.982 ns )                    ; adder:a|buf[6]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.767 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.967 ns )                    ; adder:a|buf[7]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.754 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.967 ns )                    ; adder:a|buf[7]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.754 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.967 ns )                    ; adder:a|buf[7]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.754 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; adder:a|buf[7]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.752 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; adder:a|buf[7]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.752 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; adder:a|buf[7]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.752 ns               ;
; N/A                                     ; 62.69 MHz ( period = 15.951 ns )                    ; adder:a|buf[7]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.736 ns               ;
; N/A                                     ; 63.24 MHz ( period = 15.814 ns )                    ; adder:a|buf[5]     ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.597 ns               ;
; N/A                                     ; 63.68 MHz ( period = 15.703 ns )                    ; adder:a|buf[6]     ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.486 ns               ;
; N/A                                     ; 63.81 MHz ( period = 15.672 ns )                    ; adder:a|buf[7]     ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.455 ns               ;
; N/A                                     ; 64.04 MHz ( period = 15.615 ns )                    ; adder:a|buf[5]     ; adder:a|output[8]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.397 ns               ;
; N/A                                     ; 64.04 MHz ( period = 15.615 ns )                    ; adder:a|buf[5]     ; adder:a|output[4]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.397 ns               ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; adder:a|buf[6]     ; adder:a|output[8]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.286 ns               ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; adder:a|buf[6]     ; adder:a|output[4]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.286 ns               ;
; N/A                                     ; 64.63 MHz ( period = 15.473 ns )                    ; adder:a|buf[7]     ; adder:a|output[8]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.255 ns               ;
; N/A                                     ; 64.63 MHz ( period = 15.473 ns )                    ; adder:a|buf[7]     ; adder:a|output[4]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 15.255 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.809 ns )                    ; adder:a|buf[4]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.596 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.809 ns )                    ; adder:a|buf[4]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.596 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.809 ns )                    ; adder:a|buf[4]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.596 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.807 ns )                    ; adder:a|buf[4]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.807 ns )                    ; adder:a|buf[4]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.54 MHz ( period = 14.807 ns )                    ; adder:a|buf[4]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.793 ns )                    ; adder:a|buf[4]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.578 ns               ;
; N/A                                     ; 68.90 MHz ( period = 14.514 ns )                    ; adder:a|buf[4]     ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.297 ns               ;
; N/A                                     ; 69.86 MHz ( period = 14.315 ns )                    ; adder:a|buf[4]     ; adder:a|output[8]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.097 ns               ;
; N/A                                     ; 69.86 MHz ( period = 14.315 ns )                    ; adder:a|buf[4]     ; adder:a|output[4]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 14.097 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; adder:a|buf[3]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.819 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; adder:a|buf[3]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.819 ns               ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; adder:a|buf[3]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.819 ns               ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; adder:a|buf[3]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.817 ns               ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; adder:a|buf[3]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.817 ns               ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; adder:a|buf[3]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.817 ns               ;
; N/A                                     ; 76.83 MHz ( period = 13.016 ns )                    ; adder:a|buf[3]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.801 ns               ;
; N/A                                     ; 78.51 MHz ( period = 12.737 ns )                    ; adder:a|buf[3]     ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.520 ns               ;
; N/A                                     ; 79.76 MHz ( period = 12.538 ns )                    ; adder:a|buf[3]     ; adder:a|output[8]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 79.76 MHz ( period = 12.538 ns )                    ; adder:a|buf[3]     ; adder:a|output[4]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 80.54 MHz ( period = 12.416 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[6]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.415 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[22] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[13] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.199 ns               ;
; N/A                                     ; 80.59 MHz ( period = 12.409 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[26] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.194 ns               ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[5]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[0]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.094 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[1]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.094 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[19] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.094 ns               ;
; N/A                                     ; 81.27 MHz ( period = 12.305 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[6]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 81.27 MHz ( period = 12.304 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[22] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.089 ns               ;
; N/A                                     ; 81.28 MHz ( period = 12.303 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[13] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.088 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.298 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[26] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.083 ns               ;
; N/A                                     ; 81.33 MHz ( period = 12.295 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[5]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.080 ns               ;
; N/A                                     ; 81.47 MHz ( period = 12.274 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[6]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.059 ns               ;
; N/A                                     ; 81.48 MHz ( period = 12.273 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[22] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.058 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[13] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 81.52 MHz ( period = 12.267 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[26] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.052 ns               ;
; N/A                                     ; 81.54 MHz ( period = 12.264 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[5]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 12.049 ns               ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[0]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.983 ns               ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[1]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.983 ns               ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[19] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.983 ns               ;
; N/A                                     ; 82.19 MHz ( period = 12.167 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[0]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.19 MHz ( period = 12.167 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[1]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.19 MHz ( period = 12.167 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[19] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[3]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[4]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.909 ns               ;
; N/A                                     ; 82.52 MHz ( period = 12.118 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[8]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.901 ns               ;
; N/A                                     ; 82.71 MHz ( period = 12.091 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[31] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.873 ns               ;
; N/A                                     ; 82.75 MHz ( period = 12.084 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[9]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 82.76 MHz ( period = 12.083 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[12] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.866 ns               ;
; N/A                                     ; 82.76 MHz ( period = 12.083 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[23] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.866 ns               ;
; N/A                                     ; 82.80 MHz ( period = 12.078 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[11] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.861 ns               ;
; N/A                                     ; 82.80 MHz ( period = 12.077 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[14] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.860 ns               ;
; N/A                                     ; 82.91 MHz ( period = 12.061 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[21] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.842 ns               ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[15] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[20] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 82.93 MHz ( period = 12.059 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[28] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[30] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 82.94 MHz ( period = 12.057 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[7]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[10] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.837 ns               ;
; N/A                                     ; 83.19 MHz ( period = 12.021 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[3]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.804 ns               ;
; N/A                                     ; 83.23 MHz ( period = 12.015 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[4]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.798 ns               ;
; N/A                                     ; 83.28 MHz ( period = 12.008 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[17] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 83.28 MHz ( period = 12.007 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[8]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[3]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.773 ns               ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[4]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.767 ns               ;
; N/A                                     ; 83.47 MHz ( period = 11.980 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[31] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.762 ns               ;
; N/A                                     ; 83.50 MHz ( period = 11.976 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[8]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.759 ns               ;
; N/A                                     ; 83.52 MHz ( period = 11.973 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[9]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.754 ns               ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[12] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[23] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.755 ns               ;
; N/A                                     ; 83.56 MHz ( period = 11.967 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[11] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.750 ns               ;
; N/A                                     ; 83.57 MHz ( period = 11.966 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[14] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.749 ns               ;
; N/A                                     ; 83.68 MHz ( period = 11.950 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[21] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.731 ns               ;
; N/A                                     ; 83.69 MHz ( period = 11.949 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[15] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 83.69 MHz ( period = 11.949 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[20] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 83.69 MHz ( period = 11.949 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[31] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.731 ns               ;
; N/A                                     ; 83.70 MHz ( period = 11.948 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[28] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 83.70 MHz ( period = 11.947 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[30] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.728 ns               ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[7]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.727 ns               ;
; N/A                                     ; 83.72 MHz ( period = 11.945 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[10] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.726 ns               ;
; N/A                                     ; 83.74 MHz ( period = 11.942 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[9]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.723 ns               ;
; N/A                                     ; 83.75 MHz ( period = 11.941 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[12] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 83.75 MHz ( period = 11.941 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[23] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[11] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.719 ns               ;
; N/A                                     ; 83.79 MHz ( period = 11.935 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[14] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.90 MHz ( period = 11.919 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[21] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[15] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.699 ns               ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[20] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.699 ns               ;
; N/A                                     ; 83.91 MHz ( period = 11.917 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[28] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[30] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.697 ns               ;
; N/A                                     ; 83.93 MHz ( period = 11.915 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[7]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 83.93 MHz ( period = 11.914 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[10] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.695 ns               ;
; N/A                                     ; 83.96 MHz ( period = 11.911 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[24] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[29] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 84.05 MHz ( period = 11.897 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[17] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.679 ns               ;
; N/A                                     ; 84.06 MHz ( period = 11.896 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[25] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.678 ns               ;
; N/A                                     ; 84.07 MHz ( period = 11.895 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[18] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 84.08 MHz ( period = 11.893 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[16] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 84.10 MHz ( period = 11.891 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[27] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.673 ns               ;
; N/A                                     ; 84.27 MHz ( period = 11.866 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[17] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.648 ns               ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; adder:a|buf[5]     ; adder:a|int_len[2]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.632 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[24] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.582 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.799 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[29] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.581 ns               ;
; N/A                                     ; 84.85 MHz ( period = 11.785 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[25] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.86 MHz ( period = 11.784 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[18] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.566 ns               ;
; N/A                                     ; 84.88 MHz ( period = 11.782 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[16] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.564 ns               ;
; N/A                                     ; 84.89 MHz ( period = 11.780 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[27] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.562 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[24] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.551 ns               ;
; N/A                                     ; 84.98 MHz ( period = 11.768 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[29] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.550 ns               ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[25] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 85.08 MHz ( period = 11.753 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[18] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.535 ns               ;
; N/A                                     ; 85.10 MHz ( period = 11.751 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[16] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 85.11 MHz ( period = 11.749 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[27] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 85.19 MHz ( period = 11.739 ns )                    ; adder:a|buf[6]     ; adder:a|int_len[2]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.521 ns               ;
; N/A                                     ; 85.41 MHz ( period = 11.708 ns )                    ; adder:a|buf[7]     ; adder:a|int_len[2]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.490 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; adder:a|int_len[0] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; adder:a|int_len[0] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; adder:a|int_len[0] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.77 MHz ( period = 11.393 ns )                    ; adder:a|int_len[0] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 87.77 MHz ( period = 11.393 ns )                    ; adder:a|int_len[0] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 87.77 MHz ( period = 11.393 ns )                    ; adder:a|int_len[0] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; adder:a|int_len[0] ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; adder:a|int_len[1] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; adder:a|int_len[1] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; adder:a|int_len[1] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; adder:a|int_len[1] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; adder:a|int_len[1] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; adder:a|int_len[1] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; adder:a|int_len[1] ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.096 ns               ;
; N/A                                     ; 88.93 MHz ( period = 11.245 ns )                    ; adder:a|int_len[2] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.93 MHz ( period = 11.245 ns )                    ; adder:a|int_len[2] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.93 MHz ( period = 11.245 ns )                    ; adder:a|int_len[2] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.243 ns )                    ; adder:a|int_len[2] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.243 ns )                    ; adder:a|int_len[2] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.243 ns )                    ; adder:a|int_len[2] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; adder:a|int_len[2] ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.47 MHz ( period = 11.177 ns )                    ; adder:a|int_len[3] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 89.47 MHz ( period = 11.177 ns )                    ; adder:a|int_len[3] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 89.47 MHz ( period = 11.177 ns )                    ; adder:a|int_len[3] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|buf[2]     ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|buf[2]     ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|buf[2]     ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|int_len[3] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.965 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|int_len[3] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.965 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; adder:a|int_len[3] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.965 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; adder:a|buf[2]     ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; adder:a|buf[2]     ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; adder:a|buf[2]     ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 89.60 MHz ( period = 11.161 ns )                    ; adder:a|int_len[3] ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.949 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.159 ns )                    ; adder:a|buf[2]     ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.944 ns               ;
; N/A                                     ; 89.96 MHz ( period = 11.116 ns )                    ; adder:a|buf[4]     ; adder:a|int_len[6]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 89.97 MHz ( period = 11.115 ns )                    ; adder:a|buf[4]     ; adder:a|int_len[22] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; adder:a|buf[4]     ; adder:a|int_len[13] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.899 ns               ;
; N/A                                     ; 90.02 MHz ( period = 11.109 ns )                    ; adder:a|buf[4]     ; adder:a|int_len[26] ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.894 ns               ;
; N/A                                     ; 90.04 MHz ( period = 11.106 ns )                    ; adder:a|buf[4]     ; adder:a|int_len[5]  ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.891 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; adder:a|int_len[0] ; adder:a|output[0]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.884 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.081 ns )                    ; adder:a|int_len[4] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.081 ns )                    ; adder:a|int_len[4] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.081 ns )                    ; adder:a|int_len[4] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; adder:a|int_len[4] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.869 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; adder:a|int_len[4] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.869 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; adder:a|int_len[4] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.869 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; adder:a|int_len[5] ; adder:a|output[5]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; adder:a|int_len[5] ; adder:a|output[6]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; adder:a|int_len[5] ; adder:a|output[7]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; adder:a|int_len[5] ; adder:a|output[1]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; adder:a|int_len[5] ; adder:a|output[2]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; adder:a|int_len[5] ; adder:a|output[3]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; adder:a|int_len[4] ; adder:a|output[9]   ; clock_50_mhz ; clock_50_mhz ; None                        ; None                      ; 10.853 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                     ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_user[2]'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                        ; None                      ; 0.399 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_user[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                        ; None                      ; 0.399 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_user'                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                        ; None                      ; 0.399 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_user[1]'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                        ; None                      ; 0.399 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_50_mhz'                                                                                                                                                                            ;
+------------------------------------------+-----------------+-----------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To                    ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.a ; adder:a|next_s.b_2403 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.d ; adder:a|next_s.e_2379 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.g ; adder:a|next_s.h_2355 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.e ; adder:a|next_s.f_2371 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.f ; adder:a|next_s.g_2363 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.b ; adder:a|next_s.c_2395 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 0.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; adder:a|cur_s.c ; adder:a|next_s.d_2387 ; clock_50_mhz ; clock_50_mhz ; None                       ; None                       ; 1.151 ns                 ;
+------------------------------------------+-----------------+-----------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_user[2]'                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[2] ; address_user[2] ; None                       ; None                       ; 0.399 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_user[0]'                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[0] ; address_user[0] ; None                       ; None                       ; 0.399 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_user'                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                  ; To                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; clock_user ; clock_user ; None                       ; None                       ; 0.399 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_user[1]'                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                  ; To                                                                                   ; From Clock      ; To Clock        ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64 ; address_user[1] ; address_user[1] ; None                       ; None                       ; 0.399 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+-----------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                           ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------------------------+-----------------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                                                                                    ; To Clock        ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------------------------+-----------------+
; N/A   ; None         ; 12.099 ns  ; address_user[2] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.940 ns  ; address_user[2] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.909 ns  ; address_user[1] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.869 ns  ; address_user[2] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.798 ns  ; address_user[2] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.750 ns  ; address_user[1] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.727 ns  ; address_user[2] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.679 ns  ; address_user[1] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.656 ns  ; address_user[2] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.608 ns  ; address_user[1] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.585 ns  ; address_user[2] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.537 ns  ; address_user[1] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.466 ns  ; address_user[1] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.395 ns  ; address_user[1] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.198 ns  ; address_user[2] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 11.008 ns  ; address_user[1] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.838 ns  ; address_user[0] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.591 ns  ; address_user[0] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.520 ns  ; address_user[0] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.449 ns  ; address_user[0] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.378 ns  ; address_user[0] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 10.015 ns  ; address_user[0] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.961 ns   ; data_user[5]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.952 ns   ; data_user[6]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.906 ns   ; data_user[0]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.838 ns   ; data_user[2]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.802 ns   ; data_user[5]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.747 ns   ; data_user[0]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.679 ns   ; data_user[2]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.676 ns   ; data_user[0]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.629 ns   ; address_user[0] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.608 ns   ; data_user[2]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.605 ns   ; data_user[0]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.537 ns   ; data_user[2]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.534 ns   ; data_user[0]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.476 ns   ; data_user[6]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.466 ns   ; data_user[2]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.463 ns   ; data_user[0]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.432 ns   ; data_user[3]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.415 ns   ; data_user[5]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.392 ns   ; data_user[0]    ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.273 ns   ; data_user[3]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.230 ns   ; address_user[0] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.202 ns   ; data_user[3]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.131 ns   ; data_user[3]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.091 ns   ; data_user[1]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.080 ns   ; data_user[2]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 9.005 ns   ; data_user[0]    ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.932 ns   ; data_user[1]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.861 ns   ; data_user[1]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.790 ns   ; data_user[1]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.789 ns   ; data_user[7]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.744 ns   ; data_user[3]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.719 ns   ; data_user[1]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.648 ns   ; data_user[1]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.591 ns   ; data_user[4]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.432 ns   ; data_user[4]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.361 ns   ; data_user[4]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.262 ns   ; data_user[1]    ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 8.075 ns   ; clock_user      ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.978 ns   ; data_user[4]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.916 ns   ; clock_user      ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.845 ns   ; clock_user      ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.774 ns   ; clock_user      ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.703 ns   ; clock_user      ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.632 ns   ; clock_user      ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.561 ns   ; clock_user      ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 7.174 ns   ; clock_user      ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 5.343 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 5.202 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.790 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 4.694 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 4.596 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.462 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.455 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.447 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.384 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.378 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.323 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.308 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.243 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.237 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.156 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.088 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.074 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.053 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.043 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 4.022 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 4.017 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 4.010 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 3.983 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 3.947 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.947 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.935 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.921 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.914 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.906 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.883 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.871 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.853 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 3.842 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.831 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.825 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.813 ns   ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.798 ns   ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.735 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.729 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.712 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.629 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 3.615 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.567 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A   ; None         ; 3.535 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.533 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.512 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.507 ns   ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.490 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.481 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.469 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.439 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.430 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.426 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A   ; None         ; 3.425 ns   ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.404 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.373 ns   ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.361 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.334 ns   ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.300 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.224 ns   ; en              ; adder:a|output[5]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.224 ns   ; en              ; adder:a|output[6]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.224 ns   ; en              ; adder:a|output[7]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.222 ns   ; en              ; adder:a|output[1]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.222 ns   ; en              ; adder:a|output[2]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.222 ns   ; en              ; adder:a|output[3]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.208 ns   ; en              ; adder:a|output[9]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 3.204 ns   ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 3.088 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 3.014 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A   ; None         ; 2.980 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 2.929 ns   ; en              ; adder:a|output[0]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 2.918 ns   ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A   ; None         ; 2.730 ns   ; en              ; adder:a|output[8]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 2.730 ns   ; en              ; adder:a|output[4]                                                                     ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[7]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[9]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[10]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[15]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[20]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[21]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[28]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.728 ns   ; en              ; adder:a|int_len[30]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.725 ns   ; en              ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[3]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[4]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[8]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[11]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[12]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[14]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.512 ns   ; en              ; adder:a|int_len[23]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.506 ns   ; en              ; adder:a|int_len[2]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.506 ns   ; en              ; adder:a|int_len[17]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[16]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[18]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[24]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[25]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[27]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[29]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.470 ns   ; en              ; adder:a|int_len[31]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.217 ns   ; en              ; adder:a|int_len[0]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.217 ns   ; en              ; adder:a|int_len[1]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.217 ns   ; en              ; adder:a|int_len[19]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.020 ns   ; en              ; adder:a|int_len[5]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.020 ns   ; en              ; adder:a|int_len[6]                                                                    ; clock_50_mhz    ;
; N/A   ; None         ; 1.020 ns   ; en              ; adder:a|int_len[13]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.020 ns   ; en              ; adder:a|int_len[22]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 1.020 ns   ; en              ; adder:a|int_len[26]                                                                   ; clock_50_mhz    ;
; N/A   ; None         ; 0.939 ns   ; en              ; adder:a|cur_s.a                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.931 ns   ; en              ; adder:a|cur_s.c                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.928 ns   ; en              ; adder:a|cur_s.b                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.833 ns   ; en              ; adder:a|read_address[2]                                                               ; clock_50_mhz    ;
; N/A   ; None         ; 0.833 ns   ; en              ; adder:a|read_address[0]                                                               ; clock_50_mhz    ;
; N/A   ; None         ; 0.833 ns   ; en              ; adder:a|read_address[1]                                                               ; clock_50_mhz    ;
; N/A   ; None         ; 0.562 ns   ; en              ; adder:a|cur_s.d                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.559 ns   ; en              ; adder:a|cur_s.f                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.559 ns   ; en              ; adder:a|cur_s.g                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.558 ns   ; en              ; adder:a|cur_s.e                                                                       ; clock_50_mhz    ;
; N/A   ; None         ; 0.268 ns   ; en              ; adder:a|cur_s.h                                                                       ; clock_50_mhz    ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+-------------------+---------------------+--------------+
; Slack ; Required tco ; Actual tco ; From              ; To                  ; From Clock   ;
+-------+--------------+------------+-------------------+---------------------+--------------+
; N/A   ; None         ; 7.702 ns   ; adder:a|output[6] ; sev_seg_output_2[2] ; clock_50_mhz ;
; N/A   ; None         ; 7.385 ns   ; adder:a|output[1] ; sev_seg_output_3[1] ; clock_50_mhz ;
; N/A   ; None         ; 7.319 ns   ; adder:a|output[8] ; sev_seg_output_1[0] ; clock_50_mhz ;
; N/A   ; None         ; 6.720 ns   ; adder:a|output[9] ; sev_seg_output_1[1] ; clock_50_mhz ;
; N/A   ; None         ; 6.693 ns   ; adder:a|output[5] ; sev_seg_output_2[1] ; clock_50_mhz ;
; N/A   ; None         ; 6.680 ns   ; adder:a|output[7] ; sev_seg_output_2[3] ; clock_50_mhz ;
; N/A   ; None         ; 6.503 ns   ; adder:a|output[2] ; sev_seg_output_3[2] ; clock_50_mhz ;
; N/A   ; None         ; 6.483 ns   ; adder:a|output[4] ; sev_seg_output_2[0] ; clock_50_mhz ;
; N/A   ; None         ; 6.475 ns   ; adder:a|output[3] ; sev_seg_output_3[3] ; clock_50_mhz ;
; N/A   ; None         ; 6.461 ns   ; adder:a|output[0] ; sev_seg_output_3[0] ; clock_50_mhz ;
+-------+--------------+------------+-------------------+---------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                  ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------------------------+-----------------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                                                                                    ; To Clock        ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------------------------+-----------------+
; N/A           ; None        ; -0.038 ns ; en              ; adder:a|cur_s.h                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.328 ns ; en              ; adder:a|cur_s.e                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.329 ns ; en              ; adder:a|cur_s.f                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.329 ns ; en              ; adder:a|cur_s.g                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.332 ns ; en              ; adder:a|cur_s.d                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.603 ns ; en              ; adder:a|read_address[2]                                                               ; clock_50_mhz    ;
; N/A           ; None        ; -0.603 ns ; en              ; adder:a|read_address[0]                                                               ; clock_50_mhz    ;
; N/A           ; None        ; -0.603 ns ; en              ; adder:a|read_address[1]                                                               ; clock_50_mhz    ;
; N/A           ; None        ; -0.698 ns ; en              ; adder:a|cur_s.b                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.701 ns ; en              ; adder:a|cur_s.c                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.709 ns ; en              ; adder:a|cur_s.a                                                                       ; clock_50_mhz    ;
; N/A           ; None        ; -0.790 ns ; en              ; adder:a|int_len[5]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -0.790 ns ; en              ; adder:a|int_len[6]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -0.790 ns ; en              ; adder:a|int_len[13]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -0.790 ns ; en              ; adder:a|int_len[22]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -0.790 ns ; en              ; adder:a|int_len[26]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -0.987 ns ; en              ; adder:a|int_len[0]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -0.987 ns ; en              ; adder:a|int_len[1]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -0.987 ns ; en              ; adder:a|int_len[19]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[16]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[18]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[24]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[25]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[27]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[29]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.240 ns ; en              ; adder:a|int_len[31]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.276 ns ; en              ; adder:a|int_len[2]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.276 ns ; en              ; adder:a|int_len[17]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[3]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[4]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[8]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[11]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[12]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[14]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.282 ns ; en              ; adder:a|int_len[23]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.495 ns ; en              ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[7]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[9]                                                                    ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[10]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[15]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[20]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[21]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[28]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -1.498 ns ; en              ; adder:a|int_len[30]                                                                   ; clock_50_mhz    ;
; N/A           ; None        ; -2.024 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.132 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.236 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.332 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.342 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.400 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.438 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.468 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.500 ns ; en              ; adder:a|output[8]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.500 ns ; en              ; adder:a|output[4]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.508 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.534 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -2.576 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.648 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.670 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.673 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -2.676 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.691 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.699 ns ; en              ; adder:a|output[0]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.744 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.744 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -2.758 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.778 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.784 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.799 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.799 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.849 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.850 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -2.854 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.860 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.885 ns ; data_user[3]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -2.895 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.897 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.910 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -2.945 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.963 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -2.968 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.978 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -2.978 ns ; en              ; adder:a|output[9]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.991 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -2.992 ns ; en              ; adder:a|output[1]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.992 ns ; en              ; adder:a|output[2]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.992 ns ; en              ; adder:a|output[3]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.993 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -2.994 ns ; en              ; adder:a|output[5]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.994 ns ; en              ; adder:a|output[6]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -2.994 ns ; en              ; adder:a|output[7]                                                                     ; clock_50_mhz    ;
; N/A           ; None        ; -3.049 ns ; data_user[4]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.071 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -3.117 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.156 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.180 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.186 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.201 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.264 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; clock_user      ;
; N/A           ; None        ; -3.266 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.297 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.307 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.319 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.325 ns ; data_user[1]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.340 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.357 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.360 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[1] ;
; N/A           ; None        ; -3.370 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.405 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.407 ns ; data_user[6]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.448 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.473 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.498 ns ; data_user[0]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.504 ns ; clock_user      ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.509 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.546 ns ; data_user[2]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.610 ns ; clock_user      ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.612 ns ; data_user[5]    ; registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -3.615 ns ; clock_user      ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.637 ns ; clock_user      ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.649 ns ; clock_user      ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.700 ns ; clock_user      ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.739 ns ; clock_user      ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.772 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[0] ;
; N/A           ; None        ; -3.886 ns ; clock_user      ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -3.913 ns ; data_user[7]    ; registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65 ; address_user[2] ;
; N/A           ; None        ; -6.362 ns ; data_user[7]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.415 ns ; address_user[0] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.428 ns ; address_user[0] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.601 ns ; address_user[0] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.638 ns ; address_user[0] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.729 ns ; address_user[0] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.798 ns ; data_user[3]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.837 ns ; data_user[6]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.930 ns ; data_user[4]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -6.945 ns ; address_user[0] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.073 ns ; data_user[1]    ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.077 ns ; address_user[0] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.107 ns ; data_user[2]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.191 ns ; address_user[0] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.195 ns ; data_user[0]    ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.311 ns ; data_user[5]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.317 ns ; data_user[3]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.341 ns ; address_user[1] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.388 ns ; data_user[3]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.447 ns ; address_user[1] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.447 ns ; data_user[4]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.452 ns ; address_user[1] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.459 ns ; data_user[3]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.481 ns ; data_user[6]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.486 ns ; address_user[1] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.518 ns ; data_user[4]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.523 ns ; address_user[2] ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.537 ns ; address_user[1] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.576 ns ; address_user[1] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.618 ns ; data_user[3]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.626 ns ; data_user[1]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.629 ns ; address_user[2] ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.634 ns ; address_user[2] ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.662 ns ; data_user[2]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.668 ns ; address_user[2] ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.677 ns ; data_user[4]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.697 ns ; data_user[1]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.719 ns ; address_user[2] ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.723 ns ; address_user[1] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.733 ns ; data_user[2]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.749 ns ; data_user[0]    ; adder:a|buf[1]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.758 ns ; address_user[2] ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.768 ns ; data_user[1]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.804 ns ; data_user[2]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.820 ns ; data_user[0]    ; adder:a|buf[2]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.830 ns ; data_user[5]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.839 ns ; address_user[1] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.839 ns ; data_user[1]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.875 ns ; data_user[2]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.891 ns ; data_user[0]    ; adder:a|buf[3]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.897 ns ; address_user[2] ; adder:a|buf[0]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.905 ns ; address_user[2] ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.910 ns ; data_user[1]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.962 ns ; data_user[0]    ; adder:a|buf[4]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -7.989 ns ; data_user[5]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -8.033 ns ; data_user[0]    ; adder:a|buf[5]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -8.034 ns ; data_user[2]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -8.069 ns ; data_user[1]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -8.104 ns ; data_user[0]    ; adder:a|buf[6]                                                                        ; clock_50_mhz    ;
; N/A           ; None        ; -8.263 ns ; data_user[0]    ; adder:a|buf[7]                                                                        ; clock_50_mhz    ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------------------------+-----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Tue Oct 11 13:57:55 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_adder -c fast_adder --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "adder:a|next_s.h_2355" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "adder:a|next_s.f_2371" is a latch
    Warning: Node "adder:a|next_s.d_2387" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "adder:a|next_s.c_2395" is a latch
    Warning: Node "adder:a|next_s.e_2379" is a latch
    Warning: Node "adder:a|next_s.g_2363" is a latch
    Warning: Node "adder:a|next_s.b_2403" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65" is a latch
    Warning: Node "registerfile_8_by_8:rf|reg:R6|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r6|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r6|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r5|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r5|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r4|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r4|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R2|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R4|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R7|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R5|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~56"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~57"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64"
Warning: Found combinational loop of 1 nodes
    Warning: Node "registerfile_8_by_8:rf|reg:R3|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50_mhz" is an undefined clock
    Info: Assuming node "address_user[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "address_user[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "clock_user" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "address_user[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "registerfile_8_by_8:rf|and_gate:AND6|o~36" as buffer
    Info: Detected gated clock "registerfile_8_by_8:rf|and_gate:AND8|o" as buffer
    Info: Detected ripple clock "adder:a|cur_s.h" as buffer
Info: Clock "clock_50_mhz" has Internal fmax of 62.08 MHz between source register "adder:a|buf[5]" and destination register "adder:a|output[5]" (period= 16.109 ns)
    Info: + Longest register to register delay is 15.896 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 14; REG Node = 'adder:a|buf[5]'
        Info: 2: + IC(0.342 ns) + CELL(0.414 ns) = 0.756 ns; Loc. = LCCOMB_X53_Y19_N24; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.827 ns; Loc. = LCCOMB_X53_Y19_N26; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.898 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.308 ns; Loc. = LCCOMB_X53_Y19_N30; Fanout = 14; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16'
        Info: 6: + IC(0.701 ns) + CELL(0.150 ns) = 2.159 ns; Loc. = LCCOMB_X55_Y19_N6; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48'
        Info: 7: + IC(0.447 ns) + CELL(0.414 ns) = 3.020 ns; Loc. = LCCOMB_X54_Y19_N4; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.091 ns; Loc. = LCCOMB_X54_Y19_N6; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.162 ns; Loc. = LCCOMB_X54_Y19_N8; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.572 ns; Loc. = LCCOMB_X54_Y19_N10; Fanout = 15; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20'
        Info: 11: + IC(0.467 ns) + CELL(0.150 ns) = 4.189 ns; Loc. = LCCOMB_X55_Y19_N10; Fanout = 3; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~650'
        Info: 12: + IC(0.436 ns) + CELL(0.393 ns) = 5.018 ns; Loc. = LCCOMB_X54_Y19_N24; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.089 ns; Loc. = LCCOMB_X54_Y19_N26; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.499 ns; Loc. = LCCOMB_X54_Y19_N28; Fanout = 15; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20'
        Info: 15: + IC(0.775 ns) + CELL(0.150 ns) = 6.424 ns; Loc. = LCCOMB_X55_Y21_N28; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24'
        Info: 16: + IC(0.744 ns) + CELL(0.414 ns) = 7.582 ns; Loc. = LCCOMB_X56_Y19_N20; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.653 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 2; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.724 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.795 ns; Loc. = LCCOMB_X56_Y19_N26; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19'
        Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 8.205 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 12; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20'
        Info: 21: + IC(0.469 ns) + CELL(0.150 ns) = 8.824 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13'
        Info: 22: + IC(0.452 ns) + CELL(0.414 ns) = 9.690 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.761 ns; Loc. = LCCOMB_X56_Y19_N10; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.832 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 10.242 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 23; COMB Node = 'adder:a|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20'
        Info: 26: + IC(0.843 ns) + CELL(0.275 ns) = 11.360 ns; Loc. = LCCOMB_X55_Y22_N28; Fanout = 1; COMB Node = 'adder:a|Add2~6663'
        Info: 27: + IC(0.243 ns) + CELL(0.150 ns) = 11.753 ns; Loc. = LCCOMB_X55_Y22_N14; Fanout = 2; COMB Node = 'adder:a|Add2~6664'
        Info: 28: + IC(0.711 ns) + CELL(0.398 ns) = 12.862 ns; Loc. = LCCOMB_X57_Y22_N10; Fanout = 1; COMB Node = 'adder:a|Equal0~792'
        Info: 29: + IC(0.266 ns) + CELL(0.410 ns) = 13.538 ns; Loc. = LCCOMB_X57_Y22_N8; Fanout = 1; COMB Node = 'adder:a|Equal0~796'
        Info: 30: + IC(0.257 ns) + CELL(0.275 ns) = 14.070 ns; Loc. = LCCOMB_X57_Y22_N26; Fanout = 4; COMB Node = 'adder:a|Equal0~801'
        Info: 31: + IC(0.270 ns) + CELL(0.150 ns) = 14.490 ns; Loc. = LCCOMB_X57_Y22_N4; Fanout = 10; COMB Node = 'adder:a|output[8]~1124'
        Info: 32: + IC(0.746 ns) + CELL(0.660 ns) = 15.896 ns; Loc. = LCFF_X56_Y20_N3; Fanout = 1; REG Node = 'adder:a|output[5]'
        Info: Total cell delay = 7.727 ns ( 48.61 % )
        Info: Total interconnect delay = 8.169 ns ( 51.39 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clock_50_mhz" to destination register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X56_Y20_N3; Fanout = 1; REG Node = 'adder:a|output[5]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Longest clock path from clock "clock_50_mhz" to source register is 2.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 14; REG Node = 'adder:a|buf[5]'
            Info: Total cell delay = 1.536 ns ( 57.25 % )
            Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "address_user[2]" Internal fmax is restricted to 450.05 MHz between source register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" and destination register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.411 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
            Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 0.150 ns ( 36.50 % )
            Info: Total interconnect delay = 0.261 ns ( 63.50 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "address_user[2]" to destination register is 3.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user[2]'
                Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 3.622 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
                Info: Total cell delay = 1.271 ns ( 35.09 % )
                Info: Total interconnect delay = 2.351 ns ( 64.91 % )
            Info: - Longest clock path from clock "address_user[2]" to source register is 3.627 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user[2]'
                Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 3.627 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
                Info: Total cell delay = 1.275 ns ( 35.15 % )
                Info: Total interconnect delay = 2.352 ns ( 64.85 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.985 ns
Info: Clock "address_user[0]" Internal fmax is restricted to 450.05 MHz between source register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" and destination register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.411 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
            Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 0.150 ns ( 36.50 % )
            Info: Total interconnect delay = 0.261 ns ( 63.50 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "address_user[0]" to destination register is 3.763 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user[0]'
                Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 3.763 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
                Info: Total cell delay = 1.396 ns ( 37.10 % )
                Info: Total interconnect delay = 2.367 ns ( 62.90 % )
            Info: - Longest clock path from clock "address_user[0]" to source register is 3.768 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user[0]'
                Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 3.768 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
                Info: Total cell delay = 1.400 ns ( 37.15 % )
                Info: Total interconnect delay = 2.368 ns ( 62.85 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.985 ns
Info: Clock "clock_user" Internal fmax is restricted to 420.17 MHz between source register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" and destination register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.411 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
            Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 0.150 ns ( 36.50 % )
            Info: Total interconnect delay = 0.261 ns ( 63.50 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "clock_user" to destination register is 4.271 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'
                Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 4.271 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
                Info: Total cell delay = 1.643 ns ( 38.47 % )
                Info: Total interconnect delay = 2.628 ns ( 61.53 % )
            Info: - Longest clock path from clock "clock_user" to source register is 4.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'
                Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 4.276 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
                Info: Total cell delay = 1.647 ns ( 38.52 % )
                Info: Total interconnect delay = 2.629 ns ( 61.48 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.985 ns
Info: Clock "address_user[1]" Internal fmax is restricted to 450.05 MHz between source register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65" and destination register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.411 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
            Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 0.150 ns ( 36.50 % )
            Info: Total interconnect delay = 0.261 ns ( 63.50 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "address_user[1]" to destination register is 4.175 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user[1]'
                Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.838 ns) + CELL(0.271 ns) = 4.175 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~64'
                Info: Total cell delay = 1.521 ns ( 36.43 % )
                Info: Total interconnect delay = 2.654 ns ( 63.57 % )
            Info: - Longest clock path from clock "address_user[1]" to source register is 4.180 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user[1]'
                Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
                Info: 3: + IC(0.839 ns) + CELL(0.275 ns) = 4.180 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~65'
                Info: Total cell delay = 1.525 ns ( 36.48 % )
                Info: Total interconnect delay = 2.655 ns ( 63.52 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 0.985 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clock_50_mhz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "adder:a|cur_s.a" and destination pin or register "adder:a|next_s.b_2403" for clock "clock_50_mhz" (Hold time is 3.122 ns)
    Info: + Largest clock skew is 3.695 ns
        Info: + Longest clock path from clock "clock_50_mhz" to destination register is 6.379 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
            Info: 2: + IC(1.436 ns) + CELL(0.787 ns) = 3.222 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a|cur_s.h'
            Info: 3: + IC(1.631 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'adder:a|cur_s.h~clkctrl'
            Info: 4: + IC(1.376 ns) + CELL(0.150 ns) = 6.379 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; REG Node = 'adder:a|next_s.b_2403'
            Info: Total cell delay = 1.936 ns ( 30.35 % )
            Info: Total interconnect delay = 4.443 ns ( 69.65 % )
        Info: - Shortest clock path from clock "clock_50_mhz" to source register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y18_N7; Fanout = 10; REG Node = 'adder:a|cur_s.a'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y18_N7; Fanout = 10; REG Node = 'adder:a|cur_s.a'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; REG Node = 'adder:a|next_s.b_2403'
        Info: Total cell delay = 0.323 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "address_user[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" and destination pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" for clock "address_user[2]" (Hold time is 60 ps)
    Info: + Largest clock skew is 0.459 ns
        Info: + Longest clock path from clock "address_user[2]" to destination register is 3.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user[2]'
            Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.380 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 1.413 ns ( 41.80 % )
            Info: Total interconnect delay = 1.967 ns ( 58.20 % )
        Info: - Shortest clock path from clock "address_user[2]" to source register is 2.921 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user[2]'
            Info: 2: + IC(1.513 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 2.921 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
            Info: Total cell delay = 1.150 ns ( 39.37 % )
            Info: Total interconnect delay = 1.771 ns ( 60.63 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
        Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
        Info: Total cell delay = 0.150 ns ( 37.59 % )
        Info: Total interconnect delay = 0.249 ns ( 62.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "address_user[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" and destination pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" for clock "address_user[0]" (Hold time is 60 ps)
    Info: + Largest clock skew is 0.459 ns
        Info: + Longest clock path from clock "address_user[0]" to destination register is 3.521 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user[0]'
            Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.521 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 1.538 ns ( 43.68 % )
            Info: Total interconnect delay = 1.983 ns ( 56.32 % )
        Info: - Shortest clock path from clock "address_user[0]" to source register is 3.062 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 132; CLK Node = 'address_user[0]'
            Info: 2: + IC(1.529 ns) + CELL(0.275 ns) = 2.654 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.062 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
            Info: Total cell delay = 1.275 ns ( 41.64 % )
            Info: Total interconnect delay = 1.787 ns ( 58.36 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
        Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
        Info: Total cell delay = 0.150 ns ( 37.59 % )
        Info: Total interconnect delay = 0.249 ns ( 62.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clock_user" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" and destination pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" for clock "clock_user" (Hold time is 60 ps)
    Info: + Largest clock skew is 0.459 ns
        Info: + Longest clock path from clock "clock_user" to destination register is 4.029 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'
            Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 4.029 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 1.785 ns ( 44.30 % )
            Info: Total interconnect delay = 2.244 ns ( 55.70 % )
        Info: - Shortest clock path from clock "clock_user" to source register is 3.570 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 37; CLK Node = 'clock_user'
            Info: 2: + IC(1.790 ns) + CELL(0.393 ns) = 3.162 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.570 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
            Info: Total cell delay = 1.522 ns ( 42.63 % )
            Info: Total interconnect delay = 2.048 ns ( 57.37 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
        Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
        Info: Total cell delay = 0.150 ns ( 37.59 % )
        Info: Total interconnect delay = 0.249 ns ( 62.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "address_user[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65" and destination pin or register "registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64" for clock "address_user[1]" (Hold time is 60 ps)
    Info: + Largest clock skew is 0.459 ns
        Info: + Longest clock path from clock "address_user[1]" to destination register is 3.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user[1]'
            Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.454 ns) + CELL(0.413 ns) = 3.933 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
            Info: Total cell delay = 1.663 ns ( 42.28 % )
            Info: Total interconnect delay = 2.270 ns ( 57.72 % )
        Info: - Shortest clock path from clock "address_user[1]" to source register is 3.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 6; CLK Node = 'address_user[1]'
            Info: 2: + IC(1.816 ns) + CELL(0.410 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 16; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND8|o'
            Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 3.474 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
            Info: Total cell delay = 1.400 ns ( 40.30 % )
            Info: Total interconnect delay = 2.074 ns ( 59.70 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:master|q~65'
        Info: 2: + IC(0.249 ns) + CELL(0.150 ns) = 0.399 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 1; REG Node = 'registerfile_8_by_8:rf|reg:R8|d_flip_flop_en:r7|master_slave:d_ff|d_latch:slave|q~64'
        Info: Total cell delay = 0.150 ns ( 37.59 % )
        Info: Total interconnect delay = 0.249 ns ( 62.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "adder:a|buf[7]" (data pin = "address_user[2]", clock pin = "clock_50_mhz") is 12.099 ns
    Info: + Longest pin to register delay is 14.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 6; CLK Node = 'address_user[2]'
        Info: 2: + IC(5.720 ns) + CELL(0.371 ns) = 6.941 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 64; COMB Node = 'registerfile_8_by_8:rf|and_gate:AND2|o~24'
        Info: 3: + IC(0.000 ns) + CELL(2.188 ns) = 9.129 ns; Loc. = LCCOMB_X46_Y16_N22; Fanout = 3; COMB LOOP Node = 'registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57'
            Info: Loc. = LCCOMB_X46_Y16_N22; Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57"
        Info: 4: + IC(0.000 ns) + CELL(0.692 ns) = 9.821 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 2; COMB LOOP Node = 'registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56'
            Info: Loc. = LCCOMB_X46_Y16_N4; Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~56"
            Info: Loc. = LCCOMB_X46_Y16_N22; Node "registerfile_8_by_8:rf|reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~57"
        Info: 5: + IC(0.696 ns) + CELL(0.438 ns) = 10.955 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 1; COMB Node = 'registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~442'
        Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 11.491 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 1; COMB Node = 'registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~443'
        Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 12.155 ns; Loc. = LCCOMB_X46_Y16_N8; Fanout = 3; COMB Node = 'registerfile_8_by_8:rf|multiplexer8:MUXA|o[0]~444'
        Info: 8: + IC(1.241 ns) + CELL(0.414 ns) = 13.810 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 2; COMB Node = 'adder:a|buf[0]~130'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.881 ns; Loc. = LCCOMB_X53_Y19_N4; Fanout = 2; COMB Node = 'adder:a|buf[1]~132'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.952 ns; Loc. = LCCOMB_X53_Y19_N6; Fanout = 2; COMB Node = 'adder:a|buf[2]~134'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 14.023 ns; Loc. = LCCOMB_X53_Y19_N8; Fanout = 2; COMB Node = 'adder:a|buf[3]~136'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 14.094 ns; Loc. = LCCOMB_X53_Y19_N10; Fanout = 2; COMB Node = 'adder:a|buf[4]~138'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 14.165 ns; Loc. = LCCOMB_X53_Y19_N12; Fanout = 2; COMB Node = 'adder:a|buf[5]~140'
        Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 14.324 ns; Loc. = LCCOMB_X53_Y19_N14; Fanout = 1; COMB Node = 'adder:a|buf[6]~142'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 14.734 ns; Loc. = LCCOMB_X53_Y19_N16; Fanout = 1; COMB Node = 'adder:a|buf[7]~143'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 14.818 ns; Loc. = LCFF_X53_Y19_N17; Fanout = 12; REG Node = 'adder:a|buf[7]'
        Info: Total cell delay = 6.656 ns ( 44.92 % )
        Info: Total interconnect delay = 8.162 ns ( 55.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50_mhz" to destination register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X53_Y19_N17; Fanout = 12; REG Node = 'adder:a|buf[7]'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
Info: tco from clock "clock_50_mhz" to destination pin "sev_seg_output_2[2]" through register "adder:a|output[6]" is 7.702 ns
    Info: + Longest clock path from clock "clock_50_mhz" to source register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 60; COMB Node = 'clock_50_mhz~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X56_Y20_N13; Fanout = 1; REG Node = 'adder:a|output[6]'
        Info: Total cell delay = 1.536 ns ( 57.23 % )
        Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y20_N13; Fanout = 1; REG Node = 'adder:a|output[6]'
        Info: 2: + IC(1.960 ns) + CELL(2.808 ns) = 4.768 ns; Loc. = PIN_AE21; Fanout = 0; PIN Node = 'sev_seg_output_2[2]'
        Info: Total cell delay = 2.808 ns ( 58.89 % )
        Info: Total interconnect delay = 1.960 ns ( 41.11 % )
Info: th for register "adder:a|cur_s.h" (data pin = "en", clock pin = "clock_50_mhz") is -0.038 ns
    Info: + Longest clock path from clock "clock_50_mhz" to destination register is 2.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock_50_mhz'
        Info: 2: + IC(1.436 ns) + CELL(0.537 ns) = 2.972 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a|cur_s.h'
        Info: Total cell delay = 1.536 ns ( 51.68 % )
        Info: Total interconnect delay = 1.436 ns ( 48.32 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 13; PIN Node = 'en'
        Info: 2: + IC(2.063 ns) + CELL(0.150 ns) = 3.192 ns; Loc. = LCCOMB_X45_Y18_N30; Fanout = 1; COMB Node = 'adder:a|cur_s~100'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.276 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 6; REG Node = 'adder:a|cur_s.h'
        Info: Total cell delay = 1.213 ns ( 37.03 % )
        Info: Total interconnect delay = 2.063 ns ( 62.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 239 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Oct 11 13:57:56 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


