// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "tft_rom_pic")
  (DATE "12/13/2022 21:31:52")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1806:1806:1806) (1415:1415:1415))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2253:2253:2253) (1942:1942:1942))
        (IOPATH i o (2687:2687:2687) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2071:2071:2071) (1689:1689:1689))
        (IOPATH i o (2677:2677:2677) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1740:1740:1740) (1450:1450:1450))
        (IOPATH i o (2707:2707:2707) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1557:1557:1557) (1235:1235:1235))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1585:1585:1585) (1239:1239:1239))
        (IOPATH i o (2790:2790:2790) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1470:1470:1470) (1257:1257:1257))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2440:2440:2440) (2044:2044:2044))
        (IOPATH i o (2780:2780:2780) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1324:1324:1324) (1081:1081:1081))
        (IOPATH i o (2697:2697:2697) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2896:2896:2896) (2431:2431:2431))
        (IOPATH i o (2687:2687:2687) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2977:2977:2977) (2416:2416:2416))
        (IOPATH i o (2677:2677:2677) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1593:1593:1593) (1271:1271:1271))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1866:1866:1866) (1619:1619:1619))
        (IOPATH i o (2790:2790:2790) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1714:1714:1714) (1428:1428:1428))
        (IOPATH i o (3945:3945:3945) (3986:3986:3986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2521:2521:2521) (2114:2114:2114))
        (IOPATH i o (2677:2677:2677) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rgb\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2350:2350:2350) (1930:1930:1930))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2362:2362:2362) (1878:1878:1878))
        (IOPATH i o (2810:2810:2810) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1769:1769:1769) (1477:1477:1477))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tft_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1202:1202:1202) (1196:1196:1196))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tft_bl\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1753:1753:1753) (1959:1959:1959))
        (IOPATH i o (3955:3955:3955) (3996:3996:3996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tft_de\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2468:2468:2468) (2056:2056:2056))
        (IOPATH i o (2800:2800:2800) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (768:768:768) (793:793:793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE sys_rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (194:194:194) (190:190:190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sys_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1195:1195:1195) (1195:1195:1195))
        (PORT inclk[0] (2058:2058:2058) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2046:2046:2046) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (857:857:857))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_h\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (723:723:723))
        (PORT datad (866:866:866) (759:759:759))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (831:831:831))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_h\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (726:726:726))
        (PORT datac (902:902:902) (828:828:828))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (931:931:931) (863:863:863))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_h\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (902:902:902) (828:828:828))
        (PORT datad (801:801:801) (682:682:682))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (406:406:406))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (406:406:406))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (565:565:565))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (429:429:429))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (433:433:433))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (389:389:389))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_h\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (278:278:278))
        (PORT datac (252:252:252) (268:268:268))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_h\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1518:1518:1518))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1524:1524:1524) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (567:567:567))
        (PORT datab (367:367:367) (431:431:431))
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (317:317:317) (381:381:381))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (562:562:562))
        (PORT datab (347:347:347) (405:405:405))
        (PORT datac (306:306:306) (373:373:373))
        (PORT datad (886:886:886) (814:814:814))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (455:455:455))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (856:856:856) (792:792:792))
        (PORT datad (891:891:891) (825:825:825))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (488:488:488))
        (PORT datab (925:925:925) (798:798:798))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (416:416:416))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (488:488:488))
        (PORT datab (926:926:926) (799:799:799))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (914:914:914) (816:816:816))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (866:866:866))
        (PORT datab (540:540:540) (448:448:448))
        (PORT datad (491:491:491) (422:422:422))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (580:580:580))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (879:879:879) (802:802:802))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (871:871:871))
        (PORT datab (357:357:357) (380:380:380))
        (PORT datad (477:477:477) (403:403:403))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (914:914:914) (817:817:817))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (868:868:868))
        (PORT datab (358:358:358) (381:381:381))
        (PORT datad (702:702:702) (569:569:569))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (551:551:551) (534:534:534))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (866:866:866))
        (PORT datab (358:358:358) (381:381:381))
        (PORT datad (476:476:476) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (772:772:772))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (864:864:864))
        (PORT datab (358:358:358) (382:382:382))
        (PORT datad (769:769:769) (611:611:611))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (841:841:841))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (865:865:865))
        (PORT datab (358:358:358) (381:381:381))
        (PORT datad (475:475:475) (400:400:400))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (345:345:345) (403:403:403))
        (PORT datac (310:310:310) (379:379:379))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (370:370:370))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (488:488:488))
        (PORT datab (927:927:927) (799:799:799))
        (PORT datad (230:230:230) (237:237:237))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1519:1519:1519))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (430:430:430))
        (PORT datab (356:356:356) (416:416:416))
        (PORT datac (1123:1123:1123) (978:978:978))
        (PORT datad (311:311:311) (372:372:372))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (415:415:415))
        (PORT datac (283:283:283) (349:349:349))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (294:294:294))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (899:899:899) (825:825:825))
        (PORT datad (443:443:443) (383:383:383))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|cnt_v\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (869:869:869))
        (PORT datab (357:357:357) (381:381:381))
        (PORT datad (439:439:439) (376:376:376))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_ctrl_inst\|cnt_v\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1520:1520:1520))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1526:1526:1526) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (425:425:425))
        (PORT datab (355:355:355) (416:416:416))
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (313:313:313) (374:374:374))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (412:412:412))
        (PORT datab (347:347:347) (405:405:405))
        (PORT datac (564:564:564) (538:538:538))
        (PORT datad (248:248:248) (256:256:256))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (872:872:872))
        (PORT datab (941:941:941) (865:865:865))
        (PORT datac (856:856:856) (792:792:792))
        (PORT datad (1287:1287:1287) (1150:1150:1150))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (562:562:562))
        (PORT datab (362:362:362) (425:425:425))
        (PORT datac (320:320:320) (393:393:393))
        (PORT datad (322:322:322) (387:387:387))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (853:853:853))
        (PORT datab (273:273:273) (283:283:283))
        (PORT datac (934:934:934) (858:858:858))
        (PORT datad (774:774:774) (667:667:667))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (853:853:853))
        (PORT datab (933:933:933) (843:843:843))
        (PORT datac (930:930:930) (853:853:853))
        (PORT datad (236:236:236) (247:247:247))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (566:566:566))
        (PORT datab (366:366:366) (429:429:429))
        (PORT datac (324:324:324) (396:396:396))
        (PORT datad (316:316:316) (381:381:381))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (427:427:427))
        (PORT datab (355:355:355) (415:415:415))
        (PORT datac (311:311:311) (380:380:380))
        (PORT datad (311:311:311) (373:373:373))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (710:710:710))
        (PORT datab (1163:1163:1163) (1010:1010:1010))
        (PORT datac (231:231:231) (251:251:251))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|tft_de\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (712:712:712))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (1116:1116:1116) (942:942:942))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (844:844:844))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (547:547:547))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1288:1288:1288) (1139:1139:1139))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (817:817:817))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (542:542:542))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (570:570:570))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (507:507:507))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (546:546:546))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (819:819:819))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (813:813:813))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (907:907:907))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (850:850:850))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (829:829:829))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (829:829:829))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (871:871:871))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (899:899:899))
        (PORT datac (948:948:948) (852:852:852))
        (PORT datad (1096:1096:1096) (916:916:916))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (520:520:520))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (444:444:444))
        (PORT datab (277:277:277) (287:287:287))
        (PORT datac (849:849:849) (781:781:781))
        (PORT datad (237:237:237) (250:250:250))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (289:289:289))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (240:240:240) (261:261:261))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (853:853:853))
        (PORT datab (1334:1334:1334) (1157:1157:1157))
        (PORT datac (1288:1288:1288) (1124:1124:1124))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (263:263:263))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (297:297:297))
        (PORT datab (279:279:279) (289:289:289))
        (PORT datac (236:236:236) (254:254:254))
        (PORT datad (237:237:237) (248:248:248))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (343:343:343))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (274:274:274) (299:299:299))
        (PORT datad (257:257:257) (269:269:269))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (862:862:862) (799:799:799))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (285:285:285))
        (PORT datab (1331:1331:1331) (1131:1131:1131))
        (PORT datac (1292:1292:1292) (1130:1130:1130))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (566:566:566))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (309:309:309))
        (PORT datad (834:834:834) (703:703:703))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datab (892:892:892) (815:815:815))
        (PORT datac (236:236:236) (255:255:255))
        (PORT datad (236:236:236) (248:248:248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (297:297:297))
        (PORT datab (278:278:278) (289:289:289))
        (PORT datac (235:235:235) (254:254:254))
        (PORT datad (236:236:236) (247:247:247))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (344:344:344))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (275:275:275) (300:300:300))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (291:291:291) (299:299:299))
        (PORT datac (242:242:242) (263:263:263))
        (PORT datad (1255:1255:1255) (1083:1083:1083))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rd_en\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (413:413:413))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (1291:1291:1291) (1123:1123:1123))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|image_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3556:3556:3556) (3170:3170:3170))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_clk_inst\|altpll_component\|auto_generated\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (2013:2013:2013))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1523:1523:1523) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (370:370:370))
        (PORT datac (1133:1133:1133) (1350:1350:1350))
        (PORT datad (2154:2154:2154) (2399:2399:2399))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1016:1016:1016) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|image_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1475:1475:1475) (1449:1449:1449))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (415:415:415))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (665:665:665))
        (PORT datab (3514:3514:3514) (3113:3113:3113))
        (PORT datad (227:227:227) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1476:1476:1476) (1450:1450:1450))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (666:666:666))
        (PORT datab (272:272:272) (279:279:279))
        (PORT datad (3448:3448:3448) (3066:3066:3066))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1451:1451:1451) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1476:1476:1476) (1450:1450:1450))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (590:590:590))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (439:439:439))
        (PORT datab (477:477:477) (402:402:402))
        (PORT datad (3574:3574:3574) (3209:3209:3209))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (589:589:589))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (430:430:430))
        (PORT datab (3626:3626:3626) (3238:3238:3238))
        (PORT datad (429:429:429) (360:360:360))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (607:607:607))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (434:434:434))
        (PORT datab (3630:3630:3630) (3243:3243:3243))
        (PORT datad (464:464:464) (383:383:383))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (560:560:560))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (436:436:436))
        (PORT datab (3633:3633:3633) (3246:3246:3246))
        (PORT datad (464:464:464) (384:384:384))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datac (761:761:761) (683:683:683))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (572:572:572) (544:544:544))
        (PORT datad (518:518:518) (511:511:511))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (573:573:573))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (429:429:429))
        (PORT datab (3623:3623:3623) (3234:3234:3234))
        (PORT datad (431:431:431) (364:364:364))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (582:582:582))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (438:438:438))
        (PORT datab (3635:3635:3635) (3249:3249:3249))
        (PORT datad (688:688:688) (552:552:552))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (598:598:598))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (437:437:437))
        (PORT datab (3634:3634:3634) (3247:3247:3247))
        (PORT datad (432:432:432) (367:367:367))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (592:592:592))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (433:433:433))
        (PORT datab (3629:3629:3629) (3242:3242:3242))
        (PORT datad (467:467:467) (390:390:390))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (603:603:603))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (435:435:435))
        (PORT datab (3632:3632:3632) (3245:3245:3245))
        (PORT datad (432:432:432) (367:367:367))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (853:853:853) (755:755:755))
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (545:545:545))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (297:297:297) (361:361:361))
        (PORT datad (322:322:322) (377:377:377))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (565:565:565))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (434:434:434))
        (PORT datab (3631:3631:3631) (3244:3244:3244))
        (PORT datad (468:468:468) (391:391:391))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (560:560:560))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (445:445:445))
        (PORT datab (3621:3621:3621) (3232:3232:3232))
        (PORT datad (1070:1070:1070) (875:875:875))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1494:1494:1494))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1477:1477:1477) (1451:1451:1451))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (490:490:490))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_addr\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3606:3606:3606) (3201:3201:3201))
        (PORT datab (481:481:481) (418:418:418))
        (PORT datad (729:729:729) (601:601:601))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1475:1475:1475) (1449:1449:1449))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_a_store\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3553:3553:3553) (3167:3167:3167))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_decode\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (3552:3552:3552) (3166:3166:3166))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2192:2192:2192))
        (PORT d[1] (2995:2995:2995) (2811:2811:2811))
        (PORT d[2] (4319:4319:4319) (3881:3881:3881))
        (PORT d[3] (4324:4324:4324) (3879:3879:3879))
        (PORT d[4] (2109:2109:2109) (1890:1890:1890))
        (PORT d[5] (3638:3638:3638) (3267:3267:3267))
        (PORT d[6] (1633:1633:1633) (1472:1472:1472))
        (PORT d[7] (2439:2439:2439) (2171:2171:2171))
        (PORT d[8] (1991:1991:1991) (1761:1761:1761))
        (PORT d[9] (2915:2915:2915) (2636:2636:2636))
        (PORT d[10] (1688:1688:1688) (1522:1522:1522))
        (PORT d[11] (3610:3610:3610) (3254:3254:3254))
        (PORT d[12] (3184:3184:3184) (2844:2844:2844))
        (PORT clk (1833:1833:1833) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1583:1583:1583))
        (PORT clk (1833:1833:1833) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1897:1897:1897))
        (PORT d[0] (2527:2527:2527) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1493:1493:1493))
        (PORT asdata (740:740:740) (810:810:810))
        (PORT ena (3950:3950:3950) (4297:4297:4297))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|rden_decode\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (426:426:426))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (3552:3552:3552) (3165:3165:3165))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2543:2543:2543))
        (PORT d[1] (2998:2998:2998) (2807:2807:2807))
        (PORT d[2] (3974:3974:3974) (3576:3576:3576))
        (PORT d[3] (4385:4385:4385) (3914:3914:3914))
        (PORT d[4] (2047:2047:2047) (1838:1838:1838))
        (PORT d[5] (3211:3211:3211) (2889:2889:2889))
        (PORT d[6] (1622:1622:1622) (1463:1463:1463))
        (PORT d[7] (2818:2818:2818) (2509:2509:2509))
        (PORT d[8] (1988:1988:1988) (1758:1758:1758))
        (PORT d[9] (2476:2476:2476) (2242:2242:2242))
        (PORT d[10] (1701:1701:1701) (1557:1557:1557))
        (PORT d[11] (1619:1619:1619) (1449:1449:1449))
        (PORT d[12] (2835:2835:2835) (2546:2546:2546))
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2785:2785:2785))
        (PORT clk (1830:1830:1830) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (PORT d[0] (2550:2550:2550) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (644:644:644))
        (PORT datab (1695:1695:1695) (1507:1507:1507))
        (PORT datac (2044:2044:2044) (1859:1859:1859))
        (PORT datad (856:856:856) (734:734:734))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (274:274:274) (299:299:299))
        (PORT datad (278:278:278) (301:301:301))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (850:850:850))
        (PORT datab (1361:1361:1361) (1221:1221:1221))
        (PORT datac (966:966:966) (855:855:855))
        (PORT datad (830:830:830) (714:714:714))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (306:306:306))
        (PORT datab (1368:1368:1368) (1229:1229:1229))
        (PORT datac (921:921:921) (834:834:834))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (850:850:850))
        (PORT datab (1364:1364:1364) (1223:1223:1223))
        (PORT datac (919:919:919) (832:832:832))
        (PORT datad (831:831:831) (715:715:715))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (899:899:899))
        (PORT datab (1360:1360:1360) (1219:1219:1219))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (346:346:346))
        (PORT datab (291:291:291) (299:299:299))
        (PORT datac (276:276:276) (301:301:301))
        (PORT datad (258:258:258) (270:270:270))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (875:875:875))
        (PORT datab (1369:1369:1369) (1230:1230:1230))
        (PORT datac (813:813:813) (707:707:707))
        (PORT datad (777:777:777) (669:669:669))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (290:290:290))
        (PORT datab (1359:1359:1359) (1217:1217:1217))
        (PORT datac (245:245:245) (268:268:268))
        (PORT datad (817:817:817) (700:700:700))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1111:1111:1111))
        (PORT datab (1000:1000:1000) (886:886:886))
        (PORT datac (974:974:974) (869:869:869))
        (PORT datad (877:877:877) (783:783:783))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (727:727:727))
        (PORT datab (967:967:967) (847:847:847))
        (PORT datac (1215:1215:1215) (1067:1067:1067))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (873:873:873))
        (PORT datab (1366:1366:1366) (1226:1226:1226))
        (PORT datac (812:812:812) (705:705:705))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1026:1026:1026) (902:902:902))
        (PORT datac (949:949:949) (854:854:854))
        (PORT datad (473:473:473) (407:407:407))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (431:431:431))
        (PORT datab (481:481:481) (415:415:415))
        (PORT datac (256:256:256) (281:281:281))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1493:1493:1493) (1465:1465:1465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (354:354:354))
        (PORT datab (2098:2098:2098) (1892:1892:1892))
        (PORT datac (224:224:224) (240:240:240))
        (PORT datad (1192:1192:1192) (1075:1075:1075))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2358:2358:2358))
        (PORT d[1] (2126:2126:2126) (1957:1957:1957))
        (PORT d[2] (2161:2161:2161) (1983:1983:1983))
        (PORT d[3] (2157:2157:2157) (1957:1957:1957))
        (PORT d[4] (2161:2161:2161) (1987:1987:1987))
        (PORT d[5] (2870:2870:2870) (2492:2492:2492))
        (PORT d[6] (3170:3170:3170) (2777:2777:2777))
        (PORT d[7] (3007:3007:3007) (2613:2613:2613))
        (PORT d[8] (2726:2726:2726) (2408:2408:2408))
        (PORT d[9] (2736:2736:2736) (2420:2420:2420))
        (PORT d[10] (2464:2464:2464) (2231:2231:2231))
        (PORT d[11] (3302:3302:3302) (2835:2835:2835))
        (PORT d[12] (2030:2030:2030) (1853:1853:1853))
        (PORT clk (1811:1811:1811) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2733:2733:2733))
        (PORT clk (1811:1811:1811) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1878:1878:1878))
        (PORT d[0] (3403:3403:3403) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (2974:2974:2974))
        (PORT d[1] (2479:2479:2479) (2261:2261:2261))
        (PORT d[2] (1747:1747:1747) (1627:1627:1627))
        (PORT d[3] (2500:2500:2500) (2265:2265:2265))
        (PORT d[4] (1800:1800:1800) (1666:1666:1666))
        (PORT d[5] (3291:3291:3291) (2873:2873:2873))
        (PORT d[6] (3610:3610:3610) (3172:3172:3172))
        (PORT d[7] (3403:3403:3403) (2975:2975:2975))
        (PORT d[8] (3820:3820:3820) (3359:3359:3359))
        (PORT d[9] (3784:3784:3784) (3331:3331:3331))
        (PORT d[10] (2853:2853:2853) (2579:2579:2579))
        (PORT d[11] (2857:2857:2857) (2550:2550:2550))
        (PORT d[12] (1674:1674:1674) (1544:1544:1544))
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2715:2715:2715))
        (PORT clk (1812:1812:1812) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1879:1879:1879))
        (PORT d[0] (3110:3110:3110) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2006:2006:2006))
        (PORT datab (1991:1991:1991) (1755:1755:1755))
        (PORT datac (2057:2057:2057) (1706:1706:1706))
        (PORT datad (1713:1713:1713) (1403:1403:1403))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (827:827:827))
        (PORT datac (974:974:974) (869:869:869))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (922:922:922) (835:835:835))
        (PORT datad (959:959:959) (848:848:848))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (899:899:899))
        (PORT datab (1248:1248:1248) (1102:1102:1102))
        (PORT datac (243:243:243) (265:265:265))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (432:432:432))
        (PORT datab (539:539:539) (448:448:448))
        (PORT datac (256:256:256) (281:281:281))
        (PORT datad (235:235:235) (247:247:247))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1493:1493:1493) (1465:1465:1465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2011:2011:2011))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1973:1973:1973) (1676:1676:1676))
        (PORT datad (1225:1225:1225) (1131:1131:1131))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (1812:1812:1812))
        (PORT d[1] (3374:3374:3374) (3167:3167:3167))
        (PORT d[2] (4406:4406:4406) (3961:3961:3961))
        (PORT d[3] (4378:4378:4378) (3931:3931:3931))
        (PORT d[4] (2093:2093:2093) (1882:1882:1882))
        (PORT d[5] (4049:4049:4049) (3627:3627:3627))
        (PORT d[6] (1655:1655:1655) (1495:1495:1495))
        (PORT d[7] (2115:2115:2115) (1888:1888:1888))
        (PORT d[8] (2012:2012:2012) (1784:1784:1784))
        (PORT d[9] (3321:3321:3321) (2990:2990:2990))
        (PORT d[10] (1739:1739:1739) (1571:1571:1571))
        (PORT d[11] (3975:3975:3975) (3578:3578:3578))
        (PORT d[12] (3188:3188:3188) (2860:2860:2860))
        (PORT clk (1840:1840:1840) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3165:3165:3165))
        (PORT clk (1840:1840:1840) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1905:1905:1905))
        (PORT d[0] (2513:2513:2513) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2542:2542:2542))
        (PORT d[1] (3367:3367:3367) (3135:3135:3135))
        (PORT d[2] (4368:4368:4368) (3926:3926:3926))
        (PORT d[3] (4356:4356:4356) (3906:3906:3906))
        (PORT d[4] (2087:2087:2087) (1875:1875:1875))
        (PORT d[5] (3597:3597:3597) (3234:3234:3234))
        (PORT d[6] (1689:1689:1689) (1521:1521:1521))
        (PORT d[7] (2476:2476:2476) (2198:2198:2198))
        (PORT d[8] (2047:2047:2047) (1810:1810:1810))
        (PORT d[9] (2882:2882:2882) (2610:2610:2610))
        (PORT d[10] (2020:2020:2020) (1821:1821:1821))
        (PORT d[11] (3921:3921:3921) (3529:3529:3529))
        (PORT d[12] (3170:3170:3170) (2842:2842:2842))
        (PORT clk (1836:1836:1836) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1535:1535:1535))
        (PORT clk (1836:1836:1836) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1899:1899:1899))
        (PORT d[0] (2538:2538:2538) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (781:781:781))
        (PORT datab (2098:2098:2098) (1892:1892:1892))
        (PORT datac (1647:1647:1647) (1479:1479:1479))
        (PORT datad (840:840:840) (715:715:715))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1119:1119:1119))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (2045:2045:2045) (1859:1859:1859))
        (PORT datad (497:497:497) (437:437:437))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (1967:1967:1967))
        (PORT d[1] (3020:3020:3020) (2812:2812:2812))
        (PORT d[2] (3543:3543:3543) (3188:3188:3188))
        (PORT d[3] (3568:3568:3568) (3193:3193:3193))
        (PORT d[4] (2378:2378:2378) (2153:2153:2153))
        (PORT d[5] (2757:2757:2757) (2471:2471:2471))
        (PORT d[6] (2805:2805:2805) (2536:2536:2536))
        (PORT d[7] (2051:2051:2051) (1850:1850:1850))
        (PORT d[8] (2015:2015:2015) (1808:1808:1808))
        (PORT d[9] (2085:2085:2085) (1876:1876:1876))
        (PORT d[10] (2122:2122:2122) (1938:1938:1938))
        (PORT d[11] (3193:3193:3193) (2870:2870:2870))
        (PORT d[12] (2470:2470:2470) (2221:2221:2221))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2366:2366:2366))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (PORT d[0] (2890:2890:2890) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3003:3003:3003))
        (PORT d[1] (2514:2514:2514) (2288:2288:2288))
        (PORT d[2] (1807:1807:1807) (1669:1669:1669))
        (PORT d[3] (2489:2489:2489) (2254:2254:2254))
        (PORT d[4] (1798:1798:1798) (1670:1670:1670))
        (PORT d[5] (3285:3285:3285) (2864:2864:2864))
        (PORT d[6] (3651:3651:3651) (3206:3206:3206))
        (PORT d[7] (3402:3402:3402) (2974:2974:2974))
        (PORT d[8] (3811:3811:3811) (3349:3349:3349))
        (PORT d[9] (3766:3766:3766) (3317:3317:3317))
        (PORT d[10] (2852:2852:2852) (2578:2578:2578))
        (PORT d[11] (3422:3422:3422) (2964:2964:2964))
        (PORT d[12] (3116:3116:3116) (2771:2771:2771))
        (PORT clk (1812:1812:1812) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2701:2701:2701))
        (PORT clk (1812:1812:1812) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1878:1878:1878))
        (PORT d[0] (3448:3448:3448) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2009:2009:2009))
        (PORT datab (1335:1335:1335) (1138:1138:1138))
        (PORT datac (1771:1771:1771) (1456:1456:1456))
        (PORT datad (1925:1925:1925) (1711:1711:1711))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1264:1264:1264) (1167:1167:1167))
        (PORT datac (1970:1970:1970) (1672:1672:1672))
        (PORT datad (2166:2166:2166) (1960:1960:1960))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2286:2286:2286))
        (PORT d[1] (3059:3059:3059) (2840:2840:2840))
        (PORT d[2] (3196:3196:3196) (2872:2872:2872))
        (PORT d[3] (3129:3129:3129) (2796:2796:2796))
        (PORT d[4] (2464:2464:2464) (2231:2231:2231))
        (PORT d[5] (2691:2691:2691) (2408:2408:2408))
        (PORT d[6] (2381:2381:2381) (2146:2146:2146))
        (PORT d[7] (2057:2057:2057) (1861:1861:1861))
        (PORT d[8] (2385:2385:2385) (2132:2132:2132))
        (PORT d[9] (2056:2056:2056) (1856:1856:1856))
        (PORT d[10] (2107:2107:2107) (1920:1920:1920))
        (PORT d[11] (2789:2789:2789) (2501:2501:2501))
        (PORT d[12] (2404:2404:2404) (2153:2153:2153))
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2276:2276:2276))
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1893:1893:1893))
        (PORT d[0] (3302:3302:3302) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (2950:2950:2950))
        (PORT d[1] (2117:2117:2117) (1944:1944:1944))
        (PORT d[2] (2117:2117:2117) (1938:1938:1938))
        (PORT d[3] (2443:2443:2443) (2211:2211:2211))
        (PORT d[4] (2142:2142:2142) (1965:1965:1965))
        (PORT d[5] (2612:2612:2612) (2302:2302:2302))
        (PORT d[6] (3643:3643:3643) (3197:3197:3197))
        (PORT d[7] (3394:3394:3394) (2964:2964:2964))
        (PORT d[8] (3837:3837:3837) (3366:3366:3366))
        (PORT d[9] (3370:3370:3370) (2974:2974:2974))
        (PORT d[10] (2887:2887:2887) (2604:2604:2604))
        (PORT d[11] (2658:2658:2658) (2338:2338:2338))
        (PORT d[12] (2757:2757:2757) (2458:2458:2458))
        (PORT clk (1810:1810:1810) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2321:2321:2321))
        (PORT clk (1810:1810:1810) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1878:1878:1878))
        (PORT d[0] (3422:3422:3422) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1879:1879:1879))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2008:2008:2008))
        (PORT datab (1352:1352:1352) (1155:1155:1155))
        (PORT datac (1680:1680:1680) (1383:1383:1383))
        (PORT datad (1926:1926:1926) (1712:1712:1712))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2009:2009:2009))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1977:1977:1977) (1679:1679:1679))
        (PORT datad (1227:1227:1227) (1133:1133:1133))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (898:898:898))
        (PORT datab (1368:1368:1368) (1229:1229:1229))
        (PORT datac (244:244:244) (268:268:268))
        (PORT datad (914:914:914) (853:853:853))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (848:848:848))
        (PORT datab (1371:1371:1371) (1232:1232:1232))
        (PORT datac (966:966:966) (854:854:854))
        (PORT datad (832:832:832) (717:717:717))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (300:300:300))
        (PORT datab (1368:1368:1368) (1228:1228:1228))
        (PORT datac (921:921:921) (834:834:834))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (287:287:287) (300:300:300))
        (PORT datac (234:234:234) (253:253:253))
        (PORT datad (1208:1208:1208) (1064:1064:1064))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1494:1494:1494) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2321:2321:2321))
        (PORT d[1] (2626:2626:2626) (2460:2460:2460))
        (PORT d[2] (3157:3157:3157) (2845:2845:2845))
        (PORT d[3] (3155:3155:3155) (2816:2816:2816))
        (PORT d[4] (2762:2762:2762) (2491:2491:2491))
        (PORT d[5] (2357:2357:2357) (2102:2102:2102))
        (PORT d[6] (2418:2418:2418) (2169:2169:2169))
        (PORT d[7] (2365:2365:2365) (2133:2133:2133))
        (PORT d[8] (2394:2394:2394) (2144:2144:2144))
        (PORT d[9] (2448:2448:2448) (2188:2188:2188))
        (PORT d[10] (2476:2476:2476) (2255:2255:2255))
        (PORT d[11] (2312:2312:2312) (2066:2066:2066))
        (PORT d[12] (2460:2460:2460) (2202:2202:2202))
        (PORT clk (1827:1827:1827) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2015:2015:2015))
        (PORT clk (1827:1827:1827) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1892:1892:1892))
        (PORT d[0] (3312:3312:3312) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3018:3018:3018))
        (PORT d[1] (2081:2081:2081) (1916:1916:1916))
        (PORT d[2] (2143:2143:2143) (1963:1963:1963))
        (PORT d[3] (2089:2089:2089) (1908:1908:1908))
        (PORT d[4] (2151:2151:2151) (1979:1979:1979))
        (PORT d[5] (3329:3329:3329) (2905:2905:2905))
        (PORT d[6] (3586:3586:3586) (3143:3143:3143))
        (PORT d[7] (3379:3379:3379) (2947:2947:2947))
        (PORT d[8] (3448:3448:3448) (3018:3018:3018))
        (PORT d[9] (3359:3359:3359) (2961:2961:2961))
        (PORT d[10] (2085:2085:2085) (1918:1918:1918))
        (PORT d[11] (3360:3360:3360) (2909:2909:2909))
        (PORT d[12] (2063:2063:2063) (1871:1871:1871))
        (PORT clk (1809:1809:1809) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2721:2721:2721))
        (PORT clk (1809:1809:1809) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1877:1877:1877))
        (PORT d[0] (3391:3391:3391) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2011:2011:2011))
        (PORT datab (1984:1984:1984) (1747:1747:1747))
        (PORT datac (1258:1258:1258) (1091:1091:1091))
        (PORT datad (1771:1771:1771) (1451:1451:1451))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1212:1212:1212))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1978:1978:1978) (1681:1681:1681))
        (PORT datad (2161:2161:2161) (1954:1954:1954))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (1972:1972:1972))
        (PORT d[1] (3055:3055:3055) (2832:2832:2832))
        (PORT d[2] (3568:3568:3568) (3208:3208:3208))
        (PORT d[3] (3516:3516:3516) (3143:3143:3143))
        (PORT d[4] (2461:2461:2461) (2220:2220:2220))
        (PORT d[5] (2787:2787:2787) (2497:2497:2497))
        (PORT d[6] (2026:2026:2026) (1831:1831:1831))
        (PORT d[7] (2420:2420:2420) (2164:2164:2164))
        (PORT d[8] (2071:2071:2071) (1854:1854:1854))
        (PORT d[9] (2053:2053:2053) (1844:1844:1844))
        (PORT d[10] (2100:2100:2100) (1912:1912:1912))
        (PORT d[11] (2767:2767:2767) (2484:2484:2484))
        (PORT d[12] (2411:2411:2411) (2165:2165:2165))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2383:2383:2383))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (PORT d[0] (2992:2992:2992) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2359:2359:2359))
        (PORT d[1] (2639:2639:2639) (2455:2455:2455))
        (PORT d[2] (2791:2791:2791) (2508:2508:2508))
        (PORT d[3] (2698:2698:2698) (2407:2407:2407))
        (PORT d[4] (2777:2777:2777) (2508:2508:2508))
        (PORT d[5] (2321:2321:2321) (2073:2073:2073))
        (PORT d[6] (2385:2385:2385) (2146:2146:2146))
        (PORT d[7] (2377:2377:2377) (2140:2140:2140))
        (PORT d[8] (2444:2444:2444) (2190:2190:2190))
        (PORT d[9] (2432:2432:2432) (2180:2180:2180))
        (PORT d[10] (2557:2557:2557) (2324:2324:2324))
        (PORT d[11] (2372:2372:2372) (2117:2117:2117))
        (PORT d[12] (2467:2467:2467) (2210:2210:2210))
        (PORT clk (1827:1827:1827) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2335:2335:2335))
        (PORT clk (1827:1827:1827) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1893:1893:1893))
        (PORT d[0] (3320:3320:3320) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (819:819:819))
        (PORT datab (1985:1985:1985) (1749:1749:1749))
        (PORT datac (1660:1660:1660) (1435:1435:1435))
        (PORT datad (2163:2163:2163) (1957:1957:1957))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1208:1208:1208))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1971:1971:1971) (1674:1674:1674))
        (PORT datad (2165:2165:2165) (1959:1959:1959))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (897:897:897))
        (PORT datab (1367:1367:1367) (1227:1227:1227))
        (PORT datac (812:812:812) (705:705:705))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (256:256:256) (275:275:275))
        (PORT datad (243:243:243) (259:259:259))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1494:1494:1494) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1156:1156:1156))
        (PORT d[1] (1378:1378:1378) (1264:1264:1264))
        (PORT d[2] (1333:1333:1333) (1235:1235:1235))
        (PORT d[3] (1376:1376:1376) (1272:1272:1272))
        (PORT d[4] (1376:1376:1376) (1279:1279:1279))
        (PORT d[5] (1410:1410:1410) (1297:1297:1297))
        (PORT d[6] (1970:1970:1970) (1745:1745:1745))
        (PORT d[7] (1332:1332:1332) (1235:1235:1235))
        (PORT d[8] (1644:1644:1644) (1486:1486:1486))
        (PORT d[9] (2059:2059:2059) (1848:1848:1848))
        (PORT d[10] (1726:1726:1726) (1559:1559:1559))
        (PORT d[11] (1688:1688:1688) (1518:1518:1518))
        (PORT d[12] (1666:1666:1666) (1513:1513:1513))
        (PORT clk (1822:1822:1822) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3855:3855:3855))
        (PORT clk (1822:1822:1822) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1887:1887:1887))
        (PORT d[0] (2734:2734:2734) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3339:3339:3339))
        (PORT d[1] (1730:1730:1730) (1594:1594:1594))
        (PORT d[2] (1736:1736:1736) (1603:1603:1603))
        (PORT d[3] (1713:1713:1713) (1557:1557:1557))
        (PORT d[4] (1783:1783:1783) (1648:1648:1648))
        (PORT d[5] (3269:3269:3269) (2856:2856:2856))
        (PORT d[6] (4040:4040:4040) (3553:3553:3553))
        (PORT d[7] (3784:3784:3784) (3315:3315:3315))
        (PORT d[8] (4285:4285:4285) (3773:3773:3773))
        (PORT d[9] (4154:4154:4154) (3646:3646:3646))
        (PORT d[10] (1808:1808:1808) (1659:1659:1659))
        (PORT d[11] (3771:3771:3771) (3280:3280:3280))
        (PORT d[12] (3179:3179:3179) (2827:2827:2827))
        (PORT clk (1813:1813:1813) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2724:2724:2724))
        (PORT clk (1813:1813:1813) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (PORT d[0] (3788:3788:3788) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (654:654:654))
        (PORT datab (916:916:916) (800:800:800))
        (PORT datac (1109:1109:1109) (922:922:922))
        (PORT datad (1482:1482:1482) (1253:1253:1253))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1116:1116:1116))
        (PORT datab (1509:1509:1509) (1327:1327:1327))
        (PORT datac (614:614:614) (603:603:603))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (1921:1921:1921))
        (PORT d[1] (3458:3458:3458) (3197:3197:3197))
        (PORT d[2] (3612:3612:3612) (3249:3249:3249))
        (PORT d[3] (3547:3547:3547) (3179:3179:3179))
        (PORT d[4] (2018:2018:2018) (1822:1822:1822))
        (PORT d[5] (3116:3116:3116) (2798:2798:2798))
        (PORT d[6] (2768:2768:2768) (2506:2506:2506))
        (PORT d[7] (1661:1661:1661) (1496:1496:1496))
        (PORT d[8] (1716:1716:1716) (1528:1528:1528))
        (PORT d[9] (1622:1622:1622) (1458:1458:1458))
        (PORT d[10] (1742:1742:1742) (1595:1595:1595))
        (PORT d[11] (3195:3195:3195) (2875:2875:2875))
        (PORT d[12] (2440:2440:2440) (2198:2198:2198))
        (PORT clk (1830:1830:1830) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2411:2411:2411))
        (PORT clk (1830:1830:1830) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (PORT d[0] (2633:2633:2633) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2322:2322:2322))
        (PORT d[1] (2560:2560:2560) (2388:2388:2388))
        (PORT d[2] (3164:3164:3164) (2842:2842:2842))
        (PORT d[3] (3105:3105:3105) (2769:2769:2769))
        (PORT d[4] (2846:2846:2846) (2553:2553:2553))
        (PORT d[5] (2352:2352:2352) (2100:2100:2100))
        (PORT d[6] (2709:2709:2709) (2417:2417:2417))
        (PORT d[7] (2827:2827:2827) (2510:2510:2510))
        (PORT d[8] (2447:2447:2447) (2185:2185:2185))
        (PORT d[9] (2423:2423:2423) (2169:2169:2169))
        (PORT d[10] (2483:2483:2483) (2263:2263:2263))
        (PORT d[11] (2374:2374:2374) (2126:2126:2126))
        (PORT d[12] (2424:2424:2424) (2175:2175:2175))
        (PORT clk (1825:1825:1825) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2339:2339:2339))
        (PORT clk (1825:1825:1825) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1891:1891:1891))
        (PORT d[0] (3323:3323:3323) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2013:2013:2013))
        (PORT datab (1371:1371:1371) (1169:1169:1169))
        (PORT datac (1313:1313:1313) (1133:1133:1133))
        (PORT datad (1920:1920:1920) (1705:1705:1705))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1209:1209:1209))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (1972:1972:1972) (1675:1675:1675))
        (PORT datad (2165:2165:2165) (1958:1958:1958))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (862:862:862))
        (PORT d[1] (1653:1653:1653) (1516:1516:1516))
        (PORT d[2] (961:961:961) (900:900:900))
        (PORT d[3] (1740:1740:1740) (1585:1585:1585))
        (PORT d[4] (1670:1670:1670) (1523:1523:1523))
        (PORT d[5] (1379:1379:1379) (1268:1268:1268))
        (PORT d[6] (1992:1992:1992) (1770:1770:1770))
        (PORT d[7] (1312:1312:1312) (1212:1212:1212))
        (PORT d[8] (2019:2019:2019) (1818:1818:1818))
        (PORT d[9] (2076:2076:2076) (1867:1867:1867))
        (PORT d[10] (1349:1349:1349) (1244:1244:1244))
        (PORT d[11] (1377:1377:1377) (1258:1258:1258))
        (PORT d[12] (1640:1640:1640) (1487:1487:1487))
        (PORT clk (1816:1816:1816) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3497:3497:3497))
        (PORT clk (1816:1816:1816) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1882:1882:1882))
        (PORT d[0] (2727:2727:2727) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1152:1152:1152))
        (PORT d[1] (1327:1327:1327) (1229:1229:1229))
        (PORT d[2] (1678:1678:1678) (1514:1514:1514))
        (PORT d[3] (1357:1357:1357) (1241:1241:1241))
        (PORT d[4] (1366:1366:1366) (1271:1271:1271))
        (PORT d[5] (1435:1435:1435) (1317:1317:1317))
        (PORT d[6] (1985:1985:1985) (1762:1762:1762))
        (PORT d[7] (1326:1326:1326) (1227:1227:1227))
        (PORT d[8] (2006:2006:2006) (1803:1803:1803))
        (PORT d[9] (2070:2070:2070) (1862:1862:1862))
        (PORT d[10] (2113:2113:2113) (1896:1896:1896))
        (PORT d[11] (2014:2014:2014) (1793:1793:1793))
        (PORT d[12] (1619:1619:1619) (1452:1452:1452))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3497:3497:3497))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (PORT d[0] (2391:2391:2391) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (650:650:650))
        (PORT datab (918:918:918) (802:802:802))
        (PORT datac (1120:1120:1120) (928:928:928))
        (PORT datad (1185:1185:1185) (963:963:963))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1115:1115:1115))
        (PORT datab (1510:1510:1510) (1328:1328:1328))
        (PORT datac (612:612:612) (601:601:601))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (303:303:303))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (257:257:257) (276:276:276))
        (PORT datad (245:245:245) (260:260:260))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1509:1509:1509))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1494:1494:1494) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3321:3321:3321))
        (PORT d[1] (1680:1680:1680) (1550:1550:1550))
        (PORT d[2] (1764:1764:1764) (1627:1627:1627))
        (PORT d[3] (2501:2501:2501) (2266:2266:2266))
        (PORT d[4] (1840:1840:1840) (1695:1695:1695))
        (PORT d[5] (3309:3309:3309) (2891:2891:2891))
        (PORT d[6] (4065:4065:4065) (3572:3572:3572))
        (PORT d[7] (3778:3778:3778) (3308:3308:3308))
        (PORT d[8] (3821:3821:3821) (3360:3360:3360))
        (PORT d[9] (3785:3785:3785) (3332:3332:3332))
        (PORT d[10] (1714:1714:1714) (1588:1588:1588))
        (PORT d[11] (3785:3785:3785) (3288:3288:3288))
        (PORT d[12] (3135:3135:3135) (2792:2792:2792))
        (PORT clk (1813:1813:1813) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2723:2723:2723))
        (PORT clk (1813:1813:1813) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1879:1879:1879))
        (PORT d[0] (3000:3000:3000) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2010:2010:2010))
        (PORT d[1] (3067:3067:3067) (2849:2849:2849))
        (PORT d[2] (3202:3202:3202) (2873:2873:2873))
        (PORT d[3] (3130:3130:3130) (2797:2797:2797))
        (PORT d[4] (2396:2396:2396) (2174:2174:2174))
        (PORT d[5] (2706:2706:2706) (2426:2426:2426))
        (PORT d[6] (2022:2022:2022) (1826:1826:1826))
        (PORT d[7] (2015:2015:2015) (1823:1823:1823))
        (PORT d[8] (2062:2062:2062) (1854:1854:1854))
        (PORT d[9] (2063:2063:2063) (1856:1856:1856))
        (PORT d[10] (2172:2172:2172) (1982:1982:1982))
        (PORT d[11] (2755:2755:2755) (2475:2475:2475))
        (PORT d[12] (2736:2736:2736) (2439:2439:2439))
        (PORT clk (1829:1829:1829) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1970:1970:1970))
        (PORT clk (1829:1829:1829) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1893:1893:1893))
        (PORT d[0] (2983:2983:2983) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2012:2012:2012))
        (PORT datab (1983:1983:1983) (1746:1746:1746))
        (PORT datac (1383:1383:1383) (1112:1112:1112))
        (PORT datad (1271:1271:1271) (1095:1095:1095))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1189:1189:1189))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (1979:1979:1979) (1682:1682:1682))
        (PORT datad (2160:2160:2160) (1953:1953:1953))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2531:2531:2531))
        (PORT d[1] (3464:3464:3464) (3204:3204:3204))
        (PORT d[2] (3925:3925:3925) (3530:3530:3530))
        (PORT d[3] (3548:3548:3548) (3179:3179:3179))
        (PORT d[4] (1995:1995:1995) (1794:1794:1794))
        (PORT d[5] (3130:3130:3130) (2815:2815:2815))
        (PORT d[6] (1594:1594:1594) (1442:1442:1442))
        (PORT d[7] (1618:1618:1618) (1458:1458:1458))
        (PORT d[8] (1640:1640:1640) (1471:1471:1471))
        (PORT d[9] (2508:2508:2508) (2271:2271:2271))
        (PORT d[10] (1668:1668:1668) (1529:1529:1529))
        (PORT d[11] (3206:3206:3206) (2885:2885:2885))
        (PORT d[12] (2823:2823:2823) (2532:2532:2532))
        (PORT clk (1830:1830:1830) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2377:2377:2377))
        (PORT clk (1830:1830:1830) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (PORT d[0] (2538:2538:2538) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2193:2193:2193))
        (PORT d[1] (3803:3803:3803) (3526:3526:3526))
        (PORT d[2] (3963:3963:3963) (3555:3555:3555))
        (PORT d[3] (3993:3993:3993) (3588:3588:3588))
        (PORT d[4] (1691:1691:1691) (1513:1513:1513))
        (PORT d[5] (3557:3557:3557) (3198:3198:3198))
        (PORT d[6] (1233:1233:1233) (1126:1126:1126))
        (PORT d[7] (1257:1257:1257) (1139:1139:1139))
        (PORT d[8] (1292:1292:1292) (1169:1169:1169))
        (PORT d[9] (3195:3195:3195) (2873:2873:2873))
        (PORT d[10] (1259:1259:1259) (1158:1158:1158))
        (PORT d[11] (3598:3598:3598) (3244:3244:3244))
        (PORT d[12] (2813:2813:2813) (2532:2532:2532))
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2792:2792:2792))
        (PORT clk (1828:1828:1828) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1893:1893:1893))
        (PORT d[0] (2152:2152:2152) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1288:1288:1288))
        (PORT datab (1698:1698:1698) (1511:1511:1511))
        (PORT datac (2045:2045:2045) (1859:1859:1859))
        (PORT datad (842:842:842) (717:717:717))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (825:825:825))
        (PORT datab (1024:1024:1024) (901:901:901))
        (PORT datac (1223:1223:1223) (1076:1076:1076))
        (PORT datad (791:791:791) (682:682:682))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1000:1000:1000) (886:886:886))
        (PORT datac (1223:1223:1223) (1075:1075:1075))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (451:451:451))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (261:261:261) (286:286:286))
        (PORT datad (448:448:448) (384:384:384))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (417:417:417))
        (PORT datac (257:257:257) (282:282:282))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1493:1493:1493) (1465:1465:1465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (356:356:356))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (2044:2044:2044) (1859:1859:1859))
        (PORT datad (1265:1265:1265) (1125:1125:1125))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_pic_inst\|pix_back_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (448:448:448))
        (PORT datac (257:257:257) (282:282:282))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE tft_pic_inst\|pix_back_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1508:1508:1508))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1493:1493:1493) (1465:1465:1465))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1206:1206:1206))
        (PORT d[1] (2138:2138:2138) (1931:1931:1931))
        (PORT d[2] (1404:1404:1404) (1300:1300:1300))
        (PORT d[3] (2923:2923:2923) (2641:2641:2641))
        (PORT d[4] (1412:1412:1412) (1303:1303:1303))
        (PORT d[5] (3730:3730:3730) (3272:3272:3272))
        (PORT d[6] (4001:4001:4001) (3522:3522:3522))
        (PORT d[7] (3788:3788:3788) (3319:3319:3319))
        (PORT d[8] (4255:4255:4255) (3750:3750:3750))
        (PORT d[9] (4150:4150:4150) (3662:3662:3662))
        (PORT d[10] (1364:1364:1364) (1269:1269:1269))
        (PORT d[11] (3823:3823:3823) (3327:3327:3327))
        (PORT d[12] (1636:1636:1636) (1469:1469:1469))
        (PORT clk (1821:1821:1821) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3106:3106:3106))
        (PORT clk (1821:1821:1821) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1885:1885:1885))
        (PORT d[0] (2038:2038:2038) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1206:1206:1206))
        (PORT d[1] (1335:1335:1335) (1234:1234:1234))
        (PORT d[2] (1345:1345:1345) (1258:1258:1258))
        (PORT d[3] (2924:2924:2924) (2642:2642:2642))
        (PORT d[4] (1405:1405:1405) (1311:1311:1311))
        (PORT d[5] (3739:3739:3739) (3281:3281:3281))
        (PORT d[6] (3988:3988:3988) (3507:3507:3507))
        (PORT d[7] (3781:3781:3781) (3315:3315:3315))
        (PORT d[8] (4255:4255:4255) (3751:3751:3751))
        (PORT d[9] (4131:4131:4131) (3650:3650:3650))
        (PORT d[10] (3233:3233:3233) (2916:2916:2916))
        (PORT d[11] (3824:3824:3824) (3328:3328:3328))
        (PORT d[12] (1677:1677:1677) (1502:1502:1502))
        (PORT clk (1821:1821:1821) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (3112:3112:3112))
        (PORT clk (1821:1821:1821) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1885:1885:1885))
        (PORT d[0] (3724:3724:3724) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1020:1020:1020))
        (PORT datab (921:921:921) (805:805:805))
        (PORT datac (613:613:613) (602:602:602))
        (PORT datad (1151:1151:1151) (941:941:941))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1122:1122:1122))
        (PORT datab (1679:1679:1679) (1596:1596:1596))
        (PORT datac (228:228:228) (243:243:243))
        (PORT datad (318:318:318) (382:382:382))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2191:2191:2191))
        (PORT d[1] (2989:2989:2989) (2794:2794:2794))
        (PORT d[2] (4340:4340:4340) (3905:3905:3905))
        (PORT d[3] (4347:4347:4347) (3904:3904:3904))
        (PORT d[4] (2118:2118:2118) (1907:1907:1907))
        (PORT d[5] (4012:4012:4012) (3594:3594:3594))
        (PORT d[6] (1654:1654:1654) (1494:1494:1494))
        (PORT d[7] (2451:2451:2451) (2177:2177:2177))
        (PORT d[8] (2054:2054:2054) (1817:1817:1817))
        (PORT d[9] (2894:2894:2894) (2619:2619:2619))
        (PORT d[10] (1696:1696:1696) (1537:1537:1537))
        (PORT d[11] (3980:3980:3980) (3578:3578:3578))
        (PORT d[12] (3225:3225:3225) (2888:2888:2888))
        (PORT clk (1838:1838:1838) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (3200:3200:3200))
        (PORT clk (1838:1838:1838) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1901:1901:1901))
        (PORT d[0] (2512:2512:2512) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2539:2539:2539))
        (PORT d[1] (3380:3380:3380) (3147:3147:3147))
        (PORT d[2] (3948:3948:3948) (3557:3557:3557))
        (PORT d[3] (3959:3959:3959) (3559:3559:3559))
        (PORT d[4] (1962:1962:1962) (1770:1770:1770))
        (PORT d[5] (3181:3181:3181) (2863:2863:2863))
        (PORT d[6] (3182:3182:3182) (2866:2866:2866))
        (PORT d[7] (1647:1647:1647) (1471:1471:1471))
        (PORT d[8] (2020:2020:2020) (1777:1777:1777))
        (PORT d[9] (2487:2487:2487) (2255:2255:2255))
        (PORT d[10] (1674:1674:1674) (1527:1527:1527))
        (PORT d[11] (3600:3600:3600) (3244:3244:3244))
        (PORT d[12] (2840:2840:2840) (2550:2550:2550))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2827:2827:2827))
        (PORT clk (1829:1829:1829) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1894:1894:1894))
        (PORT d[0] (2533:2533:2533) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1232:1232:1232))
        (PORT datab (1696:1696:1696) (1508:1508:1508))
        (PORT datac (2044:2044:2044) (1859:1859:1859))
        (PORT datad (1116:1116:1116) (921:921:921))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1324:1324:1324) (1164:1164:1164))
        (PORT datac (2045:2045:2045) (1859:1859:1859))
        (PORT datad (495:495:495) (434:434:434))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (888:888:888))
        (PORT d[1] (955:955:955) (892:892:892))
        (PORT d[2] (1710:1710:1710) (1549:1549:1549))
        (PORT d[3] (1731:1731:1731) (1577:1577:1577))
        (PORT d[4] (985:985:985) (944:944:944))
        (PORT d[5] (993:993:993) (932:932:932))
        (PORT d[6] (1993:1993:1993) (1771:1771:1771))
        (PORT d[7] (943:943:943) (888:888:888))
        (PORT d[8] (2025:2025:2025) (1825:1825:1825))
        (PORT d[9] (991:991:991) (930:930:930))
        (PORT d[10] (2166:2166:2166) (1948:1948:1948))
        (PORT d[11] (2109:2109:2109) (1889:1889:1889))
        (PORT d[12] (951:951:951) (910:910:910))
        (PORT clk (1818:1818:1818) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3489:3489:3489))
        (PORT clk (1818:1818:1818) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1883:1883:1883))
        (PORT d[0] (1698:1698:1698) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1176:1176:1176))
        (PORT d[1] (1312:1312:1312) (1223:1223:1223))
        (PORT d[2] (1343:1343:1343) (1243:1243:1243))
        (PORT d[3] (1322:1322:1322) (1217:1217:1217))
        (PORT d[4] (1342:1342:1342) (1238:1238:1238))
        (PORT d[5] (1368:1368:1368) (1264:1264:1264))
        (PORT d[6] (1275:1275:1275) (1180:1180:1180))
        (PORT d[7] (1375:1375:1375) (1269:1269:1269))
        (PORT d[8] (1335:1335:1335) (1234:1234:1234))
        (PORT d[9] (1656:1656:1656) (1502:1502:1502))
        (PORT d[10] (1363:1363:1363) (1260:1260:1260))
        (PORT d[11] (1700:1700:1700) (1528:1528:1528))
        (PORT d[12] (1668:1668:1668) (1491:1491:1491))
        (PORT clk (1824:1824:1824) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3860:3860:3860))
        (PORT clk (1824:1824:1824) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1890:1890:1890))
        (PORT d[0] (2036:2036:2036) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (653:653:653))
        (PORT datab (916:916:916) (800:800:800))
        (PORT datac (783:783:783) (641:641:641))
        (PORT datad (1382:1382:1382) (1123:1123:1123))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1119:1119:1119))
        (PORT datab (1679:1679:1679) (1596:1596:1596))
        (PORT datac (619:619:619) (609:609:609))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1181:1181:1181))
        (PORT d[1] (2142:2142:2142) (1954:1954:1954))
        (PORT d[2] (1362:1362:1362) (1259:1259:1259))
        (PORT d[3] (1346:1346:1346) (1248:1248:1248))
        (PORT d[4] (1378:1378:1378) (1288:1288:1288))
        (PORT d[5] (3708:3708:3708) (3255:3255:3255))
        (PORT d[6] (2362:2362:2362) (2093:2093:2093))
        (PORT d[7] (4134:4134:4134) (3623:3623:3623))
        (PORT d[8] (4209:4209:4209) (3706:3706:3706))
        (PORT d[9] (4180:4180:4180) (3692:3692:3692))
        (PORT d[10] (2506:2506:2506) (2243:2243:2243))
        (PORT d[11] (2471:2471:2471) (2205:2205:2205))
        (PORT d[12] (1671:1671:1671) (1495:1495:1495))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3114:3114:3114))
        (PORT clk (1820:1820:1820) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (PORT d[0] (2613:2613:2613) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1184:1184:1184))
        (PORT d[1] (1338:1338:1338) (1235:1235:1235))
        (PORT d[2] (1342:1342:1342) (1245:1245:1245))
        (PORT d[3] (1687:1687:1687) (1536:1536:1536))
        (PORT d[4] (1352:1352:1352) (1262:1262:1262))
        (PORT d[5] (1328:1328:1328) (1218:1218:1218))
        (PORT d[6] (2356:2356:2356) (2087:2087:2087))
        (PORT d[7] (4140:4140:4140) (3629:3629:3629))
        (PORT d[8] (2026:2026:2026) (1825:1825:1825))
        (PORT d[9] (4139:4139:4139) (3658:3658:3658))
        (PORT d[10] (2125:2125:2125) (1914:1914:1914))
        (PORT d[11] (2110:2110:2110) (1890:1890:1890))
        (PORT d[12] (1616:1616:1616) (1447:1447:1447))
        (PORT clk (1819:1819:1819) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3108:3108:3108))
        (PORT clk (1819:1819:1819) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1884:1884:1884))
        (PORT d[0] (2023:2023:2023) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE tft_pic_inst\|rom_pic_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1214:1214:1214))
        (PORT datab (357:357:357) (418:418:418))
        (PORT datad (1101:1101:1101) (910:910:910))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|rgb\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1120:1120:1120))
        (PORT datab (1679:1679:1679) (1596:1596:1596))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (315:315:315) (379:379:379))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (878:878:878))
        (PORT datab (940:940:940) (863:863:863))
        (PORT datac (859:859:859) (795:795:795))
        (PORT datad (1291:1291:1291) (1154:1154:1154))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (853:853:853))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (936:936:936) (860:860:860))
        (PORT datad (775:775:775) (667:667:667))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (581:581:581))
        (PORT datab (358:358:358) (419:419:419))
        (PORT datac (863:863:863) (784:784:784))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tft_ctrl_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (456:456:456))
        (PORT datac (572:572:572) (551:551:551))
        (PORT datad (728:728:728) (581:581:581))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
)
