DSCH 3.0b
VERSION 3/14/2004 4:07:23 PM
BB(-314,-66,-76,19)
SYM  #button7c
BB(-314,11,-305,19)
TITLE -310 15  #button
MODEL 59
PROP                                                                                                                                    
REC(-313,12,6,6,r)
VIS 1
PIN(-305,15,0.000,0.000)Clock
LIG(-306,15,-305,15)
LIG(-314,19,-314,11)
LIG(-306,19,-314,19)
LIG(-306,11,-306,19)
LIG(-314,11,-306,11)
LIG(-313,18,-313,12)
LIG(-307,18,-313,18)
LIG(-307,12,-307,18)
LIG(-313,12,-307,12)
FSYM
SYM  #button6c
BB(-314,-34,-305,-26)
TITLE -310 -30  #button
MODEL 59
PROP                                                                                                                                    
REC(-313,-33,6,6,r)
VIS 1
PIN(-305,-30,0.000,0.000)Data
LIG(-306,-30,-305,-30)
LIG(-314,-26,-314,-34)
LIG(-306,-26,-314,-26)
LIG(-306,-34,-306,-26)
LIG(-314,-34,-306,-34)
LIG(-313,-27,-313,-33)
LIG(-307,-27,-313,-27)
LIG(-307,-33,-307,-27)
LIG(-313,-33,-307,-33)
FSYM
SYM  #light5c
BB(-82,-65,-76,-51)
TITLE -80 -51  #light
MODEL 49
PROP                                                                                                                                    
REC(-81,-64,4,4,r)
VIS 641
PIN(-80,-50,0.000,0.000)nQ
LIG(-77,-59,-77,-64)
LIG(-77,-64,-78,-65)
LIG(-81,-64,-81,-59)
LIG(-78,-54,-78,-57)
LIG(-79,-54,-76,-54)
LIG(-79,-52,-77,-54)
LIG(-78,-52,-76,-54)
LIG(-82,-57,-76,-57)
LIG(-80,-57,-80,-50)
LIG(-82,-59,-82,-57)
LIG(-76,-59,-82,-59)
LIG(-76,-57,-76,-59)
LIG(-80,-65,-81,-64)
LIG(-78,-65,-80,-65)
FSYM
SYM  #light4c
BB(-82,-45,-76,-31)
TITLE -80 -31  #light
MODEL 49
PROP                                                                                                                                    
REC(-81,-44,4,4,r)
VIS 641
PIN(-80,-30,0.000,0.000)Q
LIG(-77,-39,-77,-44)
LIG(-77,-44,-78,-45)
LIG(-81,-44,-81,-39)
LIG(-78,-34,-78,-37)
LIG(-79,-34,-76,-34)
LIG(-79,-32,-77,-34)
LIG(-78,-32,-76,-34)
LIG(-82,-37,-76,-37)
LIG(-80,-37,-80,-30)
LIG(-82,-39,-82,-37)
LIG(-76,-39,-82,-39)
LIG(-76,-37,-76,-39)
LIG(-80,-45,-81,-44)
LIG(-78,-45,-80,-45)
FSYM
SYM  #pmos
BB(-155,-10,-135,10)
TITLE -150 -5  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                
REC(-155,-10,15,19,r)
VIS 0
PIN(-135,-10,0.000,0.000)s
PIN(-145,10,0.000,0.000)g
PIN(-155,-10,0.030,0.400)d
LIG(-145,10,-145,4)
LIG(-145,2,-145,2)
LIG(-151,0,-139,0)
LIG(-151,-2,-139,-2)
LIG(-139,-10,-139,-2)
LIG(-135,-10,-139,-10)
LIG(-151,-10,-151,-2)
LIG(-155,-10,-151,-10)
VLG         pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(-285,-30,-265,-10)
TITLE -270 -25  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                
REC(-280,-30,15,19,r)
VIS 0
PIN(-285,-30,0.000,0.000)s
PIN(-275,-10,0.000,0.000)g
PIN(-265,-30,0.030,0.400)d
LIG(-275,-10,-275,-16)
LIG(-275,-18,-275,-18)
LIG(-269,-20,-281,-20)
LIG(-269,-22,-281,-22)
LIG(-281,-30,-281,-22)
LIG(-285,-30,-281,-30)
LIG(-269,-30,-269,-22)
LIG(-265,-30,-269,-30)
VLG         pmos pmos(drain,source,gate);
FSYM
SYM  #inv
BB(-130,-40,-95,-20)
TITLE -115 -30  #~
MODEL 101
PROP                                                                                                                                    
REC(-180,10,0,0,)
VIS 0
PIN(-130,-30,0.000,0.000)in
PIN(-95,-30,0.030,0.400)out
LIG(-130,-30,-120,-30)
LIG(-120,-40,-120,-20)
LIG(-120,-40,-105,-30)
LIG(-120,-20,-105,-30)
LIG(-103,-30,-103,-30)
LIG(-101,-30,-95,-30)
VLG         not not1(out,in);
FSYM
SYM  #inv
BB(-165,-40,-130,-20)
TITLE -150 -30  #~
MODEL 101
PROP                                                                                                                                    
REC(-180,10,0,0,)
VIS 0
PIN(-165,-30,0.000,0.000)in
PIN(-130,-30,0.030,0.400)out
LIG(-165,-30,-155,-30)
LIG(-155,-40,-155,-20)
LIG(-155,-40,-140,-30)
LIG(-155,-20,-140,-30)
LIG(-138,-30,-138,-30)
LIG(-136,-30,-130,-30)
VLG         not not1(out,in);
FSYM
SYM  #nmos
BB(-250,-10,-230,10)
TITLE -235 -5  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                
REC(-245,-10,15,19,r)
VIS 0
PIN(-230,-10,0.000,0.000)s
PIN(-240,10,0.000,0.000)g
PIN(-250,-10,0.030,0.400)d
LIG(-240,0,-240,10)
LIG(-234,0,-246,0)
LIG(-234,-2,-246,-2)
LIG(-246,-10,-246,-2)
LIG(-250,-10,-246,-10)
LIG(-234,-10,-234,-2)
LIG(-230,-10,-234,-10)
VLG         nmos nmos(drain,source,gate);
FSYM
SYM  #inv
BB(-225,-40,-190,-20)
TITLE -210 -30  #~
MODEL 101
PROP                                                                                                                                    
REC(-275,10,0,0,)
VIS 0
PIN(-225,-30,0.000,0.000)in
PIN(-190,-30,0.030,0.400)out
LIG(-225,-30,-215,-30)
LIG(-215,-40,-215,-20)
LIG(-215,-40,-200,-30)
LIG(-215,-20,-200,-30)
LIG(-198,-30,-198,-30)
LIG(-196,-30,-190,-30)
VLG         not not1(out,in);
FSYM
SYM  #inv
BB(-260,-40,-225,-20)
TITLE -245 -30  #~
MODEL 101
PROP                                                                                                                                    
REC(-275,10,0,0,)
VIS 0
PIN(-260,-30,0.000,0.000)in
PIN(-225,-30,0.030,0.200)out
LIG(-260,-30,-250,-30)
LIG(-250,-40,-250,-20)
LIG(-250,-40,-235,-30)
LIG(-250,-20,-235,-30)
LIG(-233,-30,-233,-30)
LIG(-231,-30,-225,-30)
VLG         not not1(out,in);
FSYM
SYM  #nmos
BB(-190,-30,-170,-10)
TITLE -185 -25  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                
REC(-190,-30,15,19,r)
VIS 0
PIN(-190,-30,0.000,0.000)s
PIN(-180,-10,0.000,0.000)g
PIN(-170,-30,0.030,0.400)d
LIG(-180,-20,-180,-10)
LIG(-186,-20,-174,-20)
LIG(-186,-22,-174,-22)
LIG(-174,-30,-174,-22)
LIG(-170,-30,-174,-30)
LIG(-186,-30,-186,-22)
LIG(-190,-30,-186,-30)
VLG         nmos nmos(drain,source,gate);
FSYM
CNC(-275 15)
CNC(-180 15)
CNC(-240 15)
LIG(-95,-30,-80,-30)
LIG(-145,10,-145,15)
LIG(-180,15,-145,15)
LIG(-180,-10,-180,15)
LIG(-240,15,-180,15)
LIG(-240,10,-240,15)
LIG(-275,15,-240,15)
LIG(-275,-10,-275,15)
LIG(-305,-30,-285,-30)
LIG(-305,15,-275,15)
LIG(-265,-30,-260,-30)
LIG(-135,-10,-95,-10)
LIG(-95,-30,-95,-10)
LIG(-190,-30,-190,-10)
LIG(-130,-50,-80,-50)
LIG(-230,-10,-190,-10)
LIG(-170,-30,-165,-30)
LIG(-260,-30,-260,-10)
LIG(-260,-10,-250,-10)
LIG(-165,-30,-165,-10)
LIG(-165,-10,-155,-10)
LIG(-130,-30,-130,-50)
TEXT -296 -66  #DReg with pass transistors (Positive Edge sensitive)
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch3\dsch3 lite\dreg.sch
