---
title: "M1-0305 - ¬© SEMI 1978, 2005..."
description: "SEMIÊ†áÂáÜÊñáÊ°£"
sidebar_label: "M1-0305 - ¬© SEMI 1978, 2005..."
sidebar_position: 98
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-098.pdf'
  chapter: 98
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfViewer from '@site/src/components/PdfViewer';

<PdfDownloadCard
  pdfLink="/pdfs/semi/098.pdf"
  pdfSize="N/A"
  title="M1-0305 - ¬© SEMI 1978, 2005..."
  description="SEMIÊ†áÂáÜÊñáÊ°£ÔºåÂÖ±50È°µ"
/>

---

## üìñ Êü•ÁúãPDFÂéüÊñáÊ°£ÔºàÂåÖÂê´ÂÆåÊï¥ÂõæË°®ÂíåÊ†ºÂºèÔºâ

<PdfViewer pdfPath="/pdfs/semi/098.pdf" />



&lt;!-- Page 1 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200527 Table 6 Dimensional Characteristics of 150 mm Polished Monocrystalline Silicon Wafers with SecondaryFlat#1 Previous SEMI Reference: SEMI M1.8Wafer Category: 1.8.1 1.8.2Property 150 mm Wafers#22-6.1 Diameter 150.00 ¬± 0.20 mm2-6.2 Primary Flat Length 57.5 ¬± 2.5 mm2-6.3 Primary Flat Orientation#3 &#123;110&#125; ¬± 1¬∞2-6.4 Secondary Flat Length 37.5 ¬± 2.5 mm2-6.5 Secondary Flat Location (See Figure 4)&#123;111&#125; p-type&#123;100&#125; p-type&#123;111&#125; n-type&#123;100&#125; n-type No secondary flat90¬∞ ¬± 5¬∞ clockwise from primary flat ( = 180¬∞ ¬± 5¬∞)45¬∞ ¬± 5¬∞ clockwise from primary flat ( = 225¬∞ ¬± 5¬∞)135¬∞ ¬± 5¬∞ clockwise from primary flat ( = 135¬∞ ¬± 5¬∞)2-6.6 Edge Profile Coordinate,CyT/3 Template (See Table 3)225 mT/4 Template (See Table 3)169 m2-6.7 Thickness, Center Point 675 ¬± 20 m2-6.8 Total Thickness Variation, Max. 10 m2-6.9 Bow, Max. 60 m2-6.10 Warp, Max. 60 m2-5.7 Edge Surface Condition Supplier-customer agreement #4#1 Note that these specifications were originated in the United States. Care should be taken in applying this configuration to specific applications(see 6.6.3).#2 For referee purposes, metric (SI) units apply. To ensure that product shipped is within specification, any conversion to U.S. Customaryequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum valuesare rounded-down to ensure that the equivalent range is always inside the referee range. If U.S. Customary equivalents are used for incominginspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within thespecification when measured by the referee system of units. CAUTION: The significance of the rightmost digit may vary, depending on thequantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used toconstruct appropriate guard bands.#3 For )111( wafers, the ),011( ),101( , and )011( planes are the equivalent, allowable (110) planes. For (100) wafers, the allowable equivalent)110( planes are ),101( ),011( ),110( and ).110(#4 If specified as polished, this term is meant to imply a surface condition and not a particular processing technique. If desired, a quantitativemeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)range. Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling planand detrending procedures, shall be agreed upon between supplier and customer.

&lt;!-- Page 2 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 28 Table 7 Dimensional Characteristics of 100 mm and 125 mm Polished Monocrystalline Silicon Waferswithout Secondary Flat #1 Previous SEMI Reference: SEMI M1.11 SEMI M1.12Wafer Category: 1.11 1.12 Property 100 mm Wafers without secondary flat(t=525m) #2125 mm Wafers without secondary flat(t=625m) #22-6.1 Diameter 100.00 ¬± 0.20 mm. 125.00 ¬± 0.20 mm2-6.2 Primary Flat Length 32.5 ¬± 2.5 mm 42.5 ¬± 2.5 mm2-6.3 Primary Flat Orientation#3 &#123;110&#125; ¬± 1¬∞2-6.5 Secondary Flat Location No secondary flat2-6.6 Edge Profile Coordinate, Cy(T/3 Template, see Table 3)175 m 208 m 2-6.7 Thickness, Center Point 525 ¬± 15 m. 625 ¬± 15 m2-6.8 Total Thickness Variation, Max. 10 m2-6.9 Bow, Max. 40 m2-6.10 Warp, Max. 40 m#1 Note that these specifications were originated in Japan. They are equivalent to the specifications for wafers of the same nominal diameter inJEITA EM-3602. Care should be taken in applying this configuration to specific applications (see 6.6.3).#2 For referee purposes, metric (SI) units apply. To ensure that product shipped is within specification, any conversion to U.S. Customaryequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum valuesare rounded-down to ensure that the equivalent range is always inside the referee range. If U.S. Customary equivalents are used for incominginspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within thespecification when measured by the referee system of units. CAUTION: The significance of the rightmost digit may vary, depending on thequantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used toconstruct appropriate guard bands.#3 For )111( wafers, the ),011( ),101( and )011( planes are the equivalent, allowable (110) planes. For (100) wafers, the allowable equivalent)110( planes are ),101( ),011( ),110( and ).110(

&lt;!-- Page 3 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200529 Table 8 Dimensional Characteristics of 150 mm and 200 mm Polished Monocrystalline Silicon Waferswithout Secondary Flat #1 Previous SEMI Reference: SEMI M1.13 SEMI M1.10Wafer Category: 1.13.1 1.13.2 1.10.1 1.10.2 Property 150 mm Wafers without secondary flat(t=625m)#2200 mm Wafers flatted, withoutsecondary flat#2 2-6.1 Diameter 150.00 ¬± 0.20 mm 200.00 ¬± 0.20 mmPrimary Flat Length 47.5 ¬± 2.5 mm Not applicable2-6.2Flat Diameter Not applicable 195.50 ¬± 0.20 mm2-6.3 Primary Flat Orientation#3 &#123;110&#125; ¬± 1¬∞2-6.5 Secondary Flat Location No secondary flat2-6.6 Edge Profile Coordinate,Cy (see Table 3)T/3 Template208 mT/4 Template156 mT/3 Template242 mT/4 Template181 m2-6.7 Thickness, Center Point 625 ¬± 15 m 675 ¬± 15 m2-6.8 Total Thickness Variation, Max. 10 m2-6.9 Bow, Max. 60 m 65 m2-6.10 Warp, Max. 60 m 75 m2-5.7 Edge Surface Condition Not specified Supplier-customer agreement #4#1 Note that these specifications were originated in Japan. They are equivalent to the specifications for wafers of the same nominal diameter inJEITA EM-3602. Care should be taken in applying this configuration to specific applications (see 6.6.3).#2 For referee purposes, metric (SI) units apply. To ensure that product shipped is within specification, any conversion to U.S. Customaryequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum valuesare rounded-down to ensure that the equivalent range is always inside the referee range. If U.S. Customary equivalents are used for incominginspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within thespecification when measured by the referee system of units. CAUTION: The significance of the rightmost digit may vary, depending on thequantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used toconstruct appropriate guard bands.#3 For )111( wafers, the ),011( ),101( and )011( planes are the equivalent, allowable (110) planes. For (100) wafers, the allowable equivalent)110( planes are ),101( ),011( ),110( and ).110(#4 If specified as polished, this term is meant to imply a surface condition and not a particular processing technique. If desired, a quantitativemeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)range. Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling planand detrending procedures, shall be agreed upon between supplier and customer.

&lt;!-- Page 4 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 30 Table 9 Dimensional Characteristics and Wafer ID Marking Requirements for Notched 200 mm and 300 mmPolished Monocrystalline Silicon Wafers #1 Previous SEMI Reference: SEMI M1.9 SEMI M1.15Wafer Category: 1.9.1 1.9.2 1.15Property 200 mm Wafers (Notched) #2 300 mm Wafers(Notched) #22-6.1 Diameter 200.00 ¬± 0.20 mm. 300.00 ¬± 0.20 mm2-6.2 Notch Dimensions (See Figure 5)DepthAngle1.00 mm +0.25 mm 0.00 mm90¬∞ +5¬∞ 1¬∞2-6.3 Orientation of Notch Axis#3 &lt;110&gt; ¬± 1¬∞2-6.5 Secondary Fiducial Location No secondary fiducial2-6.6 Edge Profile Coordinate,Cy (see Table 3)T/3 Template242 mT/4 Template181 mT/4 Template194 m2-6.7 Thickness, Center Point 725 ¬± 20 m. 775 ¬± 20 m2-6.8 Total Thickness Variation, Max. 10 m 10 m#42-6.9 Bow, Max. 65 m Not specified2-6.10 Warp, Max. 75 m 100 m#52-5.1 Wafer ID Marking Supplier-customer agreement SEMI T7 mark withoptional A/N mark (See6.5.1.4)2-5.7 Edge Surface Condition Supplier-customer agreement #6 Polished#62-9.8 Back Surface Brightness (Gloss) Not specified 0.80#6,#7#1 Note that these specifications were originated in the United States. Care should be taken in applying this configuration to specific applications(see 6.6.3). The specification for 300 mm wafers is essentially equivalent to the specification for wafers of this diameter in JEITA EM-3602.#2 For referee purposes, metric (SI) units apply. To ensure that product shipped is within specification, any conversion to U.S. Customaryequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum valuesare rounded-down to ensure that the equivalent range is always inside the referee range. If U.S. Customary equivalents are used for incominginspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within thespecification when measured by the referee system of units. CAUTION: The significance of the rightmost digit may vary, depending on thequantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used toconstruct appropriate guard bands.#3 For 200 mm )111( wafers, the \],011\[ \],101\[ , and \]011\[ axes are the equivalent, allowable &lt;110&gt; axees. For (100) wafers, the allowableequivalent &lt;110&gt; axes are \],101\[ \],011\[ \],110\[ and \].110\[#4 Full wafer scan as described in SEMI MF1530.#5 Warp corrected for gravitational effects. However, warp is not an adequate wafer shape specification for all applications.#6 If specified as polished, this term is meant to imply a surface condition and not a particular processing technique. If desired, a quantitativemeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)range. Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling planand detrending procedures, shall be agreed upon between supplier and customer.#7 Gloss as measured in accordance with ASTM Test Method D 523 or JIS Z 8741 with visible illumination at a 60¬∞ angle of incidence referencedto a mirror polished silicon wafer front surface. This metric may not describe the back surface finish adequately to establish detectability of smalllocalized light scatterers (LLSs). If it is necessary to detect LLSs smaller than 0.25 m LSE, another quantitative measure of surface finish mayoptionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength) range. Because a standardizedtest method has not yet been developed for this metric, both values and test procedures shall be agreed upon between supplier and customer.

&lt;!-- Page 5 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200531 6.6.3 Shape  The shape decision tree in Appendix 2 fully describes the various shape parameters that can bespecified.6.6.3.1 Warp is generally the most often specified shape parameter. Only wafers of category 1.1 (2 in. diameter) donot have a warp specification. Note that there are two forms of warp, one corrected for gravitational sag and theother not so corrected.6.6.3.2 If bow is specified, a sign may be included in the specification to denote convex (positive) or concave(negative) curvature of the median surface of the wafer with the front surface up. If no sign is included in thespecification, bow may vary between -a and +a, where a is the specified maximum magnitude of bow.6.6.3.3 Sori is an attribute that may be specified with agreement between the supplier and customer in lieu of or inaddition to bow and/or warp.6.6.4 Standard Wafer Categories  The standardized dimensions, dimensional tolerances, and fiducial (flat ornotch) characteristics for various standard wafer categories are summarized in Tables 4 through 9. These categoriesof wafers shall meet all requirements listed in the appropriate table, unless an exception is negotiated betweensupplier and customer and is shown on the purchase order.6.6.4.1 Wafers of the same nominal diameter may typically have different dimensional configurations in differentregions of the world. Many of these configurations are represented in these tables. In selecting the appropriatestandard polished wafer category, consideration should be given to compatibility with processes and equipmentgenerally available in the region of use.6.6.5 Flatness  The wafers shall meet global and site flatness requirements as specified in the purchase order.Details of different flatness parameters are given in Appendix 1.6.6.6 Nanotopography  The wafers shall meet nanotopography requirements specified in the purchase order.6.7 Front Surface Chemistry6.7.1 If surface metal contamination levels are specified on the purchase order, the maximum area densities shall bedesignated in units of atoms/cm2 for specific individual elements together with the measurement method by whichthe densities are to be determined. The wafers shall not contain more than the specified density of each metal.NOTE 3: An example of such a specification applicable to 1 m geometries is given in Related Information 1.6.7.2 If surface organic contamination levels are specified on the purchase order, the maximum area densities shallbe designated in units of ng/cm2 for total surface organics density together with the method by which the density isto be determined. The wafers shall not contain more than the specified density of total surface organics.6.8 Front and Back Surface Inspection Characteristics6.8.1 The wafers shall conform to the limits on observable (visually or otherwise) front and back surfacecharacteristics as specified on the purchase order.6.8.2 For wafers of diameter 150 mm or smaller for which visual inspection of surface defects is acceptable, thedefect limits in Table 10 may be used as a guide for determining acceptable defect levels. Under thesecircumstances, minimal conditions or dimensions for surface features to be considered as defects are stated below.These limits shall be used for determining wafer acceptability; anomalies smaller than these limits shall not beconsidered defects.6.8.2.1 Item 2-8.1, scratches, macro  Any anomaly conforming to the definition that has a length-to-width ratiogreater than 5:1 and is visible under diffuse illumination as well as under high intensity illumination.6.8.2.2 Item 2-8.2, scratches, micro  Any anomaly conforming to the definition that has a length-to-width ratiogreater than 5:1 and is visible only under high intensity illumination.6.8.2.3 Item 2-8.3, pits  Any individually distinguishable nonremovable surface anomaly conforming to thedefinition that is visible when viewed under intense illumination.6.8.2.4 Item 2-8.4, haze  Haze is indicated when the image of a narrow beam tungsten lamp filament is detectableon the polished wafer surface. Under some conditions, contamination may appear as haze.

&lt;!-- Page 6 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 32 Table 10 Polished Wafer Defect LimitsItem Characteristics Maximum Defect Limit AQL#1 Illumination Conditions#2 FRONT SURFACE2-8.1 Scratches  Macro #3 None Diffuse2-8.2 Scratches  Micro#3 None High Intensity2-8.3 Pits#3 None 1.0% Cum. High Intensity2-8.4 Haze #3 None 1.0% High Intensity2-8.5 Localized Light Scatterers (LLS)(Contamination, Particulate) #3Maximum Number2 in. Diameter Wafer3 in. Diameter Wafer100 mm Diameter Wafer125 mm Diameter Wafer150 mm Diameter Wafer 46101015 1.0% High Intensity 2-8.6 Contamination, Area #3 None 1.0% High Intensity or Diffuse2-8.7 Edge Chips and Indents#4 None 1.0% Cum. with item 15 #5 Diffuse2-8.9 Cracks, Crows Feet None Diffuse2-8.10 Craters#3 None Diffuse2-8.11 Dimples#3 None Diffuse2-8.12 Grooves#3 None 1.0% Cum. Diffuse2-8.13 Mounds#3 None Diffuse2-8.14 Orange Peel #3 None Diffuse2-8.15 Saw Marks #3 None 1.0% Cum. Diffuse2-8.16 Resistivity Striations(Dopant Striation Rings)None, except on lowresistivity wafers#6.Diffuse BACK SURFACE2-9.1 Edge Chips#4 None 1.0% Cum. with item 6 #5 Diffuse2-9.3 Cracks, Crows Feet None Diffuse2-9.4 Contamination, Area None 1.0% Cum. Diffuse2-9.5 Saw Marks #7 None 1.0% Cum. DiffuseALL LISTED CHARACTERISTICS Total 2.5%#1 Single, Normal, Level II Sampling Plan as defined in ANSI/ASQC Z1.4.#2 See SEMI MF523 for definition of Illumination Conditions.#3 The outer 0.062 inch (1.57 mm) annulus is excluded from these criteria.#4 For wafers that are not mechanically edge-rounded, accept/reject criterion shall be agreed upon between supplier and customer.#5 The cumulative AQL for both front surface and back surface of wafer is 1.0%.#6 Striations may be visible on low resistivity wafers (&lt;0.020 Œ©cm).#7 For non-lapped wafers accept/reject criterion shall be agreed upon between supplier and customer. 6.8.2.5 Item 2-8.5, localized light scatterers (particulate contamination)  Distinct particles or other surfaceanomalies resting on the surface that are revealed under collimated light as bright points.6.8.2.6 Items 2-8.6 and 2-9.4, area contamination  Any foreign matter on the surface in localized areas that isrevealed under the inspection lighting conditions as discolored, mottled, or cloudy appearance resulting fromsmudges, stains, water spots, etc.6.8.2.7 Items 2-8.7 and 2-9.1, edge chips and indents  Any edge anomaly including saw exit marks conforming tothe definition that is greater than 0.010 in. (0.25 mm) in radial depth and peripheral length.6.8.2.8 Items 2-8.9a and 2-9.3a, cracks  Any anomaly conforming to the definition that is greater than 0.25 mm(0.010 in. for 2 and 3 in. diameter wafers) in total length.

&lt;!-- Page 7 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200533 6.8.2.9 Items 2-8.9b and 2-9.3b, crows feetAny anomaly conforming to the definition that is greater than 0.25mm (0.010 in. for 2 and 3 in. diameter wafers) in total length.6.8.2.10 Item 2-8.10, cratersAny individually distinguishable surface anomaly conforming to the definition that isvisible when viewed under diffused illumination.6.8.2.11 Item 2-8.11, dimplesAny smooth surface depression greater than 3 mm in diameter.6.8.2.12 Item 2-8.12, groovesAny anomaly conforming to the definition that is greater than 0.13 mm (0.0005 in.for 2 in. and 3 in. diameter wafers) wide or 0.76 mm (0.030 in. for 2 in. and 3 in. diameter wafers) in length.6.8.2.13 Item 2-8.13, mounds  Any anomaly conforming to the definition that is greater than 0.25 mm (0.010 in.for 2 in. and 3 in. diameter wafers) in maximum dimension.6.8.2.14 Item 2-8.14, orange peel  Any visually detectable roughened surface conforming to the definition that isobservable under diffused illumination.6.8.2.15 Items 2-8.15 and 2-9.5, saw marks  Any anomaly conforming to the definition that is visible underdiffuse illumination.6.8.2.16 Item 2-8.16, resistivity striations (dopant striation rings)  Any feature conforming to the definition thatis detectable under diffused lighting conditions.6.8.3 For other cases, acceptable surface defect levels shall be defined based on the use of surface scanninginspections systems (SSIS) for automated surface inspection. In this case, definitions of what surface anomaliesconstitute surface defects shall be agreed upon between supplier and customer. 7 Basic Specification Requirements7.1 A basic silicon wafer specification is one that describes a commercially appropriate prime silicon wafer producthaving stable quality and parametric control. Wafers procured to this specification for 300 mm diameter, doubleside polished silicon wafers shall meet all of the requirements of Table 11 without any change or additional options.Listed specification values represent generally accepted silicon wafer process capability that is consistent with manyadvanced integrated circuit applications at the 130 nm technology level.Table 11 Basic Specification for 300 mm Polished Prime Silicon Wafers for the 130 nm Technology NodeItem Specification2-1. GENERAL CHARACTERISTICS2-1.1 Growth Method Supplier Option of Cz or MCz2-1.2 Use of Refined Polysilicon Permitted2-1.4 Conductivity Type p2-1.5 Dopant Boron2-1.6 Nominal Edge Exclusion 3 mm2-1.8 Wafer Surface Orientation (100) ¬± 0.5¬∞2-2. ELECTRICAL CHARACTERISTICS2-2.1 Resistivity Center Point (Target): 1.5 Œ©cm, 10 Œ©cm, or 21 Œ©cmResistivity Tolerance: ¬±33%2-2.2 Radial Resistivity Variation ¬±10% at 6 mm from edge as in SEMI MF81, Sampling Plan B2-3. CHEMICAL CHARACTERISTICS2-3.1 Oxygen Concentration Center Point (target): 15 or 18 ppma ( IOC-88)Tolerance: ¬±1.5 ppma (IOC-88)2-3.2 Radial Oxygen Variation ‚â§10% at 10 mm from edge as in SEMI MF951, Sampling Plan A12-3.3 Carbon Concentration ‚â§0.5 ppma (SEMI MF1391)2-4. STRUCTURAL CHARACTERISTICS2-4.1 Dislocation Etch Pit Density None2-4.2 Slip None2-4.7 Oxidation Induced Stacking Faults ‚â§100 cm2

&lt;!-- Page 8 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 34 Item Specification2-5. WAFER PREPARATION CHARACTERISTICS2-5.1 Wafer ID Marking SEMI T7 plus optional Alphanumeric Mark per Wafer Category1.15 (see Figure 3)2-5.7 Edge Surface Condition Polished2-5.8 Back Surface Condition Polished2-6. DIMENSIONAL CHARACTERISTICS2-6.1 Diameter 300.00 ¬± 0.20 mm2-6.2 Notch Dimensions In accordance with requirements of Wafer Category 1.15 (see Figure5)2-6.3 Notch Orientation &lt;110&gt; ¬± 1¬∞2-6.6 Edge Profile T/4 Template (see Figure 6)2-6.7 Thickness 775 ¬± 20 m2-6.8 Total Thickness Variation (GBIR) ‚â§10 m2-6.10 Warp ‚â§100 m2-6.13 Site Flatness \[SFQR\]#1 &gt;99.9% of all full sites &lt;200 nm;Site size: 26 mm  8 mmInclude partial sites: NoOffset: None2-7. FRONT SURFACE CHEMISTRY2-7.1 Surface Metal Contamination#2 ‚â§1  1010 cm22-8. FRONT SURFACE INSPECTION CHARACTERISTICS2-8.1 Scratches  macro None2-8.2 Scratches  micro None2-8.5 Localized Light Scatterers (LLS) ‚â§1200/wafer, ‚â•0.12m (LSE) and ‚â§10/wafer, ‚â•0.25m (LSE)2-8.7 Edge Chips None2-8.8 Edge Cracks None2-9. BACK SURFACE INSPECTION CHARACTERISTICS2-9.1 Edge Chips and Indents None2-9.2 Edge Cracks None2-9.4 Area Contamination None2-9.9 Scratches  macro &lt;0.25  Diameter2-9.10 Scratches  micro Not Specified#1 This site flatness process capability allows approximately one full site to have SFQR &gt;200 nm for every four wafers shipped.#2 Individual process median capability for each of the following metal contaminants: Al, Ca, Cr, Cu, Fe, K, Na, Ni, and Zn. Due to highmeasurement variability, data are recorded for process capability and not for individual shipment quality reports. 7.2 Effective implementation of the basic specification concept requires the standardization of many wafercharacteristics that have not historically been specified in a SEMI standard, as well as some characteristics that havehistorically been specified in SEMI standards, but have been routinely modified as a customer preference. Theresulting variety of customer specifications causes silicon suppliers to install additional processes and metrics, ordifferent processes and technologies for satisfying individual specifications. To realize the full benefits of a basicspecification, it is essential that all parameters be accepted without additional options.7.3 Wafers produced to this specification shall be qualified through routine process checks, demonstrating theprocess is in state of control. Verification of the process and quality control shall be provided on a shipment basisthrough a certification that does not require the inclusion of data specifically from that shipment.

&lt;!-- Page 9 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200535 8 Sampling8.1 Unless otherwise specified, ASTM Practice E 122 shall be used to define the sampling plan. When so specified,appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each qualitycharacteristic shall be assigned an acceptable quality level (AQL) or lot tolerance percent defective (LTPD) value inaccordance with ANSI/ASQC Z1.4 definitions for critical, major, and minor classifications. If desired and sospecified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL orLTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser. 9 Test Methods9.1 Measurements shall be made or certifiable to one of the SEMI, ASTM, JEITA, JIS, or DIN standard testmethods for the item as selected from Table 1 and specified in the purchase order.9.2 If several different standard test methods for an item are commonly used within a region, it is particularlyimportant that the applicable method of test be identified in the purchase order.9.3 If no method of test is specified in the purchase order and if standard test methods from different geographicregions are available, the default method shall be a method in common usage for the region of the purchaser of thewafer.9.4 If no standard test method for an item is available, the test procedure to be used must be agreed upon betweensupplier and customer.9.5 Information about the various test methods listed in Table 1 is provided in Related Information 2 together withinformation about some additional test methods no longer in wide use throughout the industry. 10 Certification10.1 Upon request of the purchaser in the contract or order, a manufacturers or suppliers certification that thematerial was manufactured and tested in accordance with this specification, together with a report of the test results,shall be furnished at the time of shipment.10.2 In the interest of controlling inspection costs, the supplier and the customer may agree that the material shallbe certified as capable of meeting certain requirements. In this context, capable of meeting shall signify that thesupplier is not required to perform the appropriate tests in 9. However, if the customer performs the test and thematerial fails to meet the requirement, the material may be subject to rejection. 11 Product Labeling11.1 The wafers supplied under these specifications shall be identified by appropriately labeling the outside of eachbox or other container and each subdivision thereof in which it may reasonably be expected that the wafers will bestored prior to further processing. Identification shall include as a minimum the nominal diameter, conductivitytype, dopant, orientation, resistivity range, and lot number. The lot number, either (1) assigned by the originalmanufacturer of the wafers, or (2) assigned subsequent to wafer manufacture but providing reference to the originallot number, shall provide easy access to information concerning the fabrication history of the particular wafers inthat lot. Such information shall be retained on file at the manufacturers facility for at least one month after thatparticular lot has been accepted by the customer.11.2 Alternatively, if agreed upon between supplier and customer, one of the box labeling schemes in SEMI T3shall be used and the information listed in 11.1 that is not included on the label shall be retained in the suppliersdata base for at least one month after that particular lot has been accepted by the customer.11.3 Wafers of Category 1.15 (300 mm in diameter) shall be shipped in packages labeled in accordance with SEMIM45.

&lt;!-- Page 10 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 36 12 Packing and Shipping Container Labeling12.1 Special packing requirements shall be subject to agreement between the supplier and customer. Otherwise, allwafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contaminationand in accordance with the best industry practices to provide ample protection against damage during shipment.12.2 Wafers of Category 1.15 (300 mm in diameter) shall be shipped in accordance with SEMI M45.12.3 Unless otherwise indicated in the purchase order, all outside wafer shipping containers shall be labeled inaccordance with ANSI/EIA 556-B.

&lt;!-- Page 11 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200537 APPENDIX 1FLATNESS DECISION TREENOTICE: The material in this appendix is an official part of M1. Approval was by full letter ballotprocedures with publication authorized by the NA Regional Standards Committee on October 21, 1999. A1-1 ScopeA1-1.1 The increasing complexity of integrated circuits and the reduction in design rule dimensions place newdemands on the characterization of wafer surface geometry. Various high resolution optical lithographic systemshave very limited depth of field and use a variety of methods to hold the wafer, to establish the focal plane, and toposition the wafer relative to the focal plane during exposure. These varying focusing and location methods differenough to make a single, simple flatness criterion (such as global TIR) ineffective in predicting successful orunsuccessful lithography in all cases.A1-1.2 To clarify the requirements for wafer flatness characterization for the various classes of lithographicequipment, the decision tree depicted in Figure A1-1 has been developed. This tree gives an orderly procedure forselecting the various parameters that must be specified if wafer flatness is specified.A1-1.3 In this tree, it is assumed that the focal point is the site center for all parameters, except for SFQD, SFQR,SFSD, and SFSR, where the focal plane is identical to the reference plane. Most flatness characterization systemsemploy this convention. However, a number of photolithographic aligners use slightly different conventions fordetermining the focal plane. Currently, the difference between the centerpoint and other focusing conventions hasnot been quantified, but it is presumed to be insignificant for material characterization purposes.A1-1.4 For sites to be included in the measurement, the site center must lie within the Flatness Quality Area(FQA). For subsites (se Figure A1-2) to be included in the measurement, the subsite center must lie within a sitewhose center is within the FQA and some of the subsite must lie within the FQA (see Figure A1-3). A1-2 Use of the Flatness Decision TreeA1-2.1 In the decision tree, there are decision blocks, shown as diamonds, whose use requires some knowledge ofthe lithographic tool to be used. The rectangular blocks require information to be furnished; this information isdependent on the device layout and the manufacturing procedures to be employed (such as dedicated or mixedaligner use).A1-2.2 Step 1  Select the Fixed Quality Area (FQA): Decide on and specify the nominal edge exclusion, EE,which defines the FQA. (See Figure 1.)A1-2.3 Step 2  Choose the Measurement Method: Choose global flatness (G) if the lithographic tool uses a single,global exposure of the wafer, or choose site flatness (S) if the lithographic tool steps across the wafer, exposing onlya portion of the wafer at a time.A1-2.3.1 If global flatness is chosen, proceed to Step 3. If site flatness is chosen, it is also necessary to specify sitesize (related to exposure area dimensions) and site array (including (a) number of sites, (b) location of sites relativeto the center of the FQA and to each other, as in an offset or bricklaying pattern, and (c) whether or not partial sitesare to be excluded).A1-2.4 Step 3  Choose the Reference Surface: Choose front surface (F) or back surface (B), depending onwhether the lithographic tool is referenced to the front or back surface.A1-2.5 Step 4  Choose the Reference Plane and Area:A1-2.5.1 For global flatness measurements, a global reference plane is appropriate. If the lithographic tool isreferenced to the back surface, an ideal plane (I) defined by the chuck which holds the wafer is appropriate. If thelithographic tool is referenced to the front surface, either a 3-point plane (3) defined by three points equally spacedabout the edge of the front surface of the wafer or a plane defined by the least squares fit to the front surface (L) maybe appropriate. The 3-point plane is appropriate if the lithographic tool holds the wafer in this fashion and does notallow interactive gimbaling of the wafer, while the least squares plane is appropriate if the lithographic tool allowsinteractive gimbaling of the wafer.

&lt;!-- Page 12 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 38 Figure A1-1Flatness Decision TreeA1-2.5.2 For site flatness measurements, any of the above three planes \[(1), (3), or (L)\] may be suitable or, if thewafer is regimballed once at each site, a site least squares reference plane (Q) may be appropriate or, if the wafer isregimballed more than once at each site, a subsite least squares reference plane (S) may be appropriate.A1-2.6 Step 5  Choose the Measurement Parameter: Choose either TIR, also known as range (R), or FPD, alsoknown as deviation (D). In the case of site measurements, it is possible to specify the maximum value of (R) or (D)or the percentage of the sites (or FQA) which have an (R) or (D) less than some specified value.A1-2.7 The codes in parentheses in Steps 2 through 5 may be used to form a code which uniquely defines themeasurement technique as follows: Position 1: Measurement Method (G) or (S), Position 2: Reference Surface (F) or (B),

&lt;!-- Page 13 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200539  Position 3: Reference Plane and Area (I), (3), (L), (Q), or (S), and Position 4: Measurement Parameter (R) or (D).A1-2.7.1 Stating this code, the numerical values for the FQA parameters (and, if required, information on site sizeand array), and the numerical limit for the measurement parameter provides enough information to describe themeasurement and provide numerical limits. A1-3 Future DevelopmentsA1-3.1 As noted above, there may be specific systems which are not exactly described by one of the branch ends onthis decision tree. This tree is an approximation of the more complete one which would describe all existing andpossible lithographic technologies. Lss Wss = 8 mmSubsite Site Scan Direction = Y Lss Wss FQA Site Center Subsite Center Site Subsite areawithin FQA Figure A1-2Scanner Site and Subsite Flatness ElementsFigure A1-3Subsite Center near Boundaries of Site and FQA

&lt;!-- Page 14 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 40 APPENDIX 2SHAPE DECISION TREENOTICE: The material in this appendix is an official part of M1. Approval was by full letter ballot procedures withpublication authorized by the NA Regional Standards Committee on October 21, 1999.A2-1 ScopeA2-1.1 In modern wafer fabrication processes, wafer surface geometry in the unclamped state can be a sensitiveindicator of process effects. Larger wafer diameters and increasing complexity of processes and circuits haveincreased the need for accurate, standardized measurement of unclamped wafer geometry. The quantities that havehistorically been used, Bow and Back Surface Referenced Warp, may be inadequate to describe and quantify thegeometries of interest in advanced processes. Additional surface geometry quantities, such as Sori and MedianSurface Referenced Warp, have been introduced into standards.A2-1.2 In addition, there is considerable confusion as to the precise meaning of these quantities, even though theyare defined in the applicable SEMI test methods.A2-1.3 The Shape Decision Tree was developed to provide an orderly method of identifying each of the variablesinvolved in the quantities used to quantify unclamped wafer surface geometry. As such, the tree provides a conciseand precise description of each shape quantity. A branch of the tree consists of a selection of one of the choices foreach variable. The variables and the choices for each are listed in Table A1-1.A2-1.4 Four branches of the tree, representing quantities for which measurement methods have been standardizedby SEMI, are depicted in Figure A1-1. There are many other branches of the tree, not all of which may representpractical combinations of variables. A2-2 Use of the Shape Decision TreeA2-2.1 Step 1. Select the Fixed Quality Area (FQA): Decide on and specify the nominal edge exclusion, EE, whichdefines the FQA. (See Figure 1.)A2-2.2 Step 2. Select the measurement method: global (over the entire fixed quality area) or local (over a site).NOTE 1: At present, all shape quantities in common use are global measurements. The significance and use of local shapequantities have yet to be defined.A2-2.3 Step 3. Select the reference surface: front, median, or back, to be used to establish the reference plane.A2-2.4 Step 4. Select the kind of reference plane: least-squares or 3-point.NOTE 2: A measurement made with a least-squares reference plane is less affected by small changes in wafer position withinthe measurement apparatus than is a measurement made with a 3-point reference plane.A2-2.5 Step 5. Determine whether the effects of gravitational sag on the wafer are accounted for (yes) or not (no).NOTE 3: Gravitational effects may be accounted for by inverting the wafer during the measurement, by placing the wafer in avertical or nearly vertical position during the measurement, or mathematically.A2-2.6 Step 6. Select the measurement surface: front, median, or back, for which the deviations are to bemeasured.A2-2.7 Step 7. Select the measurement pattern: full scan (a regular array of measurement points over the entiremeasurement area), partial scan (a specified pattern of measurement points covering only a portion of themeasurement area), or centerpoint (measurement at the center of the wafer only).A2-2.8 Step 8. Select the parameter to be determined: range (TIR) or maximum RPD.A2-2.9 Step 9. Compare the branch thus obtained with the branches in Figure A2-1. If the branch obtainedmatches one of the branches illustrated in Figure A1-1, the resulting quantity is given by the code shown in the boxat the bottom of the branch. Standard test methods have been adopted for measurement of each of these quantities.If the branch obtained does not match any of the branches illustrated in Figure A2-1, the quantity obtained has notbeen given a standardized term, nor has a standard test method been adopted for its measurement.

&lt;!-- Page 15 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200541 A2-2.9.1 These codes, which uniquely describe the various branches, are formed from the codes in Table A2-1.Stating this code together with the numerical value for the FQA nominal edge exclusion provides enoughinformation to describe the shape parameter and to establish numerical limits for it.A2-2.9.2 Table A2-2 summarizes the shape parameters for which SEMI has standardized test methods. This tablelists the code, the term in common use for the parameter, the SEMI test method, and the expanded form of the code. Figure A2-1Four Branches of the Shape Decision Tree

&lt;!-- Page 16 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 42 Table A2-1 Variables in Shape QuantitiesVariable Options CodeGlobal GMeasurement MethodLocal (Site) SFront FMedian MReference Surface Back BLeast-Square LReference Plane3-Point 3Yes YCorrected for Gravitational SagNo NFront FMedian MMeasurement Surface Back BFull Scan (Entire) EPartial Scan PMeasurement Pattern Centerpoint CRange (TIR) RParameterMaximum RPD D Table A2-2 Shape Code SummaryCode Term Test Method Expanded Form of CodeGFLYFER sori SEMI MF1451 Global, Front-surface Least-squares reference plane, Yes (corrected for gravitationalsag), Front-surface measurement, Entire surface scanned, RangeGMLYMER warp SEMI MF1390 Global, Median-surface Least-squares reference plane, Yes (corrected forgravitational sag), Median-surface measurement, Entire surface scanned, RangeGM3YMCD bow SEMI MF534 Global, Median-surface 3-point plane, Yes (corrected for gravitational sag),Median-surface measurement at Center point, DeviationGB3NMPR warp SEMI MF657 Global, Back-surface 3-point reference plane, No (not corrected for gravitationalsag), Median-surface measurement, Partial surface scanned, Range

&lt;!-- Page 17 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200543 RELATED INFORMATION 1SURFACE METAL CONTAMINATIONNOTICE: This related information is not an official part of SEMI M1 and is not intended to modify or supersedethe official standard. Approval was by full letter ballot procedures with publication authorized by the NA RegionalStandards Committee beginning with the 1995 edition of the standard. Determination of the suitability of thematerial is solely the responsibility of the user. R1-1 ScopeR1-1.1 Maximum allowable surface metal contamination levels for wafers to be used in integrated circuit (IC)fabrication generally depend upon the IC device density and upon the IC process design. In general, as the devicedensity increases, the allowable surface metal contamination levels become lower.R1-1.2 This related information is intended to provide guidance regarding allowable surface concentrations of metalcontaminants that have been reported to be deleterious to circuit and device performance. R1-2 Suggested Allowable Surface MetalContamination Levels for 1 m GeometriesR1-2.1 Table R1-1 lists suggested surface metal limits forcircuits and devices with a minimum linewidth in therange of 0.8 m to 1.2 m for two alkali metals (Na, K), alight metal (Al), and five heavy metals (Cr, Fe, Ni, Cu,Zn). These are same elements as are listed in the itemsunder Section 2-7 of Table 1, Part 2, and they are listed inthe same order as they appear in that table.Contaminant levels in Table R1-1 are significantly higher thanwould be allowed for leading edge technologies at the time ofapproval of this standard. R1-3 Test MethodsR1-3.1 The test methods suitable for use in determiningthe levels of each surface metal contaminant are listed inthe items under Section 2-7 of Table 1, Part 2. This listand the related discussion of these test methods in Related Information 2 should be referenced in selecting methodsappropriate for testing the individual surface metals. Table R1-1 Suggested Polished Wafer SurfaceMetal Contamination Limits Appropriate to Circuitsand Devices with a Minimum Linewidth in theRange 0.8 m to 1.2 m Element Contaminant LevelSodium (Na) Not greater than 1  1011 atoms/cm2Aluminum (Al) Not greater than 1  1011 atoms/cm2Potassium (K) Not greater than 1  1011 atoms/cm2Chromium (Cr) Not greater than 1  1011 atoms/cm2Iron (Fe) Not greater than 1  1011 atoms/cm2Nickel (Ni) Not greater than 1  1011 atoms/cm2Copper (Cu) Not greater than 1  1011 atoms/cm2Zinc (Zn) Not greater than 1  1012 atoms/cm2

&lt;!-- Page 18 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 44 RELATED INFORMATION 2TEST METHODSNOTICE: This related information is not an official part of SEMI M1 and is not intended to modify or supersedethe official standard. This information was developed during the revision of this standard in 2004. It is based in parton information previously published as part of SEMI M28, withdrawn in October 2000. Approval was by full letterballot procedures with publication authorized by the NA Regional Standards Committee on November 4, 2004.Determination of the suitability of the material is solely the responsibility of the user. R2-1 ScopeR2-1.1 This Related Information Section discusses aspects of the various test methods listed in Table 1 togetherwith additional information about other test methods that are not listed in Table 1 but either have been or still areused in the industry.R2-1.2 The next section contains references to the test methods that are not cited in the main body of SEMI M1 butthat are discussed here. The various test methods are discussed in order that the items they cover are listed in Table1.R2-1.3 Note that silicon wafers are extremely fragile. While the mechanical dimensions of a wafer can bemeasured by use of tools such as micrometer calipers and other conventional techniques, the wafer may be damagedphysically in ways that are not immediately evident. Special care must, therefore, be used in the selection andexecution of measurement methods.NOTICE: This section does not purport to address safety issues, if any, associated with its use. It is theresponsibility of the user of this standard to establish appropriate safety and health practices and determine theapplicability of regulatory or other limitations prior to use. R2-2 Referenced StandardsR2-2.1 The standards listed in this section are referenced only in this related information. See Section 4 for otherstandards that are referenced in this related information.R2-2.2 SEMI StandardsSEMI M49  Guide for Specifying Geometry Measurement Equipment for Silicon Wafers for the 130 nmTechnology GenerationSEMI M50  Test Method for Determining Capture Rate and False Count Rate for Surface Scanning InspectionSystems by the Overlay MethodSEMI M52  Guide for Specifying Scanning Surface Inspection Systems for Silicon Wafers for the 130 nmTechnology GenerationSEMI MF43  Test Methods for Resistivity of Semiconductor MaterialsSEMI MF154  Guide for Identification of Structures and Contaminants Seen on Specular Silicon SurfacesSEMI MF398  Test Method for Majority Carrier Concentration in Semiconductors by Measurement ofWavenumber or Wavelength of the Plasma Resonance MinimumSEMI MF723  Practice for Conversion Between Resistivity and Dopant Density for Boron-Doped, Phosphorus-Doped, and Arsenic-Doped Silicon.SEMI MF1527  Guide for Application of Silicon Certified Reference Materials and Reference Wafers forCalibration and Control of Instruments for Measuring Resistivity of SiliconSEMI MF1529  Test Method for Sheet Resistance Uniformity Evaluation by In-Line Four-Point Probe with theDual-Configuration ProcedureSEMI MF1618  Practice for Determination of Uniformity of Thin Films on Silicon WafersSEMI MF1810  Test Method for Counting Preferentailly Etched or Decorated Structural Defects on SiliconWafers

&lt;!-- Page 19 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200545 R2-2.3 JEITA (formerly JEIDA) Standard2 EM-3505  Height Calibration in 1 nm Order for AFMR2-2.4 DIN Standards4 50430  Measurement of the Electrical Resistivity of Silicon or Germanium Single Crystals in Bars by Means ofthe Two-point-probe Direct Current Method50444  Conversion Between Resistivity and Dopant Density; SiliconR2-2.5 ANSI Standard5 ANSI/ASME B46.1  Surface Texture (Surface Roughness, Waviness, and Lay)R2-2.6 ISO Standards6 ISO 4287/1  Surface Roughness  Terminology  Part 1: Surface and its ParametersISO 14644/1  Clean Room and Associated Controlled Environments  Classification of Air CleanlinessNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.R2-3 General CharacteristicsR2-3.1 Crystal OrientationThe crystallographic orientation of the source crystal can be determined by the x-raymethods of SEMI MF26, JEITA EM-3501, or DIN 50433/1, the optical method of SEMI MF26 or DIN 50433/2, orthe Laue method of DIN 50433/3. X-ray methods are most commonly used by wafer suppliers. &#123;Need somediscussion here about differences between MF26 and EM-3501&#125;&#125;R2-3.2 Conductivity TypeOne of the five methods of SEMI MF42, one of the methods of JIS H 0607, or one ofthe four methods of DIN 50432 should be used to determine conductivity type. This quantity is generally wellcontrolled by silicon wafer suppliers and is not usually verified on incoming.R2-3.3 Many of these tests need to be carried out in cleanroom environments of ISO Class 4, 5, or 6 depending onthe cleanliness requirements. These classes are defined in ISO 14664-1. R2-4 Electrical CharacteristicsR2-4.1 Resistivity of wafers is most appropriately determined for referee purposes by SEMI MF84 or DIN 50431.Under some circumstances these tests may be considered destructive, and an alternative means may be required.One nondestructive test is SEMI MF673, having a range from 0.0001 to 100 Œ©cm. Another nondestructive test isSEMI MF398, which is limited to carrier concentrations in the ranges from 1.5  1018 to 1.5  10 21 cm3 for n-typesilicon and from 3  1018 to 5  10 20 cm3 for p-type silicon, and has only moderate inter-laboratory precision. Otherolder methods that require a bar-shaped test specimen include SEMI MF43 and DIN 50430; these methods are nolonger in general use. It is also possible to establish the dopant density from room temperature measurements insilicon using SEMI MF723 (for boron, phosphorus, or arsenic doped silicon) or DIN 50444 (for boron andphosphorus doped silicon only). SEMI MF1527 is a useful standard in describing ways of ensuring that resistivitymeasuring instruments are performing correctly.R2-4.2 Radial Resistivity Variation is generally determined by SEMI MF81 or DIN 50435. These test methods useseveral different measurement positions so the desired position must be specified. It is also possible to measure theresistivity in one of the circular patterns specified in SEMI MF1618 using SEMI MF1529 as the resistivitymeasurement method.R2-4.3 Resistivity Striations can generally be viewed visually using one of the techniques discussed in Section R2-9. For an electrical measurement, spreading resistance (SEMI MF525) is generally employed but this is strictly anoff-line measurement.R2-4.4 Minority Carrier Lifetime can be measured by a number of methods. The photoconductive decay methods(SEMI MF28, JIS H 0604, and DIN 50440/1 all require the use of special test specimens; Microwave reflectivitymeasurements (SEMI MF1535 and JEITA EM-3502) are applicable to measurements on wafers, but special surfacepassivation procedures may be required to obtain meaningful results. Minority carrier lifetime may also be inferredfrom measurements made in accordance with SEMI MF1388, which yields generation lifetime if the measurements

&lt;!-- Page 20 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 46 are made at room temperature and recombination lifetime if they are made at elevated temperature (50¬∞ to 75¬∞C).The test specimens required for this test method can be made by procedures compatible with typical waferprocessing. R2-5 Chemical CharacteristicsR2-5.1 Oxygen Concentration in relatively high resistivity specimens ( &gt; 1 to 3 Œ©cm at room temperature) shouldbe measured by infrared techniques. SEMI MF1188, JEITA EM-3504, and DIN 50438 all utilize approximatelynormal incidence illumination and the IOC-88 calibration factor to determine the interstitial oxygen content. SeeSEMI M44 for a discussion of other calibration factors and their relationship to IOC-88. SEMI MF1619 uses p-polarized radiation, incident at the Brewster angle to reduce the multiple reflections from polished wafers. For moreheavily doped wafers, secondary ion mass spectrometry (SIMS, SEMI MF1366) and gas fusion analysis (GFA) canbe used to determine total oxygen content. There is no standardized method for performing GFA, and therepeatability of this technique is generally poorer than SIMS.R2-5.2 Radial Oxygen Variation should be determined by measuring the oxygen content by one of the abovemethods at selected locations on the wafer defined in SEMI MF951. Usually measurements are made at the centerand at a single point on the primary flat or notch bisector 10 mm from the edge of the wafer opposite the fiducial;this is known as test plan A-1.R2-5.3 Carbon Concentration should be measured by SEMI MF1391, JEITA 56, and DIN 50438/2. The mostmodern calibration coefficients are used in SEMI MF1391 and JEITA 56. For these methods, the test specimencannot be too heavily doped, and special thick test specimens may be necessary.R2-5.4 Boron Contamination in heavily doped n-type silicon can be determined by SEMI MF1528. R2-6 Structural CharacteristicsR2-6.1 Dislocation Etch Pit Density, Slip, Lineage, Twins, and Swirl are usually displayed by etching and visual ormicroscopic observation. JIS H 0609 is a comprehensive test method for carrying out this procedure with the use ofnon-chromic etchants. SEMI MF1809 also recommends non-chromic etchants for this test. For the full procedure,SEMI MF1809 must be used with other standards including SEMI MF1726 and SEMI MF1810. DIN 50434 is anolder, but comprehensive test procedure to observe these and other structural defects based on chrome-containingetchants. It is also possible to observe these defects by x-ray topography using DIN 50443/1.R2-6.2 Shallow Pits can be exposed by the relatively low temperature heating cycle and procedures in SEMIMF1049 if they are present in sufficient density, but testing for shallow pits in production environments is usuallycarried out using the temperature cycle in SEMI MF1727 followed by etching with etchants discussed in SEMIMF1809, examination by SEMI MF1726, and counting by SEMI MF1810. They can also be observed by using JISH 0609.R2-6.3 Oxidation Induced Stacking Faults (OISF) can be observed by using JIS H 0609, or by using thetemperature cycle in SEMI MF1727 followed by etching with etchants discussed in SEMI MF1809, examination bySEMI MF1726, and counting by SEMI MF1810. OISF can also be observed by x-ray topography using DIN50443/1 following thermal treatment according to JIS H 0609 or SEMI MF1727.R2-6.4 Oxide Precipitates (Bulk Micro Defects, BMD) are generated with the use of a temperature cycle such asthose in SEMI MF1239. The amount of precipitation can be measured by the oxygen reduction method of SEMIMF1239 or by direct observation by infrared that has not yet been standardized.R2-6.5 Bulk Defects can be detected by x-ray topography in accordance with DIN 50443/1. R2.7 Dimensional CharacteristicsR2-7.1 Diameter is presently very well controlled in silicon wafers that have been edge profiled with cam followerequipment. For three-point measurements at locations defined by SEMI MF2074 and, except for positions on 150mm diameter, n-type (100) wafers, by DIN 50441/4. The latter utilizes a measuring or projection microscope tomake the diameter measurements, but the former allows a dial gauge or any other equally accurate method ofdimensional measurement.

&lt;!-- Page 21 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200547 R2-7.2 Flat Length should be determined by SEMI MF671. If flat diameter is specified instead of flat length, it canbe determined by 6.2.1 of DIN 50441/4 or by a dial gauge method as agreed upon between the supplier andcustomer. Both SEMI MF671 and DIN 50441/4 take account of the possibility that the ends of the flat might berounded.R2-7.3 Notch Dimensions should be determined by SEMI MF1152 (see Figure 5).R2-7.4 Flat Orientation can be confirmed by SEMI MF847. There is no standardized method for determining thecrystallographic orientation of the diameter that bisects the notch.R2-7.5 Edge Profile is usually determined by using one of the two templates (see Figure 6) with Method B of SEMIMF928 or Procedure 2 of DIN 50441/2, both of which are nondestructive. The other two procedures in thesemethods are destructive and not so widely used.R2-7.6 Thickness is usually determined at the center point of the wafer with the use of SEMI MF1530, anautomated technique. Manual techniques originally used in the industry include SEMI MF533, JIS H 0611, andDIN 50441/1.NOTE 2: Test methods SEMI MF1530 (for thickness, thickness variation, and flatness), SEMI MF1451 (for sori), and SEMIMF1390 (for warp) may not be suitable for use on large diameter wafers with polished back surfaces. New standardized testmethods for measuring these parameters on such wafers are under development.R2-7.7 Total Thickness Variation (TTV) was originally determined with the use of manual 5-point techniquescovered in SEMI MF533, JIS H 0611, and DIN 50441/1. JIS H 0611 differs from SEMI MF533 and DIN 50441/1,in that the measurements in JIS H 0611 are taken at the center and at 5 mm from the edge on diameters parallel andperpendicular to the primary flat or notch bisector, while the measurements in SEMI MF533 and DIN 50441/1 aretaken at the center and at 6 mm from the edge on diameters 30 degrees and 120 degrees counterclockwise from thebisector to the primary flat or notch (with the wafer facing front surface up). TTV can also be determined with theuse of SEMI MF657, which involves a continuous scan pattern over a portion of the wafer surface. Currently,however, it is most frequently determined using SEMI MF1530, which involves an automated continuous scanpattern over the entire wafer surface. In this case, the quantity determined is equal to the global flatness GBIR (seeAppendix 1 and Note 1, above).R2-7.8 Surface Orientation can be determined by the x-ray methods of SEMI MF26, JEITA EM-3501, or DIN50433/1, the optical method of SEMI MF26 or DIN 50433/2, or the Laue method of DIN 50433/3.R2-7.9 For off-orientation &#123;111&#125; wafers, the orthogonal misorientation is specified for each of the wafer categoriesin Tables 4 through 9. There is no standardized measurement method for this property so it should be determined bya method agreed upon between supplier and customer.R2-7.10 Bow can be determined with the manual methods SEMI MF534 and JIS H 0611. Currently, bow is not aswidely used a parameter as warp.R2-7.11 Warp is currently most often measured with the use of SEMI MF1390, which is an automated method withfull surface scan and correction for gravitational sag. It can also be measured with the use of the contactless manualmethod SEMI MF657, in which the prescribed scan pattern covers only a portion of the wafer surface in which thereis no correction for gravitational sag. As noted in Appendix 2, different reference planes are used for the twomethods. Because SEMI MF657 employs a back surface reference plane, the measured warp may includecontributions from thickness variation of the wafer. SEMI MF1390 employs a median surface reference plane andis not susceptible to interferences from thickness variations. In general, the latter is preferred, especially for wafers150 mm in diameter and larger (see Note 1, above).R2-7.12 Sori , which is sometimes specified in lieu of bow or warp or both, can be determined by SEMI MF1451(see Note 1, above).R2-7.13 Global Flatness can be determined by either capacitance measurements, as in SEMI MF1530, or bymultiple beam interference, as in DIN 50441/3. Generally, the former is considered to be more reliable, especiallyas the need increases for measuring smaller flatness deviation (see Note 1, above). As noted in R2-7.7, GBIR is thesame as TTV; other global flatness parameters are discussed in Appendix 1.

&lt;!-- Page 22 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 48 R2-7.14 Site Flatness is generally determined by SEMI MF1530 (see Note 1, above). The most commonly usedsite flatness parameter is SFQR; other site flatness parameters are discussed in Appendix 1. Although it is notwidely used, the scanning site flatness parameter SFSR was recently introduced. For this parameter, use a subsitewidth, Wss, equal to 8 mm and orient the wafer so the effective scan direction is along the wafers y-axis as definedin SEMI M20.R2-7.14.1 SEMI M49 is a guide for specifying test equipment for use in determining thickness, shape, and flatnessparameters on wafers intended to be used to fabricate advanced integrated circuits.R2-7.15 Nanotopography should be determined by SEMI M43. This guide gives a variety of options that can beused, so it is essential to specify the various conditions that are desired in any given case. The conditions chosenshould be agreed upon between supplier and customer. R2-8 Front Surface ChemistryR2-8.1 Surface Metal ContaminantsR2-8.1.1 Sodium, aluminum, potassium, and iron can be measured by secondary ion mass spectrometry (SIMS),inductively coupled plasma mass spectrometry (ICP/MS), or atomic absorption spectroscopy (AAS). SIMS hasbeen standardized as SEMI MF1617. The latter two methods are frequently combined with vapor phasedecomposition (VPD), but they have not yet been standardized.R2-8.1.2 Potassium, chromium, iron, nickel, copper, and zinc can be measured by Total Reflection X-RayFluorescence Spectroscopy (TXRF), ICP/MS, and AAS. TXRF has been standardized both with (SEMI M33 andISO 17706) and without (ISO 14706) use of VPD to preconcentrate the surface metal contaminants.R2-8.1.2.1 VPD is chemical preconcentration of the surface metals using vapor phase HF to decompose the surfacenative oxide and a water (or acid-spiked water) droplet to scan across the wafer dissolving the surface metals. Therecovery rate of this preconcentration method is dependent upon the chemistry of the surface metals and upon thechemistry used for the preconcentration. An alternative preconcentration method to VPD is to scan an acid dropletacross the wafer surface.R2-8.1.2.2 VPD/AAS is a single-element technique which is widely used in Japan. It is element-specific and verysensitive. VPD/ICP-MS is a rapid multi-element technique which is a more recent development. It is also verysensitive, but its reproducibility is dependent upon the injection process into the ICP-MS. VPD/TXRF is an evenmore recently developed multi-element technique. It is also very sensitive, but its reproducibility is dependent onthe residue-drying process.R2-8.2 Surface Organics can be measured by SEMI MF1982. This standard describes two methods; the method tobe utilized should be agreed upon between supplier and customer. R2-9 Surface Inspection CharacteristicsR2-9.1 Visual Inspection of either the front or back surface of wafers can be carried out in accordance with SEMIMF523 or JIS H 0614. The following conditions should be used for examination under high intensity illumination: Background light intensity: 8 ¬± 2 fc (86 ¬± 22 lux), Angle (alpha): 45¬∞ ¬± 10¬∞, and Angle (beta): 90¬∞ ¬± 10¬∞.See 6.8 for a discussion of which artifacts on the surface should be considered as defects. SEMI MF154 is a usefulguide for identifying structures and contaminants seen on silicon surfaces.R2-9.1.1 ScratchesIn inspecting for scratches, it is important to note that while macro-scratches can be seen underboth high intensity and diffuse illumination, micro-scratches can be seen only under high intensity illumination.Therefore, to separate the two kinds of scratches, it is necessary to count the scratches observed under both kinds ofillumination. The count of scratches seen under diffuse illumination is the number of macro-scratches while thedifference of the counts seen under high intensity illumination and diffuse illumination is the number of micro-scratches. Of course, if the total requirement is for no scratches of either kind, then examination under highintensity illumination only is adequate.

&lt;!-- Page 23 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 200549 R2-9.2 X-ray Topography (DIN 50443/1) can also be used to test for defects in silicon wafers. This method maysee defects that do not intersect the surface, and can also be used to examine for bulk defects in the wafer (seeSection 2.4.10 of Table 1).R2-9.3 Automated Surface Inspection by Light Scattering can also be used to detect many surface defects,especially on polished surfaces. These techniques have not been fully standardized but there is a group of standardsthat assist in making certain that the instruments are performing correctly. These include SEMI M52 fordetermining if surface scanning inspection systems (SSIS) have suitable characteristics for the desired use, SEMIM53 for calibrating SSISs, SEMI M58 for assuring that the calibration artifacts meet the desired requirements,SEMI M50 for determining capture rate characteristics of SSISs and SEMI M35 for discriminating among varioussurface features with an SSIS. Because of the lack of complete standardization, the testing conditions for use ofSSISs should be agreed upon between supplier and customer.R2-9.3.1 Localized Light Scatterers  SSISs are particularly appropriate for inspecting polished surfaces for thepresence of particles and other localized light scatterers (LLS). In this case, it is essential to define the size ranges(in units of latex sphere equivalents, LSE) as well as the maximum permissible counts, usually in terms of countsper wafer, but occasionally in terms of counts per unit area.R2-9.4 Surface Roughness affects the size of particle or other LLS that can be detected on a surface. SEMI M40provides guidance on how to measure and report surface roughness on planar surfaces. Surface microroughness canbe determined with SSISs, through the use of the power spectral density as described in SEMI MF1811, or with anatomic force microscope, which can be calibrated with the use of JEITA EM-3505. Other documents useful inconnection with surface microroughness measurements include ISO 4287/1 and ANSI/ASME B46.1. Because ofthe lack of standardization, the testing conditions for surface microroughness measurements should be agreed uponbetween supplier and customer.R2-9.5 Back Surface Finish of 300 mm diameter wafers is specified as polished. The standard quantitative testfor the polish finish, which is not a smooth as the mirror polished front surface, is gloss. The general techniques fordetermining gloss are given in ASTM Test Method D 523 and JIS Z 8741. However, for measuring gloss of siliconsurfaces, visible illumination at a 60¬∞ angle of incidence is referenced to a mirror polished silicon front surface.Surface microroughness measurements (see R2-9.4) can also be used as a quantitative test for back surface finish,especially when it is necessary to observe particles or other LLSs smaller than 0.25 m LSE on the surface. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility.

&lt;!-- Page 24 --&gt;

SEMI M1-0305 ¬© SEMI 1978, 2005 50 REVISION RECORDNOTICE: The Revision Record is an official part of the standard. It is optional and placed at the end of thestandard. Negative votes may not be based on the Revision Record. Cycle Ballot Section Description CommitteeApproval0305 3907 EntireDocumentThis revision combines most of SEMI M1 with parts of SEMI M18 toform a new set of specifications that includes:Purpose, a new scope, referenced standards, ordering information(consolidated with some of SEMI M18), requirements (assembledfrom several existing sections in SEMI M1), sampling, test methods,certification, and packing and shipping container labeling sections;Basic polished wafer specifications (developed by the Basic WaferSpecification TF);The two appendices and one related information section included inprevious editions of SEMI M1; andA new related information section on detailed discussion of testmethods, based largely on material previously in SEMI M28.A new table of contents has been added to make it easier to locatespecific information in the standard, and the terminology section ofSEMI M1 was combined with SEMI MF1241 and issued as SEMIM59. The EDI codes from SEMI M18 remain in that standard.The material in all of the substandards previously included at the end ofSEMI M1 is now included in the body of the document with no changeof the technical content. In addition, polished wafers and substrateshave been assigned category numbers based on the previoussubstandard designation number. In some cases there are twocategories, based on differences in the edge rounding template used.All of the specification requirements previously in the substandardshave been moved to tables as follows:Substandard Nominal Diameter Located in Table Wafer Category(s)SEMI M1.1 2 inch 4 1.1SEMI M1.2 3 inch 4 1.2SEMI M1.5 100 mm 5 1.5SEMI M1.6 100 mm 5 1.6SEMI M1.7 125 mm 5 1.7SEMI M1.8 150 mm 6 1.8.1 and 1.8.2SEMI M1.9 200 mm 9 1.9.1 and 1.9.2SEMI M1.10 200 mm 8 1.10.1 and 1.10.2SEMI M1.11 100 mm 7 1.11SEMI M1.12 125 mm 7 1.12SEMI M1.13 150 mm 8 1.13.1 and 1.13.2SEMI M1.15 300 mm 9 1.15Additional material related to 300 mm wafers is given elsewhere inSEMI M1, most notably in 6.5.1.4, which describes the wafer markingrequirements. Also it should be noted that (1) the information onsurface orientation, for which the substandards allowed any of anumber of options, has been moved to Item 2-1.8 of Table 1, SiliconWafer Specification Format for Order Entry, Parts 1 and 2, and (2) theinformation on orthogonal misorientation, which is the same for all(111) silicon wafers has been moved to Item 2-1.9 of the same table. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 25 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 20031 SEMI M2-1103SPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETEDEVICE APPLICATIONS This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on July 12, 2003. Initially available at www.semi.org October2003; to be published November 2003. Originally published in 1985; previously published September 1997.1 Purpose1.1 This specification defines silicon epitaxial waferrequirements for discrete semiconductor devicemanufacture. It is restricted to wafers with devicefeature sizes in excess of 1 m or wafers with epi layersthicker than 25 m. By defining inspection proceduresand acceptance criteria, suppliers and consumers mayuniformly define product characteristics and qualityrequirements. 2 Scope2.1 This specification covers characteristics of both thesubstrate (through reference to SEMI M1) and theepitaxial layer including handling and packaging.2.2 This specification is specifically directed to siliconhomoepitaxial deposits thicker than 25 m onhomogeneous silicon substrates or similar epitaxialwafers that are to be used to make discrete devices.Specifications for silicon epitaxial wafers with greateruniformity and more stringent surface defect criteria aregiven in SEMI M11.2.3 The primary standardized properties set forth inthis specification relate to physical, electrical, andsurface defect parameters.2.4 A complete purchase specification requires thatadditional physical properties be specified along withsuitable test methods for their measurement. SEMIM18 may be used for this purpose.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI M1  Specifications for PolishedMonocrystalline Silicon WafersSEMI M11  Specifications for Silicon EpitaxialWafers for Integrated Circuit (IC) ApplicationsSEMI M17  Specification for a Universal Wafer Grid SEMI M18  Format for Silicon Wafer SpecificationForm for Order EntrySEMI MF95  Test Method for Thickness of EpitaxialLayers of Silicon on Substrates of the Same Type byInfrared ReflectanceSEMI MF110  Test Method for Thickness ofEpitaxial or Diffused Layers in Silicon by the AngleLapping and Staining TechniqueSEMI MF154  Guide for Identification of Structuresand Contaminants Seen on Specular Silicon SurfacesSEMI MF374  Test Method for Sheet Resistance ofSilicon Epitaxial, Diffused, and Ion-Implanted LayersUsing an Inline Four-Point Probe with the SingleConfigurationSEMI MF398  Test Method for Majority CarrierConcentration in Semiconductors by Measurement ofWavelength of the Plasma Resonance MinimumSEMI MF523  Practice for Unaided VisualInspection of Polished Silicon SlicesSEMI MF525  Test Method for MeasuringResistivity of Silicon Wafers Using a SpreadingResistance ProbeSEMI MF672  Test Method for MeasuringResistivity Profiles Perpendicular to the Surface of aSilicon Wafer Using a Spreading Resistance ProbeSEMI MF723  Practice for Conversion betweenResistivity and Dopant Density for Boron-Doped andPhosphorus-Doped SiliconSEMI MF1241  Terminology of Silicon TechnologySEMI MF1392  Test Method for Determining NetCarrier Density Profiles in Silicon Wafer byCapacitance-Voltage Measurements with a MercuryProbeSEMI MF1393  Test Method for Determining NetCarrier Density in Silicon Wafers by Miller FeedbackProfiler Measurements with a Mercury ProbeSEMI MF1726  Guide for Analysis ofCrystallographic Perfection of Silicon Wafers

&lt;!-- Page 26 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 2003 2 3.2 Other Standards1 ANSI/ASQC Z1.4  Sampling Procedures and Tablesfor Inspection by AttributesNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Many terms relating to silicon technology aredefined in SEMI MF1241.4.2 Descriptions of other epitaxial wafer defectscovered in Table 1 are given in SEMI MF154.4.3 Other terms are defined as follows:4.3.1 autodoping, of an epitaxial layer incorporation of dopant originating from the substrateinto the epitaxial layer. Also called self-doping.NOTE 1: Sources of autodoping can be the back and frontsurfaces and edges of the substrate, other substrates in thereactor, the susceptor, or other parts of the depositionassembly.4.3.2 chemical vapor deposition, in semiconductortechnology  a process in which a controlled chemicalreaction produces a thin surface film.NOTE 2: Epitaxial growth is an example of a special case ofchemical vapor deposition (CVD).4.3.3 edge crown  the difference between the surfaceelevation 1/8 inch (3.2 mm) from the edge of the waferand the elevation at the wafer edge.4.3.4 effective layer thickness, of an epitaxial layer the depth from the front surface in which the net carrierdensity is within the specified limits.4.3.5 epi profile slope, of an epitaxial layer  thedifference between the net carrier density at 0.75 of thelayer thickness and the net carrier density at 0.25 of thelayer thickness divided by one-half the layer thickness: tNN tt5.0slopeprofileepi 25.075.0 = (1) where:N = net carrier density, cm3, andt = layer thickness, m.4.3.6 epitaxial layer  a layer of single crystalsemiconductor material grown on a host substrate thatdetermines its orientation. 1 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 53202 4.3.7 epitaxy  The growth of a single crystal layer ona substrate of the same material, homoepitaxy; or on asubstrate of different material with a compatible crystalstructure, heteroepitaxy.4.3.8 flat zone, of an epitaxial layer  The depth fromthe front surface to the point where the net carrierdensity is 20% greater than or less than the average netcarrier density (see Section 8.3.2) of the region between0.25 and 0.75 of the layer thickness.4.3.9 thickness, of an epitaxial layer  The distancefrom the surface of the wafer to the layer-substrateinterface.4.3.10 transition width, of an epitaxial layer depositedon a more heavily doped substrate of the sameconductivity type  The difference between the layerthickness as determined by infrared reflectance (seeSection 8.3.1) and the flat zone based on the samethickness measurement. 5 Ordering Information5.1 Purchase orders for the epitaxial layer on substratesfurnished to this specification shall include thefollowing items:5.1.1 Substrate characteristics,5.1.2 Silicon source (if required) (see Note 3),5.1.3 Conductivity type and doping source (see Note3),5.1.4 Etch removal (if required),5.1.5 Center-point thickness and thickness tolerances,5.1.6 Radial thickness variation range,5.1.7 Center-point net carrier density and net carrierdensity tolerances (or resistivity and resistivitytolerances) (see Note 4),5.1.8 Radial net carrier density (or resistivity) variationrange (see Note 4),5.1.9 Epitaxial wafer defect limits,5.1.10 Methods of test and measurements (see Section8),5.1.11 Lot acceptance procedures (see Section 7),5.1.12 Certification (if required) (see Section 9), and5.1.13 Packing and marking (see Section 10).NOTE 3: The dopant, doping method, and growth method aredifficult to ascertain in the finished wafers. Verification testprocedures or certification of these characteristics shall beagreed upon between the supplier and the purchaser (seeSection 9).

&lt;!-- Page 27 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 20033 NOTE 4: Care should be taken in converting between carrierdensity and resistivity using SEMI MF723. Multipleconversions may introduce differences in values. Forexample, converting from carrier density (Ci) to resistivityand back to carrier density (Cf), may result in Ci not equalingCf. 6 Requirements6.1 The substrate shall conform to SEMI M1 and to theappropriate polished silicon wafer standard.6.2 Epitaxial wafer defects shall not exceed the limitsas given in Table 1.NOTE 5: When an unetched wafer is observed for slip, it isimpossible to differentiate between slip and linear misfit lines.6.3 Layer Thickness Variation  Unless otherwisespecified, the radial thickness variation shall bedetermined from values measured at the center and halfradius (R/2) locations, on diameters both parallel andperpendicular to the primary flat, and shall be ‚â§ 6%defined as follows: 1002(%)Variation max  = C CR (2) where R/2 denotes one of the layer thickness valuesmeasured at half radius and C denotes the value at thecenter point.6.4 Net Carrier Density Variation  The radial netcarrier density variation shall be determined fromvalues measured at the center and half radius (R/2)locations, on diameters both parallel and perpendicularto the primary flat, and shall be ‚â§10% for net carrierdensity ‚â•1  10 15 cm-3 and ‚â§15% for net carrier density&lt;1  10 15 cm-3 defined as follows: 1002(%)Variation max  = C CR (3) where R/2 denotes one of the net carrier density valuesmeasured at half radius and C denotes the value at thecenter point. 7 Sampling7.1 Unless otherwise specified, appropriate samplesizes shall be selected from each lot according toANSI/ASQC Z1.4. Each quality characteristic shall beassigned an acceptable quality level (AQL) inaccordance with ANSI/ASQC Z1.4. Inspection levelsshall be agreed upon between supplier and purchaser.7.2 Unless otherwise specified, the following AQLsshall be assigned: 7.2.1 Epitaxial layer thickness, 6.5%,7.2.2 Epitaxial layer net carrier density, 6.5%,7.2.3 Epitaxial wafer defects, cumulative, 4.0%. 8 Test Methods8.1 Measurements shall be carried out in conformancewith the specified SEMI methods. Where no methodsare specified or where choices are given, the supplierand purchaser shall agree in advance on the means formaking the measurement.8.2 Substrate  Determine in accordance withmethods defined in SEMI M1.8.3 Epitaxial Layer8.3.1 Thickness  Determine in accordance withSEMI MF95 or SEMI MF110.NOTE 6: There is a possibility that various types of infraredreflectance instrumentation may result in different values ofepitaxial layer thickness. Therefore, the instrumentation usedshall be agreed upon between supplier and purchaser.8.3.2 Net Carrier Density  Determine by method(s)agreed upon between supplier and purchaser.NOTE 7: SEMI MF1392 and SEMI MF1393 are methodsfor measuring net carrier density using a mercury probecontact. If resistivity is measured, as by SEMI MF374 orSEMI MF525, conversion to dopant density shall be madeusing SEMI MF723. Net carrier density of very heavily dopedlayers (or substrates) may be found using SEMI MF398. Netcarrier density profiles may be determined directly inaccordance with SEMI MF1392 or SEMI MF1393 orindirectly in accordance with SEMI MF672, with conversionfrom resistivity to net carrier density in accordance withSEMI MF723. If the method used for determining the netcarrier density profile is not the same as that used todetermine the center point net carrier density, correlationbetween the two methods used shall be established.8.3.3 Epitaxial Wafer Defects  Determine inaccordance with the methods given in Table 1.8.3.3.1 Surface inspection shall be performed beforeany other testing. Wafers may be cleaned prior toinspection to minimize difficulty in the visualinspection of defects other than foreign matter.8.3.3.2 Inspection for slip shall be done using gridelements constructed in accordance with SEMI M17.An element is defective if it contains one or more sliplines. The total number of defective elements shall beless than or equal to n, where n is listed in Table 1.8.4 If substrates of different type and net carrierdensity than the product substrates are to be used fordeposition control, their type, net carrier density, andquantity per run or lot shall be agreed upon betweensupplier and purchaser.

&lt;!-- Page 28 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 2003 4 9 Certification9.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.9.2 The user and supplier may agree that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 8; however, if the userperforms the test and the material fails to meet therequirement, the material may be subject to rejection. 10 Packing and Package Labeling10.1 Special packing requirements shall be subject toagreement between the supplier and the purchaser.Otherwise, all wafers shall be handled, inspected, andpacked in such a manner as to avoid chipping,scratches, and contamination, and in accordance with the best industry practices to provide protection againstdamage during shipment.10.2 The wafers supplied under these specificationsshall be identified by appropriately labeling the outsideof each box or container, and each subdivision thereof,in which it may reasonably be expected that the waferswill be stored prior to further processing. Identificationshall include suppliers name and reference number,purchasers P.O. number, quantity, dopant, orientation,conductivity type of substrates and epitaxial layers,carrier density (or resistivity, if so specified in thepurchase order or contract), and thickness of theepitaxial layer. The reference number assigned by thesupplier shall provide ready access to informationconcerning the fabrication history of the particularwafers in that lot. Such information shall be retained onfile at the manufacturers facility for at least one yearafter the particular lot has been shipped.

&lt;!-- Page 29 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 20035 Table 1 Discrete Epitaxial Wafer Defect LimitsItem Characteristics Maximum Limit Test Method Notes1 Stacking Faults 15 per cm2 SEMI MF1726 12 Slip n = 36 grid elements SEMI M17 and SEMIMF17261, 2, 3 3 Haze NONE SEMI MF523 Section 12.2 1, 4, 54 Scratches NONE SEMI MF523 Section 12.2 1, 5, 65 Edge Chips NONE SEMI MF523 Section 12.2 76 Edge Crown Projection above wafer surface not to exceed 1/3 ofepi layer thicknessTo be defined 2, 8 7 Foreign Matter NONE SEMI MF523 Section 12.3 1, 48 Back SurfaceContaminationNONE SEMI MF 523 Section 12.4 1, 4 Epitaxial Layer ThicknessFront SurfaceCharacteristics Dependent onLayer Thickness&lt; 25 m 2550 m 50100 m &gt; 100 m 9 Large Point Defects(Density per m2)700 900 1200 1500 SEMI MF523 or, withautomated surfaceinspection equipment‚â• 20 m LSE, based oncalibration of surfacescanning inspectionsystems with polystyrenelatex spheres, 90% capturerate 1, 2, 5 10 Total Localized LightScatterers (Density per m2) 2000 2400 2700 3000 SEMI MF523 or withautomated surfaceinspection equipment‚â• 0.5 m LSE, based oncalibration of surfacescanning inspectionsystems with polystyrenelatex spheres, 90% capturerate 1, 2, 5 Notes:1. Defect limits shall apply to quality area, which is defined as the entire wafer surface except a defined outer annulus: 2 inch and 3 inch = 2 mm;100 mm and 125 mm = 3 mm; 150 mm and 200 mm = 4 mm and any are included in a window where there is a laser indentification mark.2. Test method(s) to be agreed upon between supplier and purchaser.3. For observation of gross slip, examine the epi layer under illumination conditions specified in Section 12.2 of SEMI MF523. For moredemanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726 prior to the visual inspection.4. Any adherent contaminants, such as stains, glovemarks, dirt, smudges, and solvent residues. This characteristic does not include point defects.Any nonadherent contaminant or particulate matter easily removed by industry accepted cleaning techniques shall not constitute foreign matter orhaze.5. In todays technology, it may be possible to do this inspection using automated laser scanning systems; however, a standard test procedure hasyet to be developed. Application of automated inspection must be agreed upon between supplier and user.6. The cumulative AQL for both front surface and back surface of wafer is 2.5%.7. The cumulative AQL for both front surface and back surface of wafer is 1.0%. Maximum radial penetration, 1.0 mm; maximum single chipperipheral length, 6.3 mm; maximum cumulative peripheral length, 6.3 mm.8. Edge crowning may be reduced by pre-epitaxy edge rounding, or removed by post-epitaxy edge rounding.

&lt;!-- Page 30 --&gt;

SEMI M2-1103 ¬© SEMI 1985, 2003 6 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 31 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 20041 SEMI M3-0304SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRESUBSTRATES This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on December 4, 2003. Initially available at www.semi.orgFebruary 2004; to be published March 2004. Originally published in 1978; last published November 2003. 1 Purpose1.1 Sapphire substrates are utilized for heteroepitaxialgrowth of silicon films for certain types of devicestructures. The properties of the films depend in parton the properties of the substrate used. Thesespecifications are intended to provide specifications forthe criteria necessary for growth of films suitable fordevice production. 2 Scope2.1 These specifications cover requirements for fivesizes (from 2 inch to 150 mm) of monocrystalline high-purity polished sapphire substrates. Dimensional andcrystallographic orientation characteristics are the onlystandardized properties set forth herein. A purchasespecification may require that additional physicalproperties be defined. Many of these properties arelisted, together with test methods suitable fordetermining their magnitude. Additional informationand recommended specification levels for several ofthese properties are provided in Related Informationsections.2.2 These specifications are directed specifically tosapphire substrates with one polished surface.Substrates polished on both sides, or unpolished, orwith epitaxial deposits, are not covered; however,purchasers of such substrates may find thesespecifications to be a useful guide in defining theirrequirements.2.3 Appendix 1 covers dimensional requirements forreclaimed 3 inch sapphire substrates.2.4 For referee purposes, U.S. customary units shall beused for substrates of 2.0 and 3.0 in. nominal diameters,and SI (System International, commonly called metric)units for 100 mm and larger diameter substrates.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety health practices and determine theapplicability of regulatory or other limitations prior touse. 3 Referenced Standards3.1 SEMI StandardsSEMI M1  Specifications for PolishedMonocrystalline Silicon WafersSEMI MF26  Test Methods for Determining theOrientation of a Semiconductive Single CrystalSEMI MF523  Practice for Unaided VisualInspection of Polished Silicon Wafer SurfacesSEMI MF533  Test Method for Thickness andThickness Variation of Silicon WafersSEMI MF534  Test Method for Bow of SiliconWafersSEMI MF671  Test Method for Measuring FlatLength on Wafers of Silicon and Other ElectronicMaterialsSEMI MF847  Test Methods for MeasuringCrystallographic Orientation of Flats on Single CrystalSilicon Wafers by X-Ray TechniquesSEMI MF928  Test Methods for Edge Contour ofCircular Semiconductor Wafers and Rigid DiskSubstratesSEMI MF1810  Test Method for CountingPreferentially Etched or Decorated Surface Defects inSilicon WafersSEMI MF2074  Guide for Measuring Diameter ofSilicon and Other Semiconductor Wafers3.2 ASTM Standard1 E 122  Practice for Choice of Sample Size toEstimate the Average Quality of a Lot or Process 1 Volume 14.02 of the Annual Book of ASTM Standards, ASTMInternational, 100 Barr Harbor Drive, West Conshohoken, PA 19428-2959, USA. Telephone: 610.832.9585, Fax: 610.832.9555, Website:www.astm.org.

&lt;!-- Page 32 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 2004 2 3.3 Other Standard2 ANSI/ASQC Z1.4-1993  Sampling Procedures andTables for Inspection by AttributesNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Definitions4.1.1 lot  for the purposes of these specifications, (a)all of the substrates of nominally identical size andcharacteristics contained in a single shipment, or (b)subdivisions of large shipments consisting of substratesas (a) above which have been identified by the supplieras constituting a lot.4.1.2 sapphire (in silicon-on-sapphire technology) single crystal aluminum oxide (Al2O 3) having a definiteorientation that allows epitaxial silicon deposition.4.1.3 substrate  the polished sapphire slice uponwhich the epitaxial layer of silicon is grown. 5 Ordering Information5.1 Purchase orders for sapphire substrates furnished tothese specifications shall include the following items:5.1.1 Nominal diameter (see Table 1),5.1.2 Crystal growth method (see Note 1),5.1.3 Surface orientation (see Table 1 and Figures 1and 2),5.1.4 Lot acceptance procedures (see Section 9),5.1.5 Certification (if required) (see Section 12), and5.1.6 Packing and marking (see Section 13).5.2 The following items may be specified optionally inaddition to those listed in Section 5.1:5.2.1 Crystal perfection,5.2.2 Surface defect and contaminant levels,5.2.3 Impurities,5.2.4 Front surface finish quality level (see Figures R2-1 through R2-4),5.2.5 Back surface finish,5.2.6 Secondary flat (see Figure 3),5.2.7 Flatness (see Table 2), and5.2.8 Edge Profile. 2 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 53202. Website: www.asqc.org. NOTE 1: The crystal growth method (for example,Czochralski or EFG ribbon) is difficult to ascertain in thefinished substrates. Verification test procedures orcertification of these characteristics (see Section 12) shall beagreed upon between the supplier and the purchaser.NOTE 2: Items in Section 5.2 are less commonly specifiedthan the others but are included for completeness asparameters for which methods of evaluation have beendeveloped. 6 Dimensions and Permissible Variations6.1 The material shall conform to the dimensions anddimensional tolerances as specified in Table 1 for thefollowing parameters.6.1.1 Diameter,6.1.2 Center Point Thickness,6.1.3 Total Thickness Variation,6.1.4 Primary Flat Length,6.1.5 Secondary Flat Length,6.1.6 Flat Locations, and6.1.7 Bow.6.2 The orientation of the substrate material shall beidentified by a flat system as defined in Section 11.6.3 If specified in the purchase order or contract thefront surface flatness shall be identified in accordancewith the classification system in Table 2.6.4 If specified in the purchase order or contract, theedge shall be rounded and beveled. 7 Materials and Manufacture7.1 The material shall consist of slices from sapphiregrown by the process specified in the purchase order orcontract. 8 Physical Requirements8.1 The material shall conform to the crystallographicorientation details listed in Table 1 (see Figure 1).8.2 The following items, if included, shall conform tothe requirements specified in the purchase order orcontract:8.2.1 Crystal perfection,8.2.2 Surface defect and contaminant levels (SeeRelated Information 1 for surface defect definitions andTable R1-1 for suggested allowable levels of surfacedefects.),8.2.3 Amount of impurities,

&lt;!-- Page 33 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 20043 8.2.4 Front surface finish quality level (see RelatedInformation 2 and Figures R2-1 through R2-4 forinformation on recommended front surface finishquality levels), and8.2.5 Back surface finish (see Related Information 2for recommended back surface finish level). 9 Sampling9.1 Unless otherwise specified, ASTM Practice E 122shall be used. When so specified, appropriate samplesizes shall be selected from each lot in accordance withANSI/ASQC Z1.4-1993. Each quality characteristicshall be assigned an acceptable quality level (AQL) andlot total percent defective (LTPD) value in accordancewith ANSI/ASQC Z1.4-1993 definitions for critical,major, and minor classifications. If desired and sospecified in the contract or order, each of theseclassifications may alternatively be assigned cumulativeAQL and LTPD values. Inspection levels shall beagreed upon between the supplier and the purchaser. 10 Test Methods10.1 Dimensions  Measure as follows:10.1.1 Diameter  Determine by a method agreedupon between the supplier and the purchaser atlocations specified in Configuration 1 ofSEMI MF2074.NOTE 3: Sapphire substrates are highly susceptible to surfacedamage. While the mechanical dimensions of a slice can bemeasured by use of tools such as micrometer calipers andother conventional techniques, the substrate may be damagedphysically in ways that are not immediately evident. Specialcare must therefore be used in the selection and execution ofmeasurement methods.10.1.2 Thickness, Center Point  Determine at thecenter of the substrate (Point 2 in Figure 4) inaccordance with SEMI MF533.10.1.3 Total Thickness Variation (5 point) Determine in accordance with SEMI MF533, exceptthat thickness measurements shall be made at the fivelocations in Figure 4 instead of the locations specifiedin SEMI MF533. Points 1, 3, 4, and 5 in Figure 4,which define the locations of the edge measurements,are located 6 mm in from the wafer periphery.10.1.4 Flat Length  Determine in accordance withSEMI MF671.10.1.5 Bow  Determine in accordance withSEMI MF534.10.2 Flat Orientation  Determine in accordance withSEMI MF847. 10.3 Surface Orientation  Determine in accordancewith the x-ray method of SEMI MF26.10.4 Crystal Perfection  Unless otherwise specified,determine in accordance with SEMI MF1810.10.5 Surface Defects and Contamination  Determinedefects in accordance with SEMI MF523.10.6 Other Impurities  Determine by methods agreedupon between the supplier and the purchaser.10.7 Front Surface Finish  Determine by methodsagreed upon between the supplier and the purchaser.10.8 Back Surface Finish  Determine by methodsagreed upon between the supplier and the purchaser.10.9 Flatness  Determine by a method agreed uponbetween the supplier and the purchaser.10.10 Edge Profile  Determine by a method agreedupon between the supplier and the purchaser. MethodB of SEMI MF928 is a non-destructive way ofevaluating the shape of the edge profile; if this methodis used, the template to be used shall be agreed uponbetween the supplier and the purchaser. 11 Flat System11.1 Figures 2 and 3 describe the primary andsecondary flat system.11.1.1 Primary Flat: 45¬∞ ¬± 2¬∞ in the counter-clockwisedirection from the projection of the c-axis along an r-plane.11.1.2 Secondary Flat (Optional): 90¬∞ ¬± 2¬∞ in thecounter-clockwise direction from the primary flat,along an r-plane.11.2 The a-axis lies between the two flats bisecting the90¬∞ angle. Projection of the c-axis lies 45¬∞ in theclockwise direction from the primary flat and 90¬∞ in theclockwise direction from the a-axis. 12 Certification12.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.12.2 In the interest of controlling inspection costs, thesupplier and the purchaser may agree that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 11. However, if thepurchaser performs the test and the material fails to

&lt;!-- Page 34 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 2004 4 meet the requirements, the material may be subject torejection. 13 Packing and Marking13.1 Special packing requirements shall be subject toagreement between the supplier and the purchaser.Otherwise all slices shall be handled, inspected, andpacked in such a manner as to avoid chipping,scratches, and contamination, and in accordance withthe best industry practices to provide ample protectionagainst damage during shipment.13.2 The substrates supplied under these specificationsshall be identified by appropriately labeling the outside of each box or other container, and each subdivisionthereof, in which it may reasonably be expected that thesubstrates will be stored prior to further processing.Identification shall include, as a minimum, the nominaldiameter, orientation, and lot number. The lot number,either (1) assigned by the original manufacturer of thesubstrates, or (2) assigned subsequent to substratesmanufacture, but providing reference to the original lotnumber, shall provide ready access to informationconcerning the fabrication history of the particularsubstrates in that lot. Such information shall beretained on file at the manufacturers facility for at leastone month after that particular lot has been accepted bythe purchaser. \[n\] \[m\] Figure 1Sapphire Crystallographic Diagrams

&lt;!-- Page 35 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 20045 Figure 2Sapphire Surface Orientation Figure 3Primary and Secondary Flat Locations Figure 4Measurement Points for Determination of Layer Thickness Variation

&lt;!-- Page 36 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 2004 6 Table 1 Dimensional Specification for Sapphire SubstratesNominal Diameter 2 inch 3 inch 100 mm 125 mm 150 mmPrevious Standard SEMI M3.2-91 SEMI M3.4-91 SEMI M3.5-92 SEMI M3.7-91 SEMI M3.8-91Property Units Min Max Min Max Min Max Min Max Min MaxDIAMETER mmin.50.551.99051.052.01076.952.99076.453.01099.03.90101.03.97124.0 126.0 149.0 151.0 THICKNESS,CENTER POINTmin.2800.0113800.0153800.154800.195000.01975500.0216600 650 650 700 PRIMARY FLATLENGTHmmin.14.230.5617.520.69190.75251.0030.01.18235.01.37740.0 45.0 55.0 60.0 SECONDARY FLATLENGTHmm.in.6.350.259.650.389.60.3812.70.5016.00.630200.78718.0 22.0 35.0 40.0 BOW, max min.380.0015510.00240 60 60 WARP, max min. Not Specified Not Specified 40 60 60 TOTAL THICKNESSVARIATION, maxmin.510.002760.0030560.001950 60 SURFACEORIENTATION &#125;0211&#123; ¬± 2.0¬∞ (NOTE 3)NOTES 1 1 2 2 2NOTE 1: For referee purposes, the U.S. Customary units apply. Conversion to metric (SI) equivalents was done following the maximum-minimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalentrange is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit ofminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that iswithin the specification when measured by the referee system of units. CAUTION  The significance of the rightmost digit may vary,depending on the quantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can beused to construct appropriate guard bands.NOTE 2: For referee purposes, the metric (SI) units apply. Conversion to U.S. Customary equivalents was done following the maximum-minimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalentrange is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit ofminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that iswithin the specification when measured by the referee system of units. CAUTION  The significance of the rightmost digit may vary,depending on the quantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can beused to construct appropriate guard bands.NOTE 3: Equivalent &#125;0211&#123; r planes are ),0121(and),2101(),0211( see Figure 1. Table 2 Flatness Classes for Sapphire SubstratesClass Flatness (TIR), mI 25 maxII 14 maxIII 10 maxIV 8 maxV 6 max

&lt;!-- Page 37 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 20047 APPENDIX 1SPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES NOTICE: The material in this appendix is an official part of SEMI M3 and was approved by full letter ballotprocedures on September 3, 2003. The material in this appendix was originally included in SEMI M3.6-88,Standard for 3 inch Reclaimed Sapphire Substrates.A1-1.1 Dimensional specifications for 3 inch reclaimed sapphire substrates are given in Table A1-1.A1-1.2 Surface orientation shall be as received for reclamation.A1-1.3 Flat location(s) shall be as received for reclamation.A1-1.4 Flatness shall be classified in accordance with Table 2. The amount of surface damage and flatness of theas-received substrate determines final flatness.A1-1.5 Front surface finish shall be in accordance with the purchase order or contract. See Related Information 2for recommendations on acceptable front surface finish level.A1-1.6 Back surface finish shall be as received for reclamation.A1-1.7 Other characteristics, including sampling, test methods, surface defect limits, certification, and packing andmarking, shall be as specified in SEMI M3.Table A1-1 Dimensional SpecificationProperty Min Max Units (see NOTE 1)DIAMETER As received for reclamation.THICKNESS, CENTER POINT(see NOTE 2)0.0143600.019480in.mFLAT LENGTH As received for reclamation.BOW, max 0.00251in.mNOTE 1: For referee purposes, the U.S. Customary units apply. Conversion to metric (SI) equivalents was done following the maximum-minimum convention in which the minimum values are rounded up and the maximum values are rounded down to ensure that the equivalentrange is always inside the referee range. If the metric equivalents are used for incoming inspection measurements, the rightmost digit ofminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that iswithin the specification when measured by the referee system of units. CAUTION  The significance of the rightmost digit may vary,depending on the quantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data that can beused to construct appropriate guard bands.NOTE 2: Amount of surface damage and flatness of as-received substrate determines final substrate thickness.

&lt;!-- Page 38 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 2004 8 RELATED INFORMATION 1RECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECTLIMITS NOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition ofthe specifications which erroneously included this optional material as a part of the text of the specification. Thisrelated information was approved for publication by full letter ballot procedure on September 3, 2003. R1-1 Definitions for surface defects are found in SEMI MF523, where defects commonly found on silicon slices aredefined. Some of these terms do not apply to sapphire substrates, but are present in Table R-1, which listsrecommended limits for front surface defect levels, to provide a convenient reference point to the silicon waferstandards, such as SEMI M1.R1-1.1 Minimal Conditions and/or Dimensions  Minimal conditions or dimensions for defects are stated belowand shall be used for determining substrate acceptability unless other minimal limiters are agreed upon by theinterested parties. Anomalies less than these limits shall not be considered defects.R1-1.2 Area Contamination  Foreign matter on the surface in localized areas which is revealed as discolored,mottled, or cloudy appearance resulting from smudges, stains, water spots, etc.R1-1.3 Contamination  Any foreign matter detectable under the inspection lighting conditions.R1-1.4 Edge Chips and Indents  Any edge or surface anomaly conforming to the accepted definition greater than0.010 inch in radial depth and peripheral length.R1-1.5 Cracks  Any anomaly conforming to the accepted definition greater than 0.010 inch (0.25 mm) in totallength.R1-1.6 Craters  Any individually distinguishable surface anomaly conforming to the accepted definition visiblewhen viewed under diffuse illumination.R1-1.7 Crows Feet  N.A.R1-1.8 Grooves  N.A.R1-1.9 Haze  Haze is indicated when the image of a narrow beam tungsten lamp filament is detectable on the episilicon surface. (Under some conditions, contamination may appear as haze.)R1-1.10 Mounds  N.A.R1-1.11 Orange Peel  Any visually detectable roughened surface conforming to the accepted definitionobservable under diffuse illumination.R1-1.12 Pits  Any individually distinguishable nonremovable surface anomaly conforming to the accepteddefinition visible when viewed under intense illumination.R1-1.13 Saw Exit Mark  N.A.R1-1.14 Scratch  Any anomaly conforming to the definition with a length-to-width ratio greater than 5:1.R1-1.15 Striation  Any feature conforming to the accepted definition detectable under background lightingconditions.

&lt;!-- Page 39 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 20049 Table R1-1 Recommended Sapphire Substrate Defect LimitsItem Characteristics Max Defect Limit AQL (see NOTE 6) Illumination Notes1 SCRATCHESMaximum NumberMaximum Length 3R/2High Intensity 1 2 PITSMaximum Number2" Diameter Substrate3" Diameter Substrate100 mm Diameter Substrate125 mm Diameter Substrate150 mm Diameter Substrate 49152025 4% Cum. 1, 2 3 HAZE None  see NOTE 4 4% Cum. 44 CONTAMINATION/PARTICULATEMaximum Number2" Diameter Substrate3" Diameter Substrate100 mm Diameter Substrate125 mm Diameter Substrate150 mm Diameter Substrate 49152025 4% Cum. Diffuse 1, 2 5 CONTAMINATION/AREA None6 EDGE CHIPSMaximum NumberMaximum Radial PenetrationMaximum Single ChipPeripheral LengthMaximum CumulativePeripheral Length see NOTE 320.12" (3 mm) 0.250" (6.35 mm) 0.250" (6.35 mm) 4% Cum. Diffuse 3 7 CRACKS, CROW'S FEET see NOTE 6 68 CRATERS None 1, 59 DIMPLES None 110 GROOVES None 4% Cum. 1, 511 MOUNDS None 1, 512 ORANGE PEEL None Diffuse 113 SAW MARKS None 1, 514 STRIATIONSSLICE BACK SURFACE15 CHIPS see NOTE 3 see NOTE 3 Diffuse 316 CRACKS, CROW'S FEET None see Note 6 617 CONTAMINATION/AREA None18 SAW MARKSIncidenceMaximum Depth N.A. see Note 5 5 NOTE 1: The outer 4 mm annulus is excluded from these criteria.NOTE 2: Ninety percent of substrate shall be free of contaminants after pre-inspection treatment. Balance of substrate may have light-reflectingparticles up to the limit established for Item 2  Pits.NOTE 3: All chips shall be beveled. Chips less than 0.4 mm should not be counted.NOTE 4: Haze refers to epitaxial silicon appearance only, not to condition of polished sapphire substrate.NOTE 5: These defects are not observed in SOS wafers. Terms remain for convenient reference to silicon specification.NOTE 6: Cracks are observed in sapphire substrates as fractures or as surface separations along cleavage planes. The cumulative AQL for bothfront surface and back surface of substrate is 4% for both. Crows feet see Note 5.

&lt;!-- Page 40 --&gt;

SEMI M3-0304 ¬© SEMI 1978, 2004 10 RELATED INFORMATION 2RECOMMENDED SURFACE FINISH CHARACTERISTICS FORSAPPHIRE SUBSTRATES NOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition ofthe specifications which erroneously included this optional material as a part of the text of the specification. Thisrelated information was approved for publication by full letter ballot procedure on September 3, 2003.R2-1 Front Surface FinishR2-1.1 The substrate should be polished on one side suitable for the epitaxial growth of silicon.R2-1.2 The quality of this surface may be determined by optical examination at 70 using Nomarski interferencecontrast microscopy after etching the substrate in potassium hydroxide at 310¬∞C for one to three minutes.R2-1.3 The photomicrographs in Figures R2-1 through R2-4 may be used as a surface quality guide.R2-1.3.1 Figure R2-1 shows an acceptable surface.R2-1.3.2 Figures R2-2 and R2-3 show questionable surfaces that are subject to individual evaluation.R2-1.3.3 Figure R2-4 shows an unacceptable surface. R2-2 Back Surface FinishR2-2.1 The recommended back surface finish is approximately 32 in, rms, as determined by stylus or opticalprofilometer. Figure R2-1AcceptableSurface Figure R2-3QuestionableSurface Figure R2-2QuestionableSurface Figure R2-4UnacceptableSurface Figures R2-1 through R2-4Illustrations of Acceptable, Unacceptable, and Questionable Sapphire Substrate Front Surface Finishes. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 41 --&gt;

SEMI M4-1103 ¬© SEMI 1978, 20031 SEMI M4-1103SPECIFICATIONS FOR SOS EPITAXIAL WAFERS This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on July 27, 2003. Initially available on www.semi.org October2003; to be published November 2003. Originally published in 1978; previously published July 2003. 1 Purpose1.1 These specifications cover requirements formonocrystalline silicon epitaxial layers on sapphiresubstrates, used for semiconductor device manufacture.The combination of a silicon epitaxial layer on asapphire substrate is known as a silicon on sapphire(SOS) epitaxial wafer. By outlining an inspectionprocess and defining various reject criteria, bothsuppliers and purchasers can uniformly define epitaxiallayer quality.1.2 The defects discussed originate from two sources:those which are caused by imperfection in the sapphiresubstrate and those related to the epitaxial layer,including handling and packaging. 2 Scope2.1 The primary standardized properties set forth inthis specification relate to physical, dimensional, andelectrical characteristics of SOS epitaxial wafers.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardSEMI M3  Specifications for PolishedMonocrystalline Sapphire SubstratesSEMI MF81  Test Method for Measuring RadialResistivity Variation on Silicon WafersSEMI MF95  Test Method for Thickness of EpitaxialLayers of Silicon on Substrates of the Same Type byInfrared ReflectanceNOTE 1: Modifications to this procedure are required for useon SOS wafers.SEMI MF110  Test Method for Thickness ofEpitaxial or Diffused Layers in Silicon by the AngleLapping and Staining TechniqueSEMI MF154  Guide for Identification of Structuresand Contaminants Seen on Specular Silicon Surfaces SEMI MF374  Test Method for Sheet Resistance ofSilicon Epitaxial, Diffused, Polysilicon, and Ion-implanted Layers Using an In-Line Four-Point Probewith the Single-Configuration ProcedureSEMI MF523  Practice for Unaided VisualInspection of Polished Silicon WafersSEMI MF673  Test Methods for MeasuringResistivity of Semiconductor Slices or Sheet Resistanceof Semiconductor Films with a Noncontact Eddy-Current Gage3.2 ASTM Standards1 E 122  Practice for Choice of Sample Size toEstimate the Average Quality of a Lot or Process3.3 Other Standard2 ANSI/ASQC Z1.4-1993  Sampling Procedures andTables for Inspection by AttributesNOTICE: Unless otherwise indicated, all documentscited shall the the latest published versions.4 Terminology4.1 Definitions4.1.1 deposition  the technique involved in the vapordeposition of single-crystal silicon on oriented sapphiresubstrates.4.1.2 dopant  a chemical element, usually from thethird or fifth columns of the periodic table (typicallyphosphorous, arsenic, or boron), incorporated in traceamounts in the epitaxial layer to establish itsconductivity type and resistivity.4.1.3 doping  the process of incorporation of adopant into the epitaxial layer while the film isgrowing.4.1.4 epitaxial layer  the layer of semiconductormaterial that is grown on the substrate. 1 ASTM International, 100 Barr Harbor Drive, West Conshohoken,PA 19428-2959, USA, Website: www.astm.org, (PracticeE 122 maybe found in Volume 14.02 of the Annual Book of ASTM Standards.)2 American National Standards Institute, Headquarters: 1819 LStreet, NW, Washington, DC 20036, USA. Telephone: 202.293.8020;Fax: 202.293.9287, New York Office: 11 West 42nd Street, NewYork, NY 10036, USA. Telephone: 212.642.4900; Fax:212.398.0023, Website: www.ansi.org

&lt;!-- Page 42 --&gt;

SEMI M4-1103 ¬© SEMI 1978, 2003 2 4.1.5 lot  for the purpose of this document, (a) all ofthe wafers of nominally identical specification andcharacteristics contained in a single shipment, or (b)subdivisions of large shipments consisting of epitaxialwafers as above which have been identified by thesupplier as constituting a lot.4.1.6 pre-epitaxial treatment  the process of etchingan amount of material from the sapphire substrate insitu prior to deposition.NOTE 2: Hydrogen (H 2) gas is commonly used for thispurpose.4.1.7 resistivity (Œ©cm)  for the purpose of thismethod, the volume resistivity, the ratio of the potentialgradient parallel to the current in the material to thecurrent density.4.1.8 silicon source  volatile or gaseous siliconcompound.NOTE 3: Silane (SiH4) gas is commonly used for thispurpose.4.1.9 substrate  the polished sapphire slice uponwhich the epitaxial layer is deposited.4.1.10 surface defects  refers to mechanicalimperfections, SiO 2 residual dust, and otherimperfections visible on the wafer surface. Someexamples of surface defects are: dimples, pits,particulates, spots, scratches, smears, hillocks, andpolycrystalline regions. Definitions given in SEMIMF154 shall be used.4.1.11 wafer, SOS epitaxial  the combined sapphiresubstrate with the deposited epitaxial layer. 5 Ordering Information5.1 Purchase orders for sapphire substrates furnished tothis specification shall refer to SEMI M3.5.2 Purchase orders for the epitaxial layer on sapphiresubstrates furnished to this specification shall includespecifications for the following items:5.2.1 Silicon source (if required),5.2.2 Conductivity type and doping source,5.2.3 Pre-epitaxial treatment (if required),5.2.4 Thickness and thickness variation,5.2.5 Resistivity and resistivity variation,5.2.6 Film crystallinity,5.2.7 Microparticulate density,5.2.8 Surface defects and contamination, 5.2.9 Methods of test and measurements (see Section7),5.2.10 Lot acceptance procedures (see Section 8),5.2.11 Certification (if required) (see Section 9), and5.2.12 Packing and marking (see Section 10). 6 Requirements6.1 The substrate shall conform to the requirements ofSEMI M3.6.2 The epitaxial layer shall meet the specificationrequirements for the following characteristics asspecified in the purchase order or contract (see Section5.2).6.2.1 Pre-epitaxial treatment (if required),6.2.2 Thickness and thickness variation,6.2.3 Resistivity and resistivity,6.2.4 Film crystallinity,6.2.5 Microparticulate density, and6.2.6 Surface defects.6.2.7 Correlation of these characteristics andverification test procedures or certification of thesecharacteristics shall be agreed upon between thesupplier and purchaser. 7 Methods of Test and Measurement7.1 Substrate  Determine by methods agreed uponbetween the user and supplier. For measurementmethods, see SEMI M3.7.2 Epitaxial Layer (See Note 4)7.2.1 Layer Thickness  Determine by a methodagreed upon between supplier and purchaser. The filmthickness at Point 2, at the wafer center as shown inFigure 1, is the nominal film thickness for the wafer.Recommended: SEMI MF95, suitably modified for usewith SOS structures.7.2.2 Layer Thickness Variation  Unless otherwisespecified, the radial thickness variation shall bedetermined from values measured at the center andedge locations, as shown in Figure 1. Points 1, 3, 4, and5 are located 6 mm in from the wafer periphery anddefine the location of the edge measurements. Allthickness values must be within the specified range. Forexample, for a film specified at 0.50 m ¬± 10%, allreadings at points 15 must be within the range from0.45 to 0.55 m.

&lt;!-- Page 43 --&gt;

SEMI M4-1103 ¬© SEMI 1978, 20033 Figure 1Measurement Points for Determination of LayerThickness Variation 7.2.3 Resistivity  Determine by a method agreedupon between supplier and purchaser. Contactingmethod: SEMI MF374; Non-contacting method: SEMIMF673.7.2.4 Radial Resistivity Variation  Determine inaccordance with sampling plan A of SEMI MF81.7.2.5 Film Crystallinity  Determine by the followingor an alternative method as agreed between supplier andpurchaser.7.2.5.1 SOS films can display varying degrees of hazedue to polycrystalline silicon deposits in the film.These polycrystalline deposits can result from improperdeposition temperatures, substrate surfacecontaminants, or contaminants in the reactor or reactorgases.7.2.5.2 Haze can be seen visually and can bequantitatively measured by ultraviolet light reflectancespectroscopy or by x-ray diffraction (pole figure)measurements. 3 The ultraviolet light reflectance (UVR)value is commonly measured to determine the filmcrystalline quality. In this technique, measure therelative reflectance at two wavelengths, 280 and 440nm, using a clean, polished (100) silicon substrate asthe reference as in the following example: refSOSrefRRRR ||280= 3 Currently, there is no standardized method for this procedure. Theprocedure is described in: M.T. Duffy, et al, SemiconductorMeasurement Technology: Method to Determine the Quality ofSapphire, National Institute of Standards and Technology Report No.NBS SP400-62,August 1980. Available from the National TechnicalInformation Service, Springfield, VA, as PB80-212830. See also:M.T. Duffy, et al, J. Crystal Growth 58 (1982) 10. 7.2.5.3 Record the difference between the tworeflectance values, R280R440, as the UVR value. Forfilms in the thickness range 0.5 to 0.8 m, the R280R440value shall be less than 15 units. This value is anaverage of 5 points measured in the wafer as shown inFigure 1. The edge measurements are located at 12.5mm in from the wafer periphery.7.2.5.4 For thinner films from 0.2 to 0.6 m, thereflectance value at the single wavelength of 280 nmcan be used.7.2.5.5 X-ray pole figure analysis measures the volumeconcentration of microtwins, as % (111), in the siliconfilm.7.2.5.6 The ultraviolet reflectance values and polefigure values are dependent on film thickness, sospecified limits are listed for each film thickness inTable 1.7.2.6 Microparticulate Density  SOS films candisplay varying degrees of surface cleanliness asviewed with a microscope. Small particles trapped inthe film can cause yield losses in some devices. Deter-mine the density of small particles by counting theparticles observed during an X-Y scan across the waferusing Normarski interference contrast microscopy at100. For particles greater than 2 m in diameter, theparticle density shall be less than 2 defects per squarecentimeter, excluding the outer 6 mm of the waferperiphery.Table 1 Ultraviolet Reflection and X-Ray Pole FigureValues Film ThicknessAverage Value,(MAX)1 Peripheral Value,(MAX) m R 280 %(111) R 280 %(111)0.20 15 7.0 23 11.50.30 17 5.5 28 9.50.40 21 5.0 33 8.00.50 27 4.5 42 7.00.60 32 4.0 51 6.5

&lt;!-- Page 44 --&gt;

SEMI M4-1103 ¬© SEMI 1978, 2003 4 7.2.7 Surface Defects and Contamination  Determineby methods agreed upon between user and supplier.SEMI MF154 is a useful guide for defining a variety ofsurface features and establishing commonly understoodterms for describing surface defects and contamination.SEMI MF523 is also recommended (see Note 5).Recommended maximum levels of surface defects andcontamination are listed in Table 2.NOTE 4: SOS wafers are susceptible to surface damage. Thethin film on the hard sapphire substrate may be damagedphysically in ways that are not immediately evident. Specialcare must therefore be used in the selection and execution ofmeasurement procedures.NOTE 5: In SEMI MF523, defects commonly found insilicon wafers are defined. Some of these terms do not applyto SOS wafers, but are included in Table 2 to provide aconvenient reference point to the silicon wafer and epitaxial wafer standards. In this case, the recommended maximumacceptable limit is shown as N.A. (not applicable). 8 Sampling8.1 Unless otherwise specified, ASTM Practice E 122shall be used. When so specified, appropriate samplesizes shall be selected from each lot according toANSI/ASQC Z1.4-1993. Each quality characteristicshall be assigned an acceptable quality level (AQL) andlot total percent defective (LTPD) value in accordancewith ANSI/ASQC Z1.4-1993 definitions for critical,major, and minor classifications. If desired and sospecified in the contract or order, each of theseclassifications may alternatively be assigned cumulativeAQL and LTPD values. Inspection levels shall beagreed upon between user and supplier. Table 2 Recommended Maximum Surface Defects Levels by Non-Destructive Means ITEM CHARACTERISTICSMAX ACCEPTABLELIMIT TEST METHODDEFECT DEFINITIONPER NOTES1 STACKING FAULTS N.A. 22 SLIP N.A. 23 PROTRUDING DEFECTS(Including spikes, hillocks,pyramids, and inclusions) N.A. 2 4 PITS Diameter No.2" 43" 9100 mm 15125 mm 20150 mm 25 SEMI MF523 SEMI MF154 1, 3 5 SCRATCHES Cumulative L1/2 wafer radiusSEMI MF523 SEMI MF154 1, 3 6 CRACKS, FRACTURES None SEMI MF523 SEMI MF154 57 ORANGE PEEL N.A. 28 EDGE CHIPS Max No. 2 SEMI MF523 SEMI MF154 29 EDGE CROWN N.A. 210 HAZE None SEMI MF523 SEMI MF154 1, 611 FOREIGN MATTERFINGER PRINTSNone SEMI MF523 SEMI MF154 1, 7 NOTE 1: The outer 4 mm annulus is excluded from these criteria.NOTE 2: These defects are not observed in SOS wafers. Terms remain for convenient reference to epitaxial silicon wafer specification.NOTE 3: Ninety percent of the wafers shall be free of these defects. Balance of wafer may have defects at these limits.NOTE 4: All chips shall be beveled. Maximum penetration 3 mm. Pointed apex chips none. Chips less than 0.4 mm (0.015 in.) shall not becounted. See SEMI M3, Table R1-1.NOTE 5: Cracks are observed in sapphire as fractures or as surface separations along cleavage planes.NOTE 6: Haze refers to the presence of polycrystalline silicon deposits in the film, as described in Section 7.2.5. Haze shall not be visible underlighting conditions of ASTM F 523.NOTE 7: Particulate matter easily removed by industry-accepted cleaning techniques shall not constitute foreign matter.

&lt;!-- Page 45 --&gt;

SEMI M4-1103 ¬© SEMI 1978, 20035 9 Certification9.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.9.2 In the interest of controlling inspection costs, thesupplier and purchaser may agree that the material shallbe certified as capable of meeting certainrequirements. In this context, capable of meetingshall signify that the supplier is not required to performthe appropriate tests in Section 7; however, if thepurchaser performs the test and the material fails tomeet the requirements, the material may be subject torejection. 10 Packing and Marking10.1 Special packing requirements shall be subject toagreement between the user and supplier. Otherwise allwafers shall be handled, inspected, and packed in sucha manner as to avoid chipping, scratches, andcontamination, and in accordance with the best industrypractices to provide protection against damage duringshipment.10.2 The wafers supplied under these specificationsshall be identified by appropriately labeling the outsideof each box or container, and each subdivision thereof,in which it may reasonably be expected that the waferswill be stored prior to further processing. Identificationshall include suppliers name and reference number,purchasers part number, purchaser order number,quantity, dopant, conductivity type of epitaxial layers,resistivity and thickness of the epitaxial layer; thereference number assigned by the supplier shall provideready access to information concerning the fabricationhistory of the particular substrates in that lot. Suchinformation shall be retained on file at themanufacturers facility for at least one month after thatparticular lot has been accepted by the purchaser. NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturers instructions, product labels,product data sheets, and other relevant literaturerespecting any materials mentioned herein. Thesestandards are subject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMI¬Æ (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 46 --&gt;

SEMI M6-1000 ¬© SEMI 1981, 20001 SEMI M6-1000SPECIFICATION FOR SILICON WAFERS FOR USE ASPHOTOVOLTAIC SOLAR CELLS This specification was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the European Materials Committee. Current edition approved by the European RegionalStandards Committee on July 28, 2000. Initially available at www.semi.org September 2000; to be publishedOctober 2000. Originally published in 1981; previously published in 1985.NOTE: This document replaces the previous version of SEMI M6 and M6.1, M6.2, M6.3, M6.4, and M6.5 intheir entirety. 1 Purpose1.1 This specification covers the r equirements forsilicon wafers for use in photovoltaic (PV) solar cellmanufacture. 2 Scope2.1 The dimensional characteristic s, crystalline defectsand commonly used wafer electronic properties aredescribed. Two classes of crystalline silicon materialsare recognized: monocrystalline and multicrystalline.2.2 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.2.3 SI (System International) units are usedthroughout. 3 Referenced StandardsNOTE 1: The specification recognizes only two discretematerial forms monocrystalline and multicrystalline. In themonocrystalline form one crystallographic orientationdescribes the whole wafer and in the multicrystalline casethere is more than one crystallographic orientation present. 3.1 SEMI StandardSEMI M1  Specifications for PolishedMonocrystalline Silicon Wafers 3.2 ASTM Standards1E 122  Standard Practice for Choice of Sample Sizeto Estimate the Average for a Characteristic of a Lot orProcessF 26  Standard Test Methods for Determining theOrientation of a Semiconductive Single CrystalF 28  Standard Test Methods for Minority-CarrierLifetime in Bulk Germanium and Silicon byMeasurement of Photoconductivity Decay 1 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, PA 19428-2959 F 42  Standard Test Methods for Conductivity Typeof Extrinsic Semiconducting MaterialsF 43  Standard Test Methods for Resistivity ofSemiconductor MaterialsF 84  Standard Test Method for MeasuringResistivity of Silicon Wafers with an In-Line Four-Point ProbeF 391  Standard Test Methods for Minority CarrierDiffusion Length in Extrinsic Semiconductors byMeasurement of Steady-State Surface PhotovoltageF 398  Standard Test Method for Majority CarrierConcentration in Semiconductors by Measurement ofWavenumber or Wavelength of the Plasma ResonanceMinimumF 533  Standard Test method for Thickness andThickness Variation of Silicon WafersF 613  Standard Test Method for MeasuringDiameter of Semiconductor WafersF 657  Standard Test Method for Measuring Warpand Total Thickness Variation on Silicon Wafers byNoncontact ScanningF 673  Standard Test Methods for MeasuringResistivity of Semiconductor Slices or Sheet Resistanceof Semiconductor Films with a Noncontact Eddy-Current GageF 1188  Standard Test Method for Interstitial AtomicOxygen Content of Silicon by Infrared AbsorptionF 1391  Standard Test Method for SubstitutionalAtomic Carbon Content of Silicon by InfraredAbsorptionF 1535  Standard Test Method for CarrierRecombination Lifetime in Silicon Wafers byNoncontact Measurement of Photoconductivity Decayby Microwave ReflectanceF 1619  Standard Test Method for Measurement ofInterstitial Oxygen Content of Silicon Wafers byInfrared Absorption Spectroscopy with p-PolarizedRadiation Incident at the Brewster Angle

&lt;!-- Page 47 --&gt;

SEMI M6-1000 ¬© SEMI 1981, 2000 2 3.3 DIN Standards250430  Messung des spezifischen elektrischenWiderstandes von stabformigen Einkristallen ausSilicium oder Germanium mit dem Zwei-Sonden-Gleichstrom-Verfahren (Measurement of the ElectricalResistivity of Silicon or Germanium single Crystals inBars by means of the Two-Point-Probe Direct CurrentMethod)50431  Messung des spezifischen elektrischenWiderstandes von Einkristallen aus Silicium oderGermanium mit dem Vier-Sonden-Gleichstrom-Verfahren bei linearer Anordnung der Sonden(Measurement of the Electrical Resistivity of Silicon orGermanium Single Crystals by Means of the Four-Point-Probe Direct Current method with collinear FourProbe Array)50432  Bestimmung des Leitungstyps von Siliciumoder Germanium mittels Richttest oder Thermosonde(Determination of the Conductivity Type of Silicon orGermanium by Means of Rectification Test or Hot-Probe)50433-1  Bestimmung der Orientierung vonEinkristallen mit einem Roentgengoniometer(Determining the orientation of Single Crystals byMeans of X-Ray Diffraction)50433-2  Bestimmung der Orientierung vonEinkristallen nach der Lichtfigurenmethode(Determining the orientation of Single crystals byMeans of Optical Reflection Figure)50433-3  Bestimmung der Orientierung vonEinkristallen mittels Laue-Rueckstrahl-Verfahren(Determination of the Orientation of Single Crystals byMeans of Laue Back Scattering)50438-1  Bestimmung des Verunreinigungsgehaltesin Silicium mittels lnfrarot-Absorption - Teil 1:Sauerstoff (Determination of impurity Content insilicon by Infrared Absorption - Part 1: oxygen)50438-2  Bestimmung des Verunreinigungsgehaltesin Silicium mittels Infrarot-Absorption; Kohlenstoff(Determination of Impurity Content in Silicon byinfrared Absorption; Carbon)50441-1  Messung der geometrischen Dimensionenvon Halbleiterscheiben - Teil 1: Dicke undDickenvariation (Determination of the GeometricDimensions of Semiconductor Wafers; Part 1:Measurement of Thickness) 2 Deutches Institut fr Normung e.V., Beuth Verlag GmbH,Burggrafenstrasse 4-10, D-10787 Berlin, Germany 3.4 ASQC standard3ANSI/ASQC Z1.4  Sampling Procedures and Tablesfor Inspection by Attributes 3.5 JEIDA standard4JEIDA-53  Test Method for Carrier RecombinationLifetime in Silicon Wafers by Measurement ofPhotoconductivity Decay by Microwave ReflectanceNOTE 2: As listed or revised, all documents shall be thelatest publications of adopted standards. 4 Terminology4.1 dopant  A chemical element , usually from thethird or fifth columns of the periodic table, incorporatedin trace amounts in a semiconductor crystal to establishits conductivity type and resistivity. Common dopingelements are boron and phosphorous.4.2 lot  For the purposes of this document, (a) all ofthe wafers of nominally identical size andcharacteristics contained in a single shipment, or (b)subdivisions of large shipments consisting of wafers aslisted above which have been identified by the supplieras constituting a lot.4.3 monocrystalline  (synonym: single crystal) Abody of crystalline material that contains no large-angleboundaries or twin boundaries.4.4 multicrystalline  A body of crystalline materialthat contains large-angle boundaries or twin boundaries.Most crystals of this body have dimensions in themillimeter up to centimeter range. 5 Ordering Information5.1 Purchase orders for silicon wa fers furnished to thisspecification shall include the following items:5.1.1 Nominal dimensions,5.1.2 Either monocrystalline or mult icrystalline,5.1.3 Crystal growth method,5.1.4 Surface orientation, crystal pla nes formonocrystalline wafers5.1.5 Conductivity type and dopant,NOTE 3: The dopant is difficult to ascertain in the finishedwafers. Verification test procedures or certification (seeSection 9) shall be agreed upon between the supplier and thepurchaser. 5.1.6 Resistivity or resistivity range, 3 American Society for Quality Control, 611 East Wisconsin Avenue,Milwaukee, WI 532024 Japan Electronic Industry Development Association, 3-5-8Shibakoen, Minato-ku, Tokyo 105, Japan

&lt;!-- Page 48 --&gt;

SEMI M6-1000 ¬© SEMI 1981, 20003 5.1.7 Lot acceptance procedures (se e Section 6.4),5.1.8 Certification (if required) (see Section 8),5.1.9 Packing and marking (see Sec tion 9),5.1.10 Selection of test method to be used inevaluating those items for which alternate tests exist(see Section 7), and5.1.11 Carbon and oxygen content.5.2 Optional criteria. The followin g items may bespecified optionally in addition to those listed above:NOTE 4: Items in Paragraph 5.2 are less commonly specifiedthan the others, but are included for completeness asparameters for which methods of evaluation have beendeveloped. 5.2.1 Impurities other than common doping elements,5.2.2 Diffusion length, and5.2.3 Minority carrier lifetime.NOTE 5: Up to now diffusion length and minority carrierlifetime cannot be measured with sufficient inter-laboratoryaccuracy. Subsequent recommendations, following lifetimeround robin experiments, will be available in the future andwill be presented in an addendum to this standard.Even in the case of comparable and reproducible lifetime anddiffusion length measurements, the measured characteristicsmust be regarded as an indication for solar cell efficiency.There is no general relation between initial minority carrierlifetime and solar cell efficiency as other parameters such ascarbon or oxygen content will also influence the wafer in thesolar cell process. However, in practical cases a dependencebetween minority carrier lifetime and solar cell efficiency canbe found for a fixed solar cell process and a certain siliconwafer material. If one of them is changed the relation betweenthem is suspect to change too. 6 Requirements6.1 Dimensions and Permissible V ariations6.1.1 Wafer Thickness and Variation6.1.1.1 Wafer thickness is typically 33 0 micrometer in1999. In the future wafers should be specified in 50micrometer intervals in the range between 150 and 400micrometers.6.1.1.2 The variation of wafer thickne ss in a lot asmeasured according to 7.2 at the center point of eachwafer will be less than 15% of the specified waferthickness.6.1.2 Rectangular Mainly Square W afer Dimensions Depending upon the wafer type, one of the sections6.1.2.1, 6.1.2.2 or 6.1.2.3 applies. 6.1.2.1 Square Crystalline Silicon Wa fer Dimensions6.1.2.1.1 Physical dimensions  See Fi gure 1, Table2Rectangular cells are permitted as long as the measuresof A and B are according to the nominal size measuresin Table 2.Example: A = 100 mm, B = 150 mm.Dimension D (identical for all sizes) min = 0.5 mm,max = 2.0 mm. By bilateral agreement, one corner canbe of different angle and size to indicate the orientationof the wafer.Squareness: The wafer will fit inside a square of themaximum dimension A and contain a square of theminimum dimension A. 6.1.2.1.2 TTV: 50 micrometer.6.1.2.2 Circular Monocrystalline Pho tovoltaic SolarCell Silicon Wafers6.1.2.2.1 Diameters (mm): 100, 125, 15 0, 175, 200:Variation in diameter: ¬± 1 mm all sizes6.1.2.2.2 TTV: 30 micrometer.6.1.2.2.3 Warp: 75 micrometer.6.1.2.3 Pseudo-Square Monocrystallin e PhotovoltaicSolar Cell Silicon Wafers6.1.2.3.1 Physical dimensions: See Figu re 2, Table 36.1.2.3.2 TTV: 30 micrometer.6.1.2.3.3 Warp: 75 micrometer.6.2 Materials and Manufacture6.2.1 The material shall consist of w afers conformingto the structural class specified in the purchase order orcontract.6.3 Physical Parameters6.3.1 The material shall conform to thecrystallographic orientation details as specified in thepurchase order or contract.6.3.2 The material shall conform to the detailsspecified in the purchase order or contract, as follows:6.3.2.1 Conductivity type and dopant (see Note 3),6.3.2.2 Resistivity,6.3.2.3 Amounts of impurities other th an commondopants (such as phosphorous, boron), especiallyoxygen and carbon content (optional),6.3.2.4 Diffusion length (optional), an d6.3.2.5 Minority-carrier lifetime (optio nal).

&lt;!-- Page 49 --&gt;

SEMI M6-1000 ¬© SEMI 1981, 2000 4 6.4 Wafer defect limits  See Tab le 1.Table 1 Wafer Defect Limits Item Characteristics\* Max Defect Limits Notes1 Saw Marks 20 m TIR 12 AreaContaminationTo be determined 3 EdgeChips/Indents2 per wafer maxup to l mm wideand l mm deep 2 4 Cracks/crow's feet None\* Characteristics are defined in SEMI M1, Section 10.NOTE 1: The outer l mm (0.040") is excluded from these criteria.NOTE 2: Excluding conchoidal chips. 6.5 Sampling6.5.1 Unless otherwise specified, Pr actice E 122 shallbe used.6.5.1.1 When so specified, appropriate sample sizesshall be selected from each lot in accordance withANSI/ASQC Z1.4. Each quality characteristic shall beassigned an acceptable quality level (AQL) and lottolerance percent defective (LTPD) value in accordancewith ANSI/ASQC Z1.4 definitions for critical, major,and minor classifications. If desired and so specified inthe contract or order, each of these classifications mayalternatively be assigned cumulative AQL and LTPDvalues. Inspection levels shall be agreed upon betweenthe supplier and the purchaser. 7 Test MethodsNOTE 6: Silicon wafers are extremely fragile. While themechanical dimensions of a wafer can be measured by use oftools such as micrometer calipers and other conventionaltechniques, the wafer may be damaged physically in ways thatare not immediately evident. Special care must therefore beused in the selection and execution of measurement methods. 7.1 Length, Width, or Diameter  Determine thediameter of circular wafers in accordance with ASTMTest Method F 613. Determine the side length of squarewafers by a method agreed upon between the supplierand the purchaser.7.2 Thickness, Center Point  De termine inaccordance with ASTM Test Methods F 533 or DIN50441-1.7.3 Thickness Variation  Determ ine in accordancewith ASTM Test Methods F 533 or F 657.7.4 Structural Class  Determine the structural classby a method agreed upon between the supplier and thepurchaser. 7.5 Surface Orientation  Determine in accordancewith ASTM Test Methods F 26 or DIN 50433-1, DIN50433-2 and DIN 50433-3.7.6 Conductivity Type  Determi ne in accordancewith ASTM Test Methods F 42 or DIN 50432.7.7 Resistivity  Determine by m ethods agreed uponbetween the supplier and the purchaser.NOTE 7: Resistivity of wafers is most appropriatelydetermined for referee purposes by ASTM Method F 84 orDIN 50431. Reliable measurements with these methods canonly be made in regions of a wafer which contain no grainboundaries; these methods are therefore not appropriate formulticrystalline material. Under some circumstances thesetests may be considered destructive, and an alternative meansmay be required. One non-destructive test is ASTM Testmethod F 673, having a range from 0.001 to 100 Œ©-cm. Thismethod is relatively insensitive to the presence of grainboundaries and is recommended for all material types.Another nondestructive test is ASTM Test Method F 398.This method is limited to carrier concentrations in the rangesfrom 1.5  10 18 cm-3 to 1.5  10 21 cm-3 for n-type silicon andfrom 3  10 18 cm-3 to 5  10 20 cm-3 for p-type, and has onlymoderate inter-laboratory precision. Other available methodsinclude ASTM Test methods F 43 or DIN 50430 (refereemethods requiring a bar-shaped sample). 7.8 Other Impurities  Determine by methods agreedupon between the supplier and the purchaser.NOTE 8: ASTM Test Methods F 1188, F 1619 and DIN50438-1 are specific tests for oxygen. ASTM F 1391 and DIN50438-2 are specific tests for carbon; special thick testspecimens are necessary. 7.9 Minority Carrier Diffusion Len gth  Determineby methods agreed upon between the supplier and thepurchaser.NOTE 9: Methods for minority carrier diffusion length arelisted in ASTM F 391. 7.10 Minority Carrier Lifetime  D etermine bymethods agreed upon between the supplier and thepurchaser.NOTE 10: Methods for minority carrier lifetimemeasurements are given in ASTM F 28 (bulk material),ASTM F 1535 (wafers) and JEIDA-53 (wafers). As the wafermethods measure an effective lifetime, the sample preparation(surface passivation) and measurement conditions willinfluence the results and must be considered. 8 Certification8.1 Upon request of the purchaser in the contract ororder, a manufacturers or suppliers certification thatthe material was manufactured and tested in accordancewith this specification, together with a report of the testresults, shall be furnished at the time of shipment.

&lt;!-- Page 50 --&gt;

SEMI M6-1000 ¬© SEMI 1981, 20005 8.2 In the interest of controlling in spection costs, thesupplier and the purchaser may agree that the materialshall be certified as capable of meeting certainrequirements. In this context, capable of meeting shallsignify that the supplier is not required to perform theappropriate tests in Section 7. However, if the purchaserperforms the test and the material fails to meet therequirement, the material may be subject to rejection. 9 Packing and Package Lab eling9.1 Special packing requirements shall be subject toagreement between the supplier and the purchaser.Otherwise all wafers shall be handled, inspected, andpacked in such a manner as to avoid chipping,scratches, and contamination, and in accordance withthe best industry practices to provide ample protectionagainst damage during shipment.9.2 The wafers supplied under the se specificationsshall be identified by appropriately labeling the outsideof each box or other container and each subdivisionthereof in which it may reasonably be expected that thewafers will be stored prior to further processing.Identification shall include as a minimum the nominaldiameter, conductivity type, dopant, orientation,resistivity range, and lot number. The lot number, either(1) assigned by the original manufacturer of the wafers,or (2) assigned subsequent to wafer manufacture butproviding reference to the original lot number, shallprovide easy access to information concerning thefabrication history of the particular wafers in that lot.Such information shall be retained on file at themanufacturers facility for at least one year after thatparticular lot has been accepted by the purchaser.