// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TOP_TOP,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.404000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=520,HLS_SYN_LUT=1592,HLS_VERSION=2023_2}" *)

module TOP (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IN_r_TDATA,
        IN_r_TVALID,
        IN_r_TREADY,
        OUT_r_TDATA,
        OUT_r_TVALID,
        OUT_r_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 7'd1;
parameter    ap_ST_fsm_pp0_stage5 = 7'd2;
parameter    ap_ST_fsm_pp0_stage6 = 7'd4;
parameter    ap_ST_fsm_pp0_stage1 = 7'd8;
parameter    ap_ST_fsm_pp0_stage2 = 7'd16;
parameter    ap_ST_fsm_pp0_stage3 = 7'd32;
parameter    ap_ST_fsm_pp0_stage4 = 7'd64;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [191:0] IN_r_TDATA;
input   IN_r_TVALID;
output   IN_r_TREADY;
output  [127:0] OUT_r_TDATA;
output   OUT_r_TVALID;
input   OUT_r_TREADY;

reg ap_idle;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    regslice_both_OUT_r_V_data_V_U_apdone_blk;
wire    ap_loop_exit_ready;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage6_subdone;
reg   [0:0] tmp_reg_1734;
reg   [0:0] icmp_ln158_reg_1875;
reg    ap_condition_exit_pp0_iter0_stage6;
reg    ap_ready_int;
reg   [5:0] inreg_address0;
reg    inreg_ce0;
reg    inreg_we0;
wire   [63:0] inreg_d0;
wire   [63:0] inreg_q0;
reg   [5:0] inreg_address1;
reg    inreg_ce1;
reg    inreg_we1;
wire   [63:0] inreg_d1;
wire   [63:0] inreg_q1;
reg   [4:0] outreg_address0;
reg    outreg_ce0;
reg    outreg_we0;
reg   [57:0] outreg_d0;
wire   [57:0] outreg_q0;
reg   [4:0] outreg_address1;
reg    outreg_ce1;
reg    outreg_we1;
reg   [57:0] outreg_d1;
reg    IN_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    OUT_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] tmp_reg_1734_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire   [0:0] tmp_nbreadreq_fu_226_p3;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state13_pp0_stage5_iter1;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage5_11001;
wire   [31:0] diag_1_fu_625_p1;
reg   [31:0] diag_1_reg_1743;
wire   [31:0] diag_2_fu_629_p1;
reg   [31:0] diag_2_reg_1749;
reg    ap_block_pp0_stage6_11001;
wire   [31:0] up_fu_653_p1;
reg   [31:0] up_reg_1768;
wire   [0:0] icmp_ln39_1_fu_661_p2;
reg   [0:0] icmp_ln39_1_reg_1774;
wire   [31:0] max_val_7_fu_666_p3;
reg   [31:0] max_val_7_reg_1779;
wire   [63:0] in_hls_data_fu_673_p1;
reg   [63:0] in_hls_data_reg_1785;
reg    ap_block_state4_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg   [4:0] tmp_4_reg_1790;
reg   [4:0] tmp_4_reg_1790_pp0_iter1_reg;
reg   [0:0] operation_reg_1795;
wire   [0:0] tmp_3_fu_727_p3;
reg   [0:0] tmp_3_reg_1799;
reg   [0:0] tmp_3_reg_1799_pp0_iter1_reg;
wire   [0:0] tmp_5_fu_761_p3;
reg   [0:0] tmp_5_reg_1806;
reg   [0:0] tmp_5_reg_1806_pp0_iter1_reg;
wire   [3:0] tmp_s_fu_769_p3;
reg   [3:0] tmp_s_reg_1810;
reg   [3:0] tmp_s_reg_1810_pp0_iter1_reg;
wire   [6:0] trunc_ln26_fu_777_p1;
reg   [6:0] trunc_ln26_reg_1817;
reg   [6:0] trunc_ln26_reg_1817_pp0_iter1_reg;
wire   [4:0] tmp_2_fu_789_p4;
reg   [4:0] tmp_2_reg_1824;
wire   [5:0] zext_ln142_2_fu_799_p1;
reg   [5:0] zext_ln142_2_reg_1832;
reg   [5:0] inreg_addr_7_reg_1859;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln158_fu_1011_p2;
reg   [0:0] icmp_ln158_reg_1875_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_block_pp0_stage3_11001;
wire   [7:0] c2_fu_1030_p1;
reg   [7:0] c2_reg_1889;
wire   [7:0] grp_fu_545_p4;
reg   [7:0] c2_1_reg_1894;
wire   [7:0] grp_fu_555_p4;
reg   [7:0] c2_2_reg_1899;
wire   [7:0] grp_fu_565_p4;
reg   [7:0] c2_3_reg_1904;
wire   [7:0] grp_fu_575_p4;
reg   [7:0] c2_4_reg_1909;
wire   [7:0] grp_fu_585_p4;
reg   [7:0] c2_5_reg_1914;
wire   [7:0] grp_fu_595_p4;
reg   [7:0] c2_6_reg_1919;
wire   [7:0] grp_fu_605_p4;
reg   [7:0] c2_7_reg_1924;
wire   [31:0] up_3_fu_1034_p1;
reg   [31:0] up_3_reg_1929;
wire   [31:0] left_3_fu_1038_p1;
reg   [31:0] left_3_reg_1935;
reg    ap_block_state12_pp0_stage4_iter1;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage4_11001;
wire   [3:0] tmp_7_fu_1062_p3;
reg   [3:0] tmp_7_reg_1951;
reg   [4:0] outreg_addr_1_reg_1961;
reg   [63:0] s1_reg_1966;
wire   [0:0] icmp_ln39_2_fu_1474_p2;
reg   [0:0] icmp_ln39_2_reg_1981;
wire   [31:0] max_val_9_fu_1479_p3;
reg   [31:0] max_val_9_reg_1986;
wire   [0:0] icmp_ln40_2_fu_1575_p2;
reg   [0:0] icmp_ln40_2_reg_1992;
wire   [31:0] max_val_fu_1580_p3;
reg   [31:0] max_val_reg_1998;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage5_subdone;
reg   [57:0] ap_phi_mux_out_data_4_phi_fu_509_p16;
wire   [63:0] zext_ln25_fu_620_p1;
wire   [63:0] zext_ln25_1_fu_638_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln26_fu_648_p1;
wire   [63:0] zext_ln136_1_fu_813_p1;
wire   [0:0] grp_fu_535_p2;
wire   [63:0] zext_ln138_1_fu_828_p1;
wire   [0:0] grp_fu_540_p2;
wire   [63:0] zext_ln124_2_fu_865_p1;
wire   [63:0] zext_ln126_2_fu_902_p1;
wire   [63:0] zext_ln109_2_fu_939_p1;
wire   [63:0] zext_ln111_2_fu_976_p1;
wire   [63:0] zext_ln8_fu_986_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln25_2_fu_996_p1;
wire   [63:0] zext_ln26_3_fu_1006_p1;
wire   [63:0] zext_ln142_1_fu_1016_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln24_2_fu_1025_p1;
wire   [63:0] zext_ln24_fu_1047_p1;
wire   [63:0] zext_ln24_1_fu_1057_p1;
wire   [63:0] zext_ln142_fu_1069_p1;
wire   [63:0] zext_ln53_fu_1088_p1;
wire   [63:0] zext_ln54_fu_1107_p1;
wire   [63:0] zext_ln26_1_fu_1370_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln26_2_fu_1380_p1;
wire   [63:0] zext_ln48_fu_1398_p1;
wire   [63:0] zext_ln49_fu_1499_p1;
wire   [63:0] zext_ln50_fu_1517_p1;
wire   [63:0] zext_ln51_fu_1600_p1;
wire   [63:0] zext_ln52_fu_1618_p1;
wire   [63:0] zext_ln147_1_fu_1665_p1;
reg    ap_predicate_pred372_state11;
wire   [63:0] zext_ln130_2_fu_1690_p1;
reg    ap_predicate_pred380_state11;
wire   [63:0] zext_ln118_2_fu_1715_p1;
reg    ap_predicate_pred337_state11;
reg    ap_block_pp0_stage4_01001;
reg    ap_predicate_pred551_state7;
wire   [57:0] result_fu_1292_p4;
reg    ap_predicate_pred557_state7;
wire  signed [57:0] sext_ln27_3_fu_1355_p1;
wire   [57:0] zext_ln27_3_fu_1360_p1;
reg    ap_predicate_pred557_state8;
wire  signed [57:0] sext_ln27_fu_1460_p1;
wire   [57:0] zext_ln27_fu_1465_p1;
reg    ap_predicate_pred557_state9;
wire  signed [57:0] sext_ln27_1_fu_1561_p1;
wire   [57:0] zext_ln27_1_fu_1566_p1;
reg    ap_predicate_pred600_state10;
wire  signed [57:0] sext_ln27_2_fu_1644_p1;
wire   [57:0] zext_ln27_2_fu_1648_p1;
wire   [3:0] index1_fu_735_p4;
wire   [4:0] index2_fu_754_p2;
wire   [5:0] add_ln25_fu_615_p2;
wire   [5:0] add_ln25_1_fu_633_p2;
wire   [4:0] or_ln26_fu_643_p2;
wire   [31:0] up_1_fu_657_p1;
wire   [4:0] index1_1_fu_746_p3;
wire   [2:0] tmp_6_fu_709_p4;
wire   [1:0] select_ln136_fu_781_p3;
wire   [5:0] zext_ln136_fu_803_p1;
wire   [5:0] add_ln136_fu_807_p2;
wire   [5:0] zext_ln138_fu_818_p1;
wire   [5:0] add_ln138_fu_822_p2;
wire   [1:0] select_ln124_fu_833_p3;
wire   [4:0] tmp_18_fu_841_p4;
wire   [5:0] zext_ln124_fu_851_p1;
wire   [5:0] zext_ln124_1_fu_855_p1;
wire   [5:0] add_ln124_fu_859_p2;
wire   [1:0] select_ln126_fu_870_p3;
wire   [4:0] tmp_20_fu_878_p4;
wire   [5:0] zext_ln126_fu_888_p1;
wire   [5:0] zext_ln126_1_fu_892_p1;
wire   [5:0] add_ln126_fu_896_p2;
wire   [1:0] select_ln109_fu_907_p3;
wire   [4:0] tmp_16_fu_915_p4;
wire   [5:0] zext_ln109_fu_925_p1;
wire   [5:0] zext_ln109_1_fu_929_p1;
wire   [5:0] add_ln109_fu_933_p2;
wire   [1:0] select_ln111_fu_944_p3;
wire   [4:0] tmp_19_fu_952_p4;
wire   [5:0] zext_ln111_fu_962_p1;
wire   [5:0] zext_ln111_1_fu_966_p1;
wire   [5:0] add_ln111_fu_970_p2;
wire   [4:0] or_ln8_fu_981_p2;
wire   [5:0] add_ln25_2_fu_991_p2;
wire   [5:0] add_ln26_2_fu_1001_p2;
wire   [5:0] add_ln24_1_fu_1020_p2;
wire   [4:0] or_ln24_fu_1042_p2;
wire   [5:0] add_ln24_fu_1052_p2;
wire   [3:0] or_ln53_fu_1074_p2;
wire   [4:0] tmp_14_fu_1080_p3;
wire   [3:0] or_ln54_fu_1093_p2;
wire   [4:0] tmp_15_fu_1099_p3;
wire   [7:0] c1_fu_1112_p1;
wire   [0:0] icmp_ln15_fu_1116_p2;
wire   [0:0] icmp_ln15_5_fu_1149_p2;
wire   [0:0] icmp_ln15_2_fu_1134_p2;
wire   [9:0] select_ln16_1_fu_1172_p3;
wire   [7:0] select_ln13_fu_1121_p3;
wire   [17:0] or_ln_fu_1180_p3;
wire   [0:0] icmp_ln15_3_fu_1139_p2;
wire   [41:0] select_ln16_fu_1154_p3;
wire   [0:0] icmp_ln15_1_fu_1129_p2;
wire   [0:0] icmp_ln15_7_fu_1167_p2;
wire   [0:0] icmp_ln15_4_fu_1144_p2;
wire   [17:0] select_ln13_2_fu_1226_p3;
wire   [15:0] select_ln16_2_fu_1210_p3;
wire   [33:0] or_ln16_5_fu_1234_p3;
wire   [7:0] tmp_22_fu_1200_p4;
wire   [7:0] select_ln13_1_fu_1192_p3;
wire  signed [23:0] sext_ln16_fu_1188_p1;
wire   [39:0] tmp_23_fu_1246_p4;
wire  signed [39:0] sext_ln16_1_fu_1242_p1;
wire   [1:0] tmp_24_fu_1262_p4;
wire   [39:0] or_ln16_fu_1256_p2;
wire   [41:0] or_ln16_6_fu_1272_p3;
wire   [0:0] icmp_ln15_6_fu_1162_p2;
wire   [1:0] select_ln16_3_fu_1218_p3;
wire   [7:0] select_ln16_4_fu_1284_p3;
wire  signed [47:0] sext_ln16_2_fu_1280_p1;
wire   [31:0] diag_3_fu_1303_p1;
wire   [0:0] icmp_ln39_3_fu_1307_p2;
wire   [31:0] max_val_13_fu_1312_p3;
wire   [0:0] icmp_ln40_3_fu_1319_p2;
wire   [0:0] xor_ln40_3_fu_1331_p2;
wire   [0:0] or_ln40_3_fu_1341_p2;
wire   [1:0] zext_ln40_3_fu_1337_p1;
wire   [31:0] max_val_18_fu_1324_p3;
wire   [1:0] dir_3_fu_1347_p3;
wire   [5:0] add_ln26_fu_1365_p2;
wire   [5:0] add_ln26_1_fu_1375_p2;
wire   [3:0] or_ln48_fu_1385_p2;
wire   [4:0] tmp_9_fu_1390_p3;
wire   [31:0] diag_fu_1403_p1;
wire   [0:0] icmp_ln39_fu_1410_p2;
wire   [31:0] left_fu_1406_p1;
wire   [31:0] max_val_2_fu_1415_p3;
wire   [0:0] icmp_ln40_fu_1422_p2;
wire   [0:0] xor_ln40_fu_1436_p2;
wire   [0:0] or_ln40_fu_1446_p2;
wire   [1:0] zext_ln40_fu_1442_p1;
wire   [31:0] max_val_16_fu_1428_p3;
wire   [1:0] dir_fu_1452_p3;
wire   [31:0] up_2_fu_1470_p1;
wire   [3:0] or_ln49_fu_1486_p2;
wire   [4:0] tmp_10_fu_1491_p3;
wire   [3:0] or_ln50_fu_1504_p2;
wire   [4:0] tmp_11_fu_1509_p3;
wire   [31:0] left_1_fu_1522_p1;
wire   [0:0] icmp_ln40_1_fu_1526_p2;
wire   [0:0] xor_ln40_1_fu_1538_p2;
wire   [0:0] or_ln40_1_fu_1548_p2;
wire   [1:0] zext_ln40_1_fu_1544_p1;
wire   [31:0] max_val_17_fu_1531_p3;
wire   [1:0] dir_1_fu_1553_p3;
wire   [31:0] left_2_fu_1571_p1;
wire   [3:0] or_ln51_fu_1587_p2;
wire   [4:0] tmp_12_fu_1592_p3;
wire   [3:0] or_ln52_fu_1605_p2;
wire   [4:0] tmp_13_fu_1610_p3;
wire   [0:0] xor_ln40_2_fu_1623_p2;
wire   [0:0] or_ln40_2_fu_1632_p2;
wire   [1:0] zext_ln40_2_fu_1628_p1;
wire   [1:0] dir_2_fu_1636_p3;
wire   [4:0] zext_ln142_3_fu_1653_p1;
wire   [4:0] zext_ln147_fu_1656_p1;
wire   [4:0] add_ln147_fu_1659_p2;
wire   [3:0] tmp_21_fu_1670_p3;
wire   [4:0] zext_ln130_fu_1677_p1;
wire   [4:0] zext_ln130_1_fu_1681_p1;
wire   [4:0] add_ln130_fu_1684_p2;
wire   [3:0] tmp_17_fu_1695_p3;
wire   [4:0] zext_ln118_fu_1702_p1;
wire   [4:0] zext_ln118_1_fu_1706_p1;
wire   [4:0] add_ln118_fu_1709_p2;
wire   [121:0] or_ln156_1_fu_1720_p4;
reg    ap_predicate_pred557_state3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_condition_exit_pp0_iter1_stage5;
reg    ap_idle_pp0_0to0;
reg   [6:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_loop_init;
wire    regslice_both_IN_r_V_data_V_U_apdone_blk;
wire   [191:0] IN_r_TDATA_int_regslice;
wire    IN_r_TVALID_int_regslice;
reg    IN_r_TREADY_int_regslice;
wire    regslice_both_IN_r_V_data_V_U_ack_in;
wire   [127:0] OUT_r_TDATA_int_regslice;
reg    OUT_r_TVALID_int_regslice;
wire    OUT_r_TREADY_int_regslice;
wire    regslice_both_OUT_r_V_data_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
   ap_CS_fsm = 7'd1;
   ap_enable_reg_pp0_iter1 = 1'b0;
   ap_enable_reg_pp0_iter0_reg = 1'b0;
   ap_done_reg = 1'b0;
end

TOP_inreg_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
inreg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inreg_address0),
    .ce0(inreg_ce0),
    .we0(inreg_we0),
    .d0(inreg_d0),
    .q0(inreg_q0),
    .address1(inreg_address1),
    .ce1(inreg_ce1),
    .we1(inreg_we1),
    .d1(inreg_d1),
    .q1(inreg_q1)
);

TOP_outreg_RAM_AUTO_1R1W #(
    .DataWidth( 58 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
outreg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outreg_address0),
    .ce0(outreg_ce0),
    .we0(outreg_we0),
    .d0(outreg_d0),
    .q0(outreg_q0),
    .address1(outreg_address1),
    .ce1(outreg_ce1),
    .we1(outreg_we1),
    .d1(outreg_d1)
);

TOP_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

TOP_regslice_both #(
    .DataWidth( 192 ))
regslice_both_IN_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IN_r_TDATA),
    .vld_in(IN_r_TVALID),
    .ack_in(regslice_both_IN_r_V_data_V_U_ack_in),
    .data_out(IN_r_TDATA_int_regslice),
    .vld_out(IN_r_TVALID_int_regslice),
    .ack_out(IN_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_IN_r_V_data_V_U_apdone_blk)
);

TOP_regslice_both #(
    .DataWidth( 128 ))
regslice_both_OUT_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(OUT_r_TDATA_int_regslice),
    .vld_in(OUT_r_TVALID_int_regslice),
    .ack_in(OUT_r_TREADY_int_regslice),
    .data_out(OUT_r_TDATA),
    .vld_out(regslice_both_OUT_r_V_data_V_U_vld_out),
    .ack_out(OUT_r_TREADY),
    .apdone_blk(regslice_both_OUT_r_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_condition_exit_pp0_iter1_stage5) & (ap_idle_pp0_0to0 == 1'b1)))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_predicate_pred337_state11 <= ((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd43) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
        ap_predicate_pred372_state11 <= ((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd123) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
        ap_predicate_pred380_state11 <= ((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd91) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
        icmp_ln158_reg_1875 <= icmp_ln158_fu_1011_p2;
        icmp_ln158_reg_1875_pp0_iter1_reg <= icmp_ln158_reg_1875;
        inreg_addr_7_reg_1859[3 : 2] <= zext_ln8_fu_986_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_predicate_pred551_state7 <= ((tmp_reg_1734 == 1'd1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd0));
        ap_predicate_pred557_state7 <= ((tmp_reg_1734 == 1'd1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1));
        c2_reg_1889 <= c2_fu_1030_p1;
        left_3_reg_1935 <= left_3_fu_1038_p1;
        up_3_reg_1929 <= up_3_fu_1034_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_predicate_pred557_state3 <= ((tmp_reg_1734 == 1'd1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1));
        diag_1_reg_1743 <= diag_1_fu_625_p1;
        diag_2_reg_1749 <= diag_2_fu_629_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_predicate_pred557_state8 <= ((tmp_reg_1734 == 1'd1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1));
        icmp_ln39_1_reg_1774 <= icmp_ln39_1_fu_661_p2;
        max_val_7_reg_1779 <= max_val_7_fu_666_p3;
        up_reg_1768 <= up_fu_653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_predicate_pred557_state9 <= ((tmp_reg_1734 == 1'd1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1));
        icmp_ln39_2_reg_1981 <= icmp_ln39_2_fu_1474_p2;
        max_val_9_reg_1986 <= max_val_9_fu_1479_p3;
        tmp_reg_1734 <= tmp_nbreadreq_fu_226_p3;
        tmp_reg_1734_pp0_iter1_reg <= tmp_reg_1734;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_predicate_pred600_state10 <= ((trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
        icmp_ln40_2_reg_1992 <= icmp_ln40_2_fu_1575_p2;
        in_hls_data_reg_1785 <= in_hls_data_fu_673_p1;
        max_val_reg_1998 <= max_val_fu_1580_p3;
        operation_reg_1795 <= IN_r_TDATA_int_regslice[32'd30];
        tmp_2_reg_1824[3 : 2] <= tmp_2_fu_789_p4[3 : 2];
        tmp_3_reg_1799 <= IN_r_TDATA_int_regslice[32'd31];
        tmp_3_reg_1799_pp0_iter1_reg <= tmp_3_reg_1799;
        tmp_4_reg_1790 <= {{IN_r_TDATA_int_regslice[11:7]}};
        tmp_4_reg_1790_pp0_iter1_reg <= tmp_4_reg_1790;
        tmp_5_reg_1806 <= IN_r_TDATA_int_regslice[32'd25];
        tmp_5_reg_1806_pp0_iter1_reg <= tmp_5_reg_1806;
        tmp_s_reg_1810 <= tmp_s_fu_769_p3;
        tmp_s_reg_1810_pp0_iter1_reg <= tmp_s_reg_1810;
        trunc_ln26_reg_1817 <= trunc_ln26_fu_777_p1;
        trunc_ln26_reg_1817_pp0_iter1_reg <= trunc_ln26_reg_1817;
        zext_ln142_2_reg_1832[3 : 2] <= zext_ln142_2_fu_799_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        c2_1_reg_1894 <= {{inreg_q0[15:8]}};
        c2_2_reg_1899 <= {{inreg_q0[23:16]}};
        c2_3_reg_1904 <= {{inreg_q0[31:24]}};
        c2_4_reg_1909 <= {{inreg_q0[39:32]}};
        c2_5_reg_1914 <= {{inreg_q0[47:40]}};
        c2_6_reg_1919 <= {{inreg_q0[55:48]}};
        c2_7_reg_1924 <= {{inreg_q0[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_addr_1_reg_1961[3] <= zext_ln142_fu_1069_p1[3];
        tmp_7_reg_1951[3] <= tmp_7_fu_1062_p3[3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        s1_reg_1966 <= inreg_q0;
    end
end

always @ (*) begin
    if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        IN_r_TDATA_blk_n = IN_r_TVALID_int_regslice;
    end else begin
        IN_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        IN_r_TREADY_int_regslice = 1'b1;
    end else begin
        IN_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)))) begin
        OUT_r_TDATA_blk_n = OUT_r_TREADY_int_regslice;
    end else begin
        OUT_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_1734_pp0_iter1_reg == 1'd1))) begin
        OUT_r_TVALID_int_regslice = 1'b1;
    end else begin
        OUT_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln158_reg_1875 == 1'd1) & (tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln158_reg_1875_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_1734_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd91) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)) | ((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd123) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)) | ((trunc_ln26_reg_1817_pp0_iter1_reg == 7'd43) & (tmp_5_reg_1806_pp0_iter1_reg == 1'd0) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)))) begin
        ap_phi_mux_out_data_4_phi_fu_509_p16 = outreg_q0;
    end else begin
        ap_phi_mux_out_data_4_phi_fu_509_p16 = 58'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inreg_address0 = zext_ln26_2_fu_1380_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inreg_address0 = zext_ln24_fu_1047_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inreg_address0 = zext_ln142_1_fu_1016_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inreg_address0 = zext_ln26_3_fu_1006_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inreg_address0 = zext_ln8_fu_986_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address0 = zext_ln111_2_fu_976_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address0 = zext_ln126_2_fu_902_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address0 = zext_ln138_1_fu_828_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inreg_address0 = zext_ln26_fu_648_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inreg_address0 = zext_ln25_fu_620_p1;
    end else begin
        inreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inreg_address1 = zext_ln26_1_fu_1370_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        inreg_address1 = zext_ln24_1_fu_1057_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        inreg_address1 = zext_ln24_2_fu_1025_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inreg_address1 = zext_ln25_2_fu_996_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address1 = zext_ln109_2_fu_939_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address1 = zext_ln124_2_fu_865_p1;
    end else if (((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inreg_address1 = zext_ln136_1_fu_813_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inreg_address1 = zext_ln25_1_fu_638_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        inreg_address1 = inreg_addr_7_reg_1859;
    end else begin
        inreg_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_reg_1817 == 7'd123) & (operation_reg_1795 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inreg_ce0 = 1'b1;
    end else begin
        inreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 
    == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inreg_ce1 = 1'b1;
    end else begin
        inreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inreg_we0 = 1'b1;
    end else begin
        inreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd123) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd91) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_reg_1734 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (grp_fu_535_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln26_fu_777_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inreg_we1 = 1'b1;
    end else begin
        inreg_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred337_state11 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        outreg_address0 = zext_ln118_2_fu_1715_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_pred380_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        outreg_address0 = zext_ln130_2_fu_1690_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_pred372_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        outreg_address0 = zext_ln147_1_fu_1665_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        outreg_address0 = zext_ln52_fu_1618_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outreg_address0 = zext_ln50_fu_1517_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outreg_address0 = zext_ln48_fu_1398_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_address0 = zext_ln53_fu_1088_p1;
    end else begin
        outreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        outreg_address1 = zext_ln51_fu_1600_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outreg_address1 = zext_ln49_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outreg_address1 = outreg_addr_1_reg_1961;
    end else if (((ap_predicate_pred557_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_address1 = zext_ln54_fu_1107_p1;
    end else if (((ap_predicate_pred551_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_address1 = zext_ln142_fu_1069_p1;
    end else begin
        outreg_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred337_state11 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_pred380_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_pred372_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        outreg_ce0 = 1'b1;
    end else begin
        outreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred557_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_predicate_pred551_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        outreg_ce1 = 1'b1;
    end else begin
        outreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        outreg_d0 = zext_ln27_2_fu_1648_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outreg_d0 = zext_ln27_1_fu_1566_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outreg_d0 = zext_ln27_fu_1465_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_d0 = sext_ln27_3_fu_1355_p1;
    end else begin
        outreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        outreg_d1 = sext_ln27_2_fu_1644_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outreg_d1 = sext_ln27_1_fu_1561_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outreg_d1 = sext_ln27_fu_1460_p1;
    end else if (((ap_predicate_pred557_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_d1 = zext_ln27_3_fu_1360_p1;
    end else if (((ap_predicate_pred551_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outreg_d1 = result_fu_1292_p4;
    end else begin
        outreg_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred600_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_pred557_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_pred557_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_pred557_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        outreg_we0 = 1'b1;
    end else begin
        outreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred600_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_pred557_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_pred557_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_pred557_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_predicate_pred551_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        outreg_we1 = 1'b1;
    end else begin
        outreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage5) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_r_TREADY = regslice_both_IN_r_V_data_V_U_ack_in;

assign OUT_r_TDATA_int_regslice = $signed(or_ln156_1_fu_1720_p4);

assign OUT_r_TVALID = regslice_both_OUT_r_V_data_V_U_vld_out;

assign add_ln109_fu_933_p2 = (zext_ln109_fu_925_p1 + zext_ln109_1_fu_929_p1);

assign add_ln111_fu_970_p2 = (zext_ln111_fu_962_p1 + zext_ln111_1_fu_966_p1);

assign add_ln118_fu_1709_p2 = (zext_ln118_fu_1702_p1 + zext_ln118_1_fu_1706_p1);

assign add_ln124_fu_859_p2 = (zext_ln124_fu_851_p1 + zext_ln124_1_fu_855_p1);

assign add_ln126_fu_896_p2 = (zext_ln126_fu_888_p1 + zext_ln126_1_fu_892_p1);

assign add_ln130_fu_1684_p2 = (zext_ln130_fu_1677_p1 + zext_ln130_1_fu_1681_p1);

assign add_ln136_fu_807_p2 = (zext_ln142_2_fu_799_p1 + zext_ln136_fu_803_p1);

assign add_ln138_fu_822_p2 = (zext_ln142_2_fu_799_p1 + zext_ln138_fu_818_p1);

assign add_ln147_fu_1659_p2 = (zext_ln142_3_fu_1653_p1 + zext_ln147_fu_1656_p1);

assign add_ln24_1_fu_1020_p2 = (zext_ln142_2_reg_1832 + 6'd9);

assign add_ln24_fu_1052_p2 = (zext_ln142_2_reg_1832 + 6'd6);

assign add_ln25_1_fu_633_p2 = (zext_ln142_2_reg_1832 + 6'd7);

assign add_ln25_2_fu_991_p2 = (zext_ln142_2_reg_1832 + 6'd10);

assign add_ln25_fu_615_p2 = (zext_ln142_2_reg_1832 + 6'd4);

assign add_ln26_1_fu_1375_p2 = (zext_ln142_2_reg_1832 + 6'd8);

assign add_ln26_2_fu_1001_p2 = (zext_ln142_2_reg_1832 + 6'd11);

assign add_ln26_fu_1365_p2 = (zext_ln142_2_reg_1832 + 6'd5);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter0)) | ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage1_iter0)) | ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage4_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | (1'b1 == ap_block_state12_pp0_stage4_iter1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | (1'b1 == ap_block_state12_pp0_stage4_iter1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage5_iter1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage5_iter1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state12_io = ((1'b0 == OUT_r_TREADY_int_regslice) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state12_pp0_stage4_iter1 = ((1'b0 == OUT_r_TREADY_int_regslice) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state13_io = ((1'b0 == OUT_r_TREADY_int_regslice) & (tmp_reg_1734_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state13_pp0_stage5_iter1 = ((regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1) | ((1'b0 == OUT_r_TREADY_int_regslice) & (tmp_reg_1734_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((tmp_reg_1734 == 1'd1) & (1'b0 == IN_r_TVALID_int_regslice));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c1_fu_1112_p1 = inreg_q0[7:0];

assign c2_fu_1030_p1 = inreg_q0[7:0];

assign diag_1_fu_625_p1 = inreg_q0[31:0];

assign diag_2_fu_629_p1 = inreg_q1[31:0];

assign diag_3_fu_1303_p1 = inreg_q1[31:0];

assign diag_fu_1403_p1 = s1_reg_1966[31:0];

assign dir_1_fu_1553_p3 = ((or_ln40_1_fu_1548_p2[0:0] == 1'b1) ? zext_ln40_1_fu_1544_p1 : 2'd2);

assign dir_2_fu_1636_p3 = ((or_ln40_2_fu_1632_p2[0:0] == 1'b1) ? zext_ln40_2_fu_1628_p1 : 2'd2);

assign dir_3_fu_1347_p3 = ((or_ln40_3_fu_1341_p2[0:0] == 1'b1) ? zext_ln40_3_fu_1337_p1 : 2'd2);

assign dir_fu_1452_p3 = ((or_ln40_fu_1446_p2[0:0] == 1'b1) ? zext_ln40_fu_1442_p1 : 2'd2);

assign grp_fu_535_p2 = ((index1_fu_735_p4 < 4'd6) ? 1'b1 : 1'b0);

assign grp_fu_540_p2 = ((index2_fu_754_p2 < 5'd12) ? 1'b1 : 1'b0);

assign grp_fu_545_p4 = {{inreg_q0[15:8]}};

assign grp_fu_555_p4 = {{inreg_q0[23:16]}};

assign grp_fu_565_p4 = {{inreg_q0[31:24]}};

assign grp_fu_575_p4 = {{inreg_q0[39:32]}};

assign grp_fu_585_p4 = {{inreg_q0[47:40]}};

assign grp_fu_595_p4 = {{inreg_q0[55:48]}};

assign grp_fu_605_p4 = {{inreg_q0[63:56]}};

assign icmp_ln158_fu_1011_p2 = ((in_hls_data_reg_1785 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_1_fu_1129_p2 = ((grp_fu_545_p4 == c2_1_reg_1894) ? 1'b1 : 1'b0);

assign icmp_ln15_2_fu_1134_p2 = ((grp_fu_555_p4 == c2_2_reg_1899) ? 1'b1 : 1'b0);

assign icmp_ln15_3_fu_1139_p2 = ((grp_fu_565_p4 == c2_3_reg_1904) ? 1'b1 : 1'b0);

assign icmp_ln15_4_fu_1144_p2 = ((grp_fu_575_p4 == c2_4_reg_1909) ? 1'b1 : 1'b0);

assign icmp_ln15_5_fu_1149_p2 = ((grp_fu_585_p4 == c2_5_reg_1914) ? 1'b1 : 1'b0);

assign icmp_ln15_6_fu_1162_p2 = ((grp_fu_595_p4 == c2_6_reg_1919) ? 1'b1 : 1'b0);

assign icmp_ln15_7_fu_1167_p2 = ((grp_fu_605_p4 == c2_7_reg_1924) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_1116_p2 = ((c1_fu_1112_p1 == c2_reg_1889) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_661_p2 = (($signed(up_1_fu_657_p1) > $signed(diag_1_reg_1743)) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_1474_p2 = (($signed(up_2_fu_1470_p1) > $signed(diag_2_reg_1749)) ? 1'b1 : 1'b0);

assign icmp_ln39_3_fu_1307_p2 = (($signed(up_3_reg_1929) > $signed(diag_3_fu_1303_p1)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1410_p2 = (($signed(up_reg_1768) > $signed(diag_fu_1403_p1)) ? 1'b1 : 1'b0);

assign icmp_ln40_1_fu_1526_p2 = (($signed(left_1_fu_1522_p1) > $signed(max_val_7_reg_1779)) ? 1'b1 : 1'b0);

assign icmp_ln40_2_fu_1575_p2 = (($signed(left_2_fu_1571_p1) > $signed(max_val_9_reg_1986)) ? 1'b1 : 1'b0);

assign icmp_ln40_3_fu_1319_p2 = (($signed(left_3_reg_1935) > $signed(max_val_13_fu_1312_p3)) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1422_p2 = (($signed(left_fu_1406_p1) > $signed(max_val_2_fu_1415_p3)) ? 1'b1 : 1'b0);

assign in_hls_data_fu_673_p1 = IN_r_TDATA_int_regslice[63:0];

assign index1_1_fu_746_p3 = {{index1_fu_735_p4}, {1'd0}};

assign index1_fu_735_p4 = {{IN_r_TDATA_int_regslice[29:26]}};

assign index2_fu_754_p2 = (index1_1_fu_746_p3 | 5'd1);

assign inreg_d0 = {{IN_r_TDATA_int_regslice[191:128]}};

assign inreg_d1 = {{IN_r_TDATA_int_regslice[127:64]}};

assign left_1_fu_1522_p1 = inreg_q1[31:0];

assign left_2_fu_1571_p1 = inreg_q0[31:0];

assign left_3_fu_1038_p1 = inreg_q0[31:0];

assign left_fu_1406_p1 = inreg_q0[31:0];

assign max_val_13_fu_1312_p3 = ((icmp_ln39_3_fu_1307_p2[0:0] == 1'b1) ? up_3_reg_1929 : diag_3_fu_1303_p1);

assign max_val_16_fu_1428_p3 = ((icmp_ln40_fu_1422_p2[0:0] == 1'b1) ? left_fu_1406_p1 : max_val_2_fu_1415_p3);

assign max_val_17_fu_1531_p3 = ((icmp_ln40_1_fu_1526_p2[0:0] == 1'b1) ? left_1_fu_1522_p1 : max_val_7_reg_1779);

assign max_val_18_fu_1324_p3 = ((icmp_ln40_3_fu_1319_p2[0:0] == 1'b1) ? left_3_reg_1935 : max_val_13_fu_1312_p3);

assign max_val_2_fu_1415_p3 = ((icmp_ln39_fu_1410_p2[0:0] == 1'b1) ? up_reg_1768 : diag_fu_1403_p1);

assign max_val_7_fu_666_p3 = ((icmp_ln39_1_fu_661_p2[0:0] == 1'b1) ? up_1_fu_657_p1 : diag_1_reg_1743);

assign max_val_9_fu_1479_p3 = ((icmp_ln39_2_fu_1474_p2[0:0] == 1'b1) ? up_2_fu_1470_p1 : diag_2_reg_1749);

assign max_val_fu_1580_p3 = ((icmp_ln40_2_fu_1575_p2[0:0] == 1'b1) ? left_2_fu_1571_p1 : max_val_9_reg_1986);

assign or_ln156_1_fu_1720_p4 = {{{ap_phi_mux_out_data_4_phi_fu_509_p16}, {59'd0}}, {tmp_4_reg_1790_pp0_iter1_reg}};

assign or_ln16_5_fu_1234_p3 = {{select_ln13_2_fu_1226_p3}, {select_ln16_2_fu_1210_p3}};

assign or_ln16_6_fu_1272_p3 = {{tmp_24_fu_1262_p4}, {or_ln16_fu_1256_p2}};

assign or_ln16_fu_1256_p2 = (tmp_23_fu_1246_p4 | sext_ln16_1_fu_1242_p1);

assign or_ln24_fu_1042_p2 = (tmp_2_reg_1824 | 5'd3);

assign or_ln26_fu_643_p2 = (tmp_2_reg_1824 | 5'd2);

assign or_ln40_1_fu_1548_p2 = (icmp_ln40_1_fu_1526_p2 | icmp_ln39_1_reg_1774);

assign or_ln40_2_fu_1632_p2 = (icmp_ln40_2_reg_1992 | icmp_ln39_2_reg_1981);

assign or_ln40_3_fu_1341_p2 = (icmp_ln40_3_fu_1319_p2 | icmp_ln39_3_fu_1307_p2);

assign or_ln40_fu_1446_p2 = (icmp_ln40_fu_1422_p2 | icmp_ln39_fu_1410_p2);

assign or_ln48_fu_1385_p2 = (tmp_7_reg_1951 | 4'd1);

assign or_ln49_fu_1486_p2 = (tmp_7_reg_1951 | 4'd2);

assign or_ln50_fu_1504_p2 = (tmp_7_reg_1951 | 4'd3);

assign or_ln51_fu_1587_p2 = (tmp_7_reg_1951 | 4'd4);

assign or_ln52_fu_1605_p2 = (tmp_7_reg_1951 | 4'd5);

assign or_ln53_fu_1074_p2 = (tmp_7_fu_1062_p3 | 4'd6);

assign or_ln54_fu_1093_p2 = (tmp_7_fu_1062_p3 | 4'd7);

assign or_ln8_fu_981_p2 = (tmp_2_reg_1824 | 5'd1);

assign or_ln_fu_1180_p3 = {{select_ln16_1_fu_1172_p3}, {select_ln13_fu_1121_p3}};

assign result_fu_1292_p4 = {{{select_ln16_3_fu_1218_p3}, {select_ln16_4_fu_1284_p3}}, {sext_ln16_2_fu_1280_p1}};

assign select_ln109_fu_907_p3 = ((tmp_3_fu_727_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln111_fu_944_p3 = ((tmp_3_fu_727_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln124_fu_833_p3 = ((tmp_3_fu_727_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln126_fu_870_p3 = ((tmp_3_fu_727_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln136_fu_781_p3 = ((tmp_3_fu_727_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln13_1_fu_1192_p3 = ((icmp_ln15_3_fu_1139_p2[0:0] == 1'b1) ? 8'd1 : 8'd255);

assign select_ln13_2_fu_1226_p3 = ((icmp_ln15_4_fu_1144_p2[0:0] == 1'b1) ? 18'd65536 : 18'd196608);

assign select_ln13_fu_1121_p3 = ((icmp_ln15_fu_1116_p2[0:0] == 1'b1) ? 8'd1 : 8'd255);

assign select_ln16_1_fu_1172_p3 = ((icmp_ln15_2_fu_1134_p2[0:0] == 1'b1) ? 10'd256 : 10'd768);

assign select_ln16_2_fu_1210_p3 = ((icmp_ln15_1_fu_1129_p2[0:0] == 1'b1) ? 16'd256 : 16'd65280);

assign select_ln16_3_fu_1218_p3 = ((icmp_ln15_7_fu_1167_p2[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln16_4_fu_1284_p3 = ((icmp_ln15_6_fu_1162_p2[0:0] == 1'b1) ? 8'd1 : 8'd255);

assign select_ln16_fu_1154_p3 = ((icmp_ln15_5_fu_1149_p2[0:0] == 1'b1) ? 42'd1099511627776 : 42'd3298534883328);

assign sext_ln16_1_fu_1242_p1 = $signed(or_ln16_5_fu_1234_p3);

assign sext_ln16_2_fu_1280_p1 = $signed(or_ln16_6_fu_1272_p3);

assign sext_ln16_fu_1188_p1 = $signed(or_ln_fu_1180_p3);

assign sext_ln27_1_fu_1561_p1 = $signed(max_val_17_fu_1531_p3);

assign sext_ln27_2_fu_1644_p1 = $signed(max_val_reg_1998);

assign sext_ln27_3_fu_1355_p1 = $signed(max_val_18_fu_1324_p3);

assign sext_ln27_fu_1460_p1 = $signed(max_val_16_fu_1428_p3);

assign tmp_10_fu_1491_p3 = {{1'd0}, {or_ln49_fu_1486_p2}};

assign tmp_11_fu_1509_p3 = {{1'd0}, {or_ln50_fu_1504_p2}};

assign tmp_12_fu_1592_p3 = {{1'd0}, {or_ln51_fu_1587_p2}};

assign tmp_13_fu_1610_p3 = {{1'd0}, {or_ln52_fu_1605_p2}};

assign tmp_14_fu_1080_p3 = {{1'd0}, {or_ln53_fu_1074_p2}};

assign tmp_15_fu_1099_p3 = {{1'd0}, {or_ln54_fu_1093_p2}};

assign tmp_16_fu_915_p4 = {{{{1'd0}, {select_ln109_fu_907_p3}}}, {2'd0}};

assign tmp_17_fu_1695_p3 = {{tmp_3_reg_1799_pp0_iter1_reg}, {3'd0}};

assign tmp_18_fu_841_p4 = {{{{1'd0}, {select_ln124_fu_833_p3}}}, {2'd0}};

assign tmp_19_fu_952_p4 = {{{{1'd0}, {select_ln111_fu_944_p3}}}, {2'd0}};

assign tmp_20_fu_878_p4 = {{{{1'd0}, {select_ln126_fu_870_p3}}}, {2'd0}};

assign tmp_21_fu_1670_p3 = {{tmp_3_reg_1799_pp0_iter1_reg}, {3'd0}};

assign tmp_22_fu_1200_p4 = {{select_ln16_fu_1154_p3[39:32]}};

assign tmp_23_fu_1246_p4 = {{{tmp_22_fu_1200_p4}, {select_ln13_1_fu_1192_p3}}, {sext_ln16_fu_1188_p1}};

assign tmp_24_fu_1262_p4 = {{select_ln16_fu_1154_p3[41:40]}};

assign tmp_2_fu_789_p4 = {{{{1'd0}, {select_ln136_fu_781_p3}}}, {2'd0}};

assign tmp_3_fu_727_p3 = IN_r_TDATA_int_regslice[32'd31];

assign tmp_5_fu_761_p3 = IN_r_TDATA_int_regslice[32'd25];

assign tmp_6_fu_709_p4 = {{IN_r_TDATA_int_regslice[14:12]}};

assign tmp_7_fu_1062_p3 = {{tmp_3_reg_1799}, {3'd0}};

assign tmp_9_fu_1390_p3 = {{1'd0}, {or_ln48_fu_1385_p2}};

assign tmp_nbreadreq_fu_226_p3 = IN_r_TVALID_int_regslice;

assign tmp_s_fu_769_p3 = {{tmp_5_fu_761_p3}, {tmp_6_fu_709_p4}};

assign trunc_ln26_fu_777_p1 = IN_r_TDATA_int_regslice[6:0];

assign up_1_fu_657_p1 = inreg_q0[31:0];

assign up_2_fu_1470_p1 = inreg_q1[31:0];

assign up_3_fu_1034_p1 = inreg_q1[31:0];

assign up_fu_653_p1 = inreg_q1[31:0];

assign xor_ln40_1_fu_1538_p2 = (icmp_ln40_1_fu_1526_p2 ^ 1'd1);

assign xor_ln40_2_fu_1623_p2 = (icmp_ln40_2_reg_1992 ^ 1'd1);

assign xor_ln40_3_fu_1331_p2 = (icmp_ln40_3_fu_1319_p2 ^ 1'd1);

assign xor_ln40_fu_1436_p2 = (icmp_ln40_fu_1422_p2 ^ 1'd1);

assign zext_ln109_1_fu_929_p1 = index1_1_fu_746_p3;

assign zext_ln109_2_fu_939_p1 = add_ln109_fu_933_p2;

assign zext_ln109_fu_925_p1 = tmp_16_fu_915_p4;

assign zext_ln111_1_fu_966_p1 = index2_fu_754_p2;

assign zext_ln111_2_fu_976_p1 = add_ln111_fu_970_p2;

assign zext_ln111_fu_962_p1 = tmp_19_fu_952_p4;

assign zext_ln118_1_fu_1706_p1 = tmp_s_reg_1810_pp0_iter1_reg;

assign zext_ln118_2_fu_1715_p1 = add_ln118_fu_1709_p2;

assign zext_ln118_fu_1702_p1 = tmp_17_fu_1695_p3;

assign zext_ln124_1_fu_855_p1 = index1_1_fu_746_p3;

assign zext_ln124_2_fu_865_p1 = add_ln124_fu_859_p2;

assign zext_ln124_fu_851_p1 = tmp_18_fu_841_p4;

assign zext_ln126_1_fu_892_p1 = index2_fu_754_p2;

assign zext_ln126_2_fu_902_p1 = add_ln126_fu_896_p2;

assign zext_ln126_fu_888_p1 = tmp_20_fu_878_p4;

assign zext_ln130_1_fu_1681_p1 = tmp_s_reg_1810_pp0_iter1_reg;

assign zext_ln130_2_fu_1690_p1 = add_ln130_fu_1684_p2;

assign zext_ln130_fu_1677_p1 = tmp_21_fu_1670_p3;

assign zext_ln136_1_fu_813_p1 = add_ln136_fu_807_p2;

assign zext_ln136_fu_803_p1 = index1_1_fu_746_p3;

assign zext_ln138_1_fu_828_p1 = add_ln138_fu_822_p2;

assign zext_ln138_fu_818_p1 = index2_fu_754_p2;

assign zext_ln142_1_fu_1016_p1 = tmp_2_reg_1824;

assign zext_ln142_2_fu_799_p1 = tmp_2_fu_789_p4;

assign zext_ln142_3_fu_1653_p1 = tmp_7_reg_1951;

assign zext_ln142_fu_1069_p1 = tmp_7_fu_1062_p3;

assign zext_ln147_1_fu_1665_p1 = add_ln147_fu_1659_p2;

assign zext_ln147_fu_1656_p1 = tmp_s_reg_1810_pp0_iter1_reg;

assign zext_ln24_1_fu_1057_p1 = add_ln24_fu_1052_p2;

assign zext_ln24_2_fu_1025_p1 = add_ln24_1_fu_1020_p2;

assign zext_ln24_fu_1047_p1 = or_ln24_fu_1042_p2;

assign zext_ln25_1_fu_638_p1 = add_ln25_1_fu_633_p2;

assign zext_ln25_2_fu_996_p1 = add_ln25_2_fu_991_p2;

assign zext_ln25_fu_620_p1 = add_ln25_fu_615_p2;

assign zext_ln26_1_fu_1370_p1 = add_ln26_fu_1365_p2;

assign zext_ln26_2_fu_1380_p1 = add_ln26_1_fu_1375_p2;

assign zext_ln26_3_fu_1006_p1 = add_ln26_2_fu_1001_p2;

assign zext_ln26_fu_648_p1 = or_ln26_fu_643_p2;

assign zext_ln27_1_fu_1566_p1 = dir_1_fu_1553_p3;

assign zext_ln27_2_fu_1648_p1 = dir_2_fu_1636_p3;

assign zext_ln27_3_fu_1360_p1 = dir_3_fu_1347_p3;

assign zext_ln27_fu_1465_p1 = dir_fu_1452_p3;

assign zext_ln40_1_fu_1544_p1 = xor_ln40_1_fu_1538_p2;

assign zext_ln40_2_fu_1628_p1 = xor_ln40_2_fu_1623_p2;

assign zext_ln40_3_fu_1337_p1 = xor_ln40_3_fu_1331_p2;

assign zext_ln40_fu_1442_p1 = xor_ln40_fu_1436_p2;

assign zext_ln48_fu_1398_p1 = tmp_9_fu_1390_p3;

assign zext_ln49_fu_1499_p1 = tmp_10_fu_1491_p3;

assign zext_ln50_fu_1517_p1 = tmp_11_fu_1509_p3;

assign zext_ln51_fu_1600_p1 = tmp_12_fu_1592_p3;

assign zext_ln52_fu_1618_p1 = tmp_13_fu_1610_p3;

assign zext_ln53_fu_1088_p1 = tmp_14_fu_1080_p3;

assign zext_ln54_fu_1107_p1 = tmp_15_fu_1099_p3;

assign zext_ln8_fu_986_p1 = or_ln8_fu_981_p2;

always @ (posedge ap_clk) begin
    tmp_2_reg_1824[1:0] <= 2'b00;
    tmp_2_reg_1824[4] <= 1'b0;
    zext_ln142_2_reg_1832[1:0] <= 2'b00;
    zext_ln142_2_reg_1832[5:4] <= 2'b00;
    inreg_addr_7_reg_1859[1:0] <= 2'b01;
    inreg_addr_7_reg_1859[5:4] <= 2'b00;
    tmp_7_reg_1951[2:0] <= 3'b000;
    outreg_addr_1_reg_1961[2:0] <= 3'b000;
    outreg_addr_1_reg_1961[4] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "TOP_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //TOP

