Conditional clock gating with edge-detection