// Seed: 2750111522
module module_0;
  wire [1  ==  1 'b0 : {  -1  {  1  }  }  ==  -1] id_1;
  id_2 :
  assert property (@(posedge id_1 == -1'h0) id_2 == -1)
  else $unsigned(25);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    input tri id_0,
    output supply0 id_1
    , id_5,
    output supply1 id_2,
    input wor _id_3
);
  supply1 [1 : id_3] id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic id_18;
endmodule
