[1] Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-
transparent Page Management for Two-tiered Main Memory. In Proceedings
of the Twenty-Second International Conference on Architectural Support for Pro-
gramming Languages and Operating Systems (ASPLOS ’17). ACM, New York,
NY, USA, 631–644. https://doi.org/10.1145/3037697.3037706
[2] Jeongseob Ahn, Seongwook Jin, and Jaehyuk Huh. 2012. Revisiting Hardware-
assisted Page Walks for Virtualized Systems. In Proceedings of the 39th Annual
International Symposium on Computer Architecture (ISCA ’12). IEEE Computer
Society, Washington, DC, USA, 476–487. https://doi.org/10.1109/ISCA.2012.
6237041
[3] Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2010. Translation Caching: Skip,
Don’T Walk (the Page Table). In Proceedings of the 37th Annual International
Symposium on Computer Architecture (ISCA ’10). ACM, New York, NY, USA,
48–59. https://doi.org/10.1145/1815961.1815970
[4] Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2011. SpecTLB: A Mechanism
for Speculative Address Translation. In Proceedings of the 38th Annual Interna-
tional Symposium on Computer Architecture (ISCA ’11). ACM, New York, NY,
USA, 307–318. https://doi.org/10.1145/2000064.2000101
[5] Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M.
Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In Proceedings of
the 40th Annual International Symposium on Computer Architecture (ISCA ’13).
ACM, New York, NY, USA, 237–248. https://doi.org/10.1145/2485922.2485943
[6] Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2012. Reducing Memory
Reference Energy with Opportunistic Virtual Caching. In Proceedings of the 39th
Annual International Symposium on Computer Architecture (ISCA ’12), TEEE
Computer Society, Washington, DC, USA, 297-308. https://doi.org/10.1145/
2366231.2337194

[7] Ravi Bhargava, Benjamin Serebrin, Francesco Spadini, and Srilatha Manne. 2008.
Accelerating Two-dimensional Page Walks for Virtualized Systems. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XIII), ACM, New York, NY,
USA, 26-35. https://doi.org/10.1145/1346281.1346286

[8] Abhishek Bhattacharjee. 2013. Large-reach Memory Management Unit Caches.
In Proceedings of the 46th Annual IEEE/ACM International Symposium on
Microarchitecture (MICRO-46). ACM, New York, NY, USA, 383-394. https:
/doi.org/10.1145/2540708.2540741

[9] Abhishek Bhattacharjee, Daniel Lustig, and Margaret Martonosi. 2011. Shared
Last-level TLBs for Chip Multiprocessors. In Proceedings of the 2011 IEEE 17th
International Symposium on High Performance Computer Architecture (HPCA
’11). IEEE Computer Society, Washington, DC, USA, 62-63. https://doi.org/10.
1109/HPCA.2011.5749717

[10] Guilherme Cox and Abhishek Bhattacharjee. 2017. Efficient Address Translation
for Architectures with Multiple Page Sizes. In Proceedings of the Twenty-Second
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’17). ACM, New York, NY, USA, 435-448.
https://doi.org/10.1145/3037697.3037704

[11] Linux Kemel Documentation. 2016. pagemap, from the userspace perspective.
(28 May 2016). Retrieved April 26, 2017 from https://www.kernel.org/doc/
Documentation/vm/pagemap.txt

[12] Linux Kernel Documentation. 2017. Transparent Hugepage Support. (05 Mar
2017). Retrieved April 26, 2017 from https://www.kernel.org/doc/Documentation/
vim/transhuge.txt

[13] Yu Du, Miao Zhou, Bruce R. Childers, Daniel Mossé, and Rami Melhem. 2015.
Supporting superpages in non-contiguous physical memory. In 2015 [EEE 21st
International Symposium on High Performance Computer Architecture (HPCA
’15), TEEE, 223-234. https://doi.org/10.1109/HPCA.2015.7056035

[14] Subramanya R. Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram,
Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. 2016.
Data Tiering in Heterogeneous Memory Systems. In Proceedings of the Eleventh
European Conference on Computer Systems (EuroSys ’16). ACM, New York, NY,
USA, Article 15, 16 pages. https://doi.org/10.1145/2901318.2901344

[15] Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014.
Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.
In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-47). IEEE Computer Society, Washington, DC, USA,
178-189. https://doi.org/10.1109/MICRO.2014.37

[16] Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. 2016. Agile Paging:
Exceeding the Best of Nested and Shadow Paging. In Proceedings of the 43rd
International Symposium on Computer Architecture (ISCA ’16). TEEE Press,
Piscataway, NJ, USA, 707-718. https://doi.org/10.1109/ISCA.2016.67

[17] Fabien Gaud, Baptiste Lepers, Jeremie Decouchant, Justin Funston, Alexandra
Fedorova, and Vivien Quéma. 2014. Large Pages May Be Harmful on NUMA.
Systems. In Proceedings of the 2014 USENIX Conference on USENIX Annual
Technical Conference (USENIX ATC’ 14). USENIX Association, Berkeley, CA,
USA, 231-242.

[18] Intel Corporation. 2016. Intel® 64 and IA-32 Architectures Optimization Reference
Manual.

[19] Gokul B. Kandiraju and Anand Sivasubramaniam. 2002. Going the Distance for
TLB Prefetching: An Application-driven Study. In Proceedings of the 29th Annual
International Symposium on Computer Architecture (ISCA ’02). TEEE Computer
Society, Washington, DC, USA, 195-206. https://doi.org/10.1109/ISCA.2002.
1003578

[20] Sudarsun Kannan, Ada Gavrilovska, and Karsten Schwan. 2016. pVM: Persistent
Virtual Memory for Efficient Capacity Scaling and Object Storage. In Proceedings
of the Eleventh European Conference on Computer Systems (EuroSys ’16), ACM,
New York, NY, USA, Article 13, 16 pages. https://doi.org/10.1145/2901318.
2901325

[21] Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adridn Cristal, Mark D.
Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman Unsal. 2015. Redundant Memory Mappings for Fast Access to Large
Memories. In Proceedings of the 42Nd Annual International Symposium on
Computer Architecture (ISCA ’15). ACM, New York, NY, USA, 66-78. https:
/doi.org/10.1145/2749469.2749471

[22] Vasileios Karakostas, Jayneel Gandhi, Adrién Cristal, Mark D. Hill, Kathryn S.
McKinley, Mario Nemirovsky, Michael M. Swift, and Osman S. Unsal. 2016.
Energy-efficient address translation. In 2016 IEEE International Symposium on
High Performance Computer Architecture (HPCA ’16). TEEE Press, 631-643.
https://doi.org/10.1109/HPCA.2016.7446100

[23] Gwangsun Kim, John Kim, Jung H. Ahn, and Jaeha Kim. 2013. Memory-centric
system interconnect design with Hybrid Memory Cubes. In Proceedings of the
22nd International Conference on Parallel Architectures and Compilation Techniques. 145-155. https://doi.org/10.1109/PACT.2013.6618812

[24] ‘Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett
Witchel. 2016. Coordinated and Efficient Huge Page Management with Ingens. In
Proceedings of the 12th USENIX Conference on Operating Systems Design and
Implementation (OSDI 16), USENIX Association, Berkeley, CA, USA, 705-721.
[25] Yang Li, Rami Melhem, and Alex K. Jones. 2012. Leveraging Sharing in Second
Level Translation-Lookaside Buffers for Chip Multiprocessors. JEEE Computer
Architecture Letters 11, 2 (2012), 49-52. https://doi.org/10.1109/L-CA.2011.35
[26] Gabriel H. Loh. 2008. 3D-Stacked Memory Architectures for Multi-core Processors. In 2008 International Symposium on Computer Architecture. 453-464.
https://doi.org/10.1109/ISCA.2008.15

[27] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff
Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin:
Building Customized Program Analysis Tools with Dynamic Instrumentation. In
Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language
Design and Implementation (PLDI ’05). ACM, New York, NY, USA, 190-200.
https://doi.org/10.1145/1065010.1065034

[28] Mitesh R. Meswani, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski, and Gabriel H. Loh. 2015. Heterogeneous memory architectures: A
HW/SW approach for mixing die-stacked and off-package memories. In 20/5
IEEE 21st International Symposium on High Performance Computer Architecture
(HPCA ’ 15). 126-136. https://doi.org/10.1109/HPCA.2015.7056027

[29] Juan Navarro, Sitararn Iyer, Peter Druschel, and Alan Cox. 2002. Practical,
Transparent Operating System Support for Superpages. SIGOPS Oper. Syst. Rev.
36, SL, 89-104. https://doi.org/10.1145/844128.844138

[30] Misel M. Papadopoulou, Xin Tong, André Seznec, and Andreas Moshovos. 2015.
Prediction-based superpage-friendly TLB designs. In 20/5 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA ’15).
210-222. https://doi.org/10.1109/HPCA.2015.7056034

[31] Chang Hyun Park, Taekyung Heo, and Jachyuk Huh. 2016. Efficient Synonym
Filtering and Scalable Delayed Translation for Hybrid Virtual Caching. In Proceedings of the 43rd International Symposium on Computer Architecture (ISCA
’16). TEEE Press, Piscataway, NJ, USA, 217-229. https://doi.org/10.1109/ISCA.
2016.28

[32] J. Thomas Pawlowski. 2011. Hybrid memory cube (HMC). In 2011 IEEE Hot
Chips 23 Symposium (HCS). 1-24. https://doi.org/10.1109/HOTCHIPS.2011.
TATTA94

[33] Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014.
Increasing TLB reach by exploiting clustering in page translations. In 2014
IEEE 20th International Symposium on High Performance Computer Architecture
(HPCA ’ 14). 558-567. https://doi.org/10.1109/HPCA.2014.6835964

[34] Binh Pham, Viswanathan Vaidyanathan, Aamer Jaleel, and Abhishek Bhattacharjee. 2012. CoLT: Coalesced Large-Reach TLBs. In Proceedings of
the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-45). IEEE Computer Society, Washington, DC, USA, 258-269.
https://doi.org/10.1109/MICRO.2012.32

[35] Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009.
Scalable High Performance Main Memory System Using Phase-change Memory
Technology. In Proceedings of the 36th Annual International Symposium on
Computer Architecture (ISCA ’09). ACM, New York, NY, USA, 24-33. https:
/doi.org/10.1145/1555754.1555760

[36] Ashley Saulsbury, Fredrik Dahlgren, and Per Stenstrém. 2000. Recency-based
TLB Preloading. In Proceedings of the 27th Annual International Symposium
on Computer Architecture (ISCA ’00). ACM, New York, NY, USA, 117-127.
https://doi.org/10.1145/339647.339666

[37] Shekhar Srikantaiah and Mahmut Kandemir. 2010. Synergistic TLBs for High
Performance Address Translation in Chip Multiprocessors. In 2010 43rd Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO 710). 313—
324. https://doi.org/10.1109/MICRO.2010.26

[38] Madhusudhan Talluri and Mark D. Hill. 1994. Surpassing the TLB Performance
of Superpages with Less Operating System Support. In Proceedings of the Sixth
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS V1). ACM, New York, NY, USA, 171-182.
https://doi.org/10.1145/195473.195531

[39] Hongil Yoon and Gurindar S. Sohi. 2016. Revisiting virtual L1 caches: A practical design using dynamic synonym remapping. In 2016 IEEE International
Symposium on High Performance Computer Architecture (HPCA ’16). 212-224.
https://doi.org/10.1109/HPCA.2016.7446066

[40] Lixin Zhang, Evan Speight, Ram Rajamony, and Jiang Lin. 2010. Enigma:
Architectural and Operating System Support for Reducing the Impact of Address Translation. In Proceedings of the 24th ACM International Conference
on Supercomputing (ICS 10). ACM, New York, NY, USA, 159-168. https:
/doi.org/10.1145/18 10085.1810109