Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Nov 22 17:14:53 2019
| Host         : DESKTOP-404 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.913        0.000                      0                 6355        0.055        0.000                      0                 6355        2.000        0.000                       0                  3189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 5.000}        10.000          100.000         
sys_clk_0             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.833}       41.667          24.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                  2.913        0.000                      0                 3342        0.055        0.000                      0                 3342        4.020        0.000                       0                  2003  
sys_clk_0                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.048        0.000                      0                 3013        0.125        0.000                      0                 3013       19.853        0.000                       0                  1182  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.807ns (42.206%)  route 3.844ns (57.794%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.842 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.667     9.509    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.328     9.837 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.837    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.764ns (42.286%)  route 3.772ns (57.714%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.821 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.595     9.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.722 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.722    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.031    12.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.692ns (40.907%)  route 3.889ns (59.093%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.730 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.712     9.442    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.325     9.767 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.767    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.712ns (41.795%)  route 3.777ns (58.205%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.747 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.600     9.347    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.328     9.675 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.679ns (41.595%)  route 3.762ns (58.405%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.707 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.585     9.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.335     9.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.627    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 2.663ns (41.684%)  route 3.726ns (58.316%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.728 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.548     9.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.298     9.575 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.575    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.427ns (38.508%)  route 3.876ns (61.492%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.484 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.698     9.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.489 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.489    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.031    12.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 2.363ns (38.199%)  route 3.823ns (61.801%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.424 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.646     9.070    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X31Y95         LUT3 (Prop_lut3_I0_O)        0.302     9.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 2.552ns (41.541%)  route 3.591ns (58.459%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.616 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.414     9.030    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.299     9.329 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.032    12.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.567ns (41.658%)  route 3.595ns (58.342%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.070     4.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y104        LUT2 (Prop_lut2_I0_O)        0.321     5.055 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.985     6.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.354     6.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.122     7.516    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.418     9.051    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.297     9.348 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.075    12.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  3.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.809%)  route 0.229ns (55.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.550     0.886    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y89         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[19]/Q
                         net (fo=1, routed)           0.229     1.256    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[19]
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.301 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[19]
    SLICE_X47Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.460%)  route 0.354ns (65.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.354     1.407    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/si_rs_bready
    SLICE_X30Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.452 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.452    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.121     1.383    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.114%)  route 0.245ns (56.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.542     0.878    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y77         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/Q
                         net (fo=1, routed)           0.245     1.264    design_1_i/axi_gpio_2/U0/gpio_core_1/gpio_Data_In[21]
    SLICE_X44Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_In[21]
    SLICE_X44Y81         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.815     1.181    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[29]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.092     1.238    design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.719%)  route 0.249ns (57.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.548     0.884    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y84         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[9]/Q
                         net (fo=1, routed)           0.249     1.274    design_1_i/axi_gpio_2/U0/gpio_core_1/gpio2_Data_In[9]
    SLICE_X49Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.319 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3[17]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg2_In[9]
    SLICE_X49Y85         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.819     1.185    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[17]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.686%)  route 0.239ns (53.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.550     0.886    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/Q
                         net (fo=1, routed)           0.239     1.288    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[22]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.333 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[22]
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[30]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.336%)  route 0.242ns (53.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.542     0.878    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y78         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_In_reg[16]/Q
                         net (fo=1, routed)           0.242     1.284    design_1_i/axi_gpio_2/U0/gpio_core_1/gpio_Data_In[16]
    SLICE_X48Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.329 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_In[16]
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.816     1.182    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[24]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.092     1.239    design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.304%)  route 0.242ns (53.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.547     0.883    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_In_reg[14]/Q
                         net (fo=1, routed)           0.242     1.289    design_1_i/axi_gpio_2/U0/gpio_core_1/gpio2_Data_In[14]
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.334 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3[22]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg2_In[14]
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.818     1.184    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.092     1.241    design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.060%)  route 0.278ns (59.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.551     0.887    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/Q
                         net (fo=1, routed)           0.278     1.306    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[9]
    SLICE_X44Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[9]
    SLICE_X44Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[17]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.550     0.886    design_1_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y82         FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[20].reg1_reg[28]/Q
                         net (fo=1, routed)           0.054     1.081    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X46Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.126 r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.126    design_1_i/axi_gpio_2/U0/ip2bus_data[28]
    SLICE_X46Y82         FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.816     1.182    design_1_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.283     0.899    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.121     1.020    design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.780%)  route 0.258ns (55.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.551     0.887    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[15]/Q
                         net (fo=1, routed)           0.258     1.308    design_1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[15]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.353 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2003, routed)        0.823     1.189    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[23]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[15].reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_0
  To Clock:  sys_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk_0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.048ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.730ns (22.513%)  route 2.513ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 39.630 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.842    -2.382    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X39Y110        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.456    -1.926 f  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[2]/Q
                         net (fo=6, routed)           1.079    -0.847    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[2]
    SLICE_X38Y110        LUT6 (Prop_lut6_I3_O)        0.124    -0.723 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_max_i_2/O
                         net (fo=1, routed)           1.100     0.377    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_reg_0
    SLICE_X38Y110        LUT4 (Prop_lut4_I0_O)        0.150     0.527 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_i_1/O
                         net (fo=1, routed)           0.333     0.860    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int_n_23
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.650    39.630    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X38Y111        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/C
                         clock pessimism             -0.372    39.258    
                         clock uncertainty           -0.115    39.143    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)       -0.235    38.908    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 38.048    

Slack (MET) :             38.117ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.925ns (29.745%)  route 2.185ns (70.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 39.509 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.698    -2.526    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X58Y78         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.478    -2.048 f  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[3]/Q
                         net (fo=5, routed)           0.985    -1.063    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[3]
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.295    -0.768 r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_max_i_2/O
                         net (fo=1, routed)           0.854     0.086    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_reg_0
    SLICE_X59Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.238 r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_i_1/O
                         net (fo=1, routed)           0.345     0.583    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int_n_23
    SLICE_X60Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.529    39.509    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X60Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/C
                         clock pessimism             -0.423    39.085    
                         clock uncertainty           -0.115    38.970    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.269    38.701    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                 38.117    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.774ns (28.652%)  route 1.927ns (71.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 39.506 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.528ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.696    -2.528    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X62Y73         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.478    -2.050 r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[4]/Q
                         net (fo=11, routed)          1.359    -0.692    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[4]_0
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.296    -0.396 r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt[5]_i_1/O
                         net (fo=1, routed)           0.569     0.173    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int_n_21
    SLICE_X59Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.526    39.506    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X59Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/C
                         clock pessimism             -0.423    39.082    
                         clock uncertainty           -0.115    38.967    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    38.538    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.373ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.773ns (23.605%)  route 2.502ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 39.582 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.700    -2.524    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X58Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.478    -2.046 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/Q
                         net (fo=21, routed)          2.502     0.455    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/p_1_in__1[2]
    SLICE_X94Y84         LUT3 (Prop_lut3_I1_O)        0.295     0.750 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[18]_i_1/O
                         net (fo=1, routed)           0.000     0.750    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[18]_i_1_n_0
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.602    39.582    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/C
                         clock pessimism             -0.423    39.158    
                         clock uncertainty           -0.115    39.043    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)        0.081    39.124    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 38.373    

Slack (MET) :             38.382ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.801ns (24.252%)  route 2.502ns (75.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 39.582 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.700    -2.524    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X58Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.478    -2.046 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/Q
                         net (fo=21, routed)          2.502     0.455    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/p_1_in__1[2]
    SLICE_X94Y84         LUT3 (Prop_lut3_I1_O)        0.323     0.778 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[19]_i_1/O
                         net (fo=1, routed)           0.000     0.778    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[19]_i_1_n_0
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.602    39.582    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/C
                         clock pessimism             -0.423    39.158    
                         clock uncertainty           -0.115    39.043    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)        0.118    39.161    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]
  -------------------------------------------------------------------
                         required time                         39.161    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 38.382    

Slack (MET) :             38.389ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.704ns (22.876%)  route 2.373ns (77.124%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 39.447 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.586ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.638    -2.586    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X45Y79         FDSE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDSE (Prop_fdse_C_Q)         0.456    -2.130 f  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[1]/Q
                         net (fo=7, routed)           1.229    -0.901    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    -0.777 r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_max_i_2/O
                         net (fo=1, routed)           0.821     0.044    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_reg_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.168 r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_max_i_1/O
                         net (fo=1, routed)           0.323     0.491    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/int_n_23
    SLICE_X47Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.467    39.447    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg/C
                         clock pessimism             -0.389    39.057    
                         clock uncertainty           -0.115    38.942    
    SLICE_X47Y79         FDRE (Setup_fdre_C_D)       -0.062    38.880    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/rate_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 38.389    

Slack (MET) :             38.453ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.419ns (15.067%)  route 2.362ns (84.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 39.665 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.515ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.709    -2.515    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/aclk
    SLICE_X83Y69         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_fdre_C_Q)         0.419    -2.096 r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[1]/Q
                         net (fo=47, routed)          2.362     0.266    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/C[1]
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.685    39.665    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.423    39.242    
                         clock uncertainty           -0.115    39.126    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -0.408    38.718    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                 38.453    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.478ns (19.264%)  route 2.003ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 39.670 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.712    -2.512    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/aclk
    SLICE_X66Y88         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478    -2.034 r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/Q
                         net (fo=42, routed)          2.003    -0.031    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/WE
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.690    39.670    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X3Y34          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.423    39.247    
                         clock uncertainty           -0.115    39.131    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.674    38.457    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.773ns (24.748%)  route 2.350ns (75.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 39.580 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.700    -2.524    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X58Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.478    -2.046 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/Q
                         net (fo=21, routed)          2.350     0.304    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/p_1_in__1[2]
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.295     0.599 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[8]_i_1/O
                         net (fo=1, routed)           0.000     0.599    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[8]_i_1_n_0
    SLICE_X94Y82         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.600    39.580    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X94Y82         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]/C
                         clock pessimism             -0.423    39.156    
                         clock uncertainty           -0.115    39.041    
    SLICE_X94Y82         FDRE (Setup_fdre_C_D)        0.081    39.122    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[8]
  -------------------------------------------------------------------
                         required time                         39.122    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.532ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.801ns (25.417%)  route 2.350ns (74.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 39.580 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.700    -2.524    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/aclk
    SLICE_X58Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.478    -2.046 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[1]/Q
                         net (fo=21, routed)          2.350     0.304    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/p_1_in__1[2]
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.323     0.627 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[9]_i_1/O
                         net (fo=1, routed)           0.000     0.627    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[9]_i_1_n_0
    SLICE_X94Y82         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    43.047 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.228    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    35.882 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    37.889    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    37.980 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.600    39.580    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X94Y82         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/C
                         clock pessimism             -0.423    39.156    
                         clock uncertainty           -0.115    39.041    
    SLICE_X94Y82         FDRE (Setup_fdre_C_D)        0.118    39.159    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]
  -------------------------------------------------------------------
                         required time                         39.159    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 38.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.878%)  route 0.222ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.639    -0.540    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[4]/Q
                         net (fo=1, routed)           0.222    -0.177    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/OPMODE[0]
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.002    -0.217    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.198    -0.416    
    DSP48_X2Y40          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[4])
                                                      0.113    -0.303    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.550    -0.629    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X35Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.421    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/data_in[0]
    SLICE_X35Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.815    -0.404    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/aclk
    SLICE_X35Y80         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]/C
                         clock pessimism             -0.226    -0.629    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.075    -0.554    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.602    -0.577    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/aclk
    SLICE_X93Y86         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.345    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly_n_14
    SLICE_X92Y86         LUT3 (Prop_lut3_I0_O)        0.048    -0.297 r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[5]_i_1_n_0
    SLICE_X92Y86         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.871    -0.348    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X92Y86         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[5]/C
                         clock pessimism             -0.217    -0.564    
    SLICE_X92Y86         FDRE (Hold_fdre_C_D)         0.131    -0.433    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_px_cnt_max_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.547    -0.632    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_px_cnt_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_px_cnt_max_reg/Q
                         net (fo=1, routed)           0.087    -0.404    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_px_cnt_max_reg_n_0
    SLICE_X46Y79         LUT3 (Prop_lut3_I1_O)        0.045    -0.359 r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.813    -0.406    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X46Y79         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_reg/C
                         clock pessimism             -0.214    -0.619    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.120    -0.499    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/comb_enable_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.636    -0.543    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X39Y110        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[4]/Q
                         net (fo=4, routed)           0.089    -0.314    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[4]
    SLICE_X38Y110        LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/plusOp__0[5]
    SLICE_X38Y110        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.908    -0.311    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X38Y110        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.121    -0.409    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/rate_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.603    -0.576    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/aclk
    SLICE_X95Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.344    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly_n_1
    SLICE_X94Y84         LUT3 (Prop_lut3_I0_O)        0.045    -0.299 r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[18]_i_1_n_0
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.871    -0.348    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X94Y84         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X94Y84         FDRE (Hold_fdre_C_D)         0.121    -0.442    design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[18]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.546    -0.633    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X43Y77         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[4]/Q
                         net (fo=5, routed)           0.090    -0.402    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[4]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.045    -0.357 r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/plusOp__1[5]
    SLICE_X42Y77         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.811    -0.408    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X42Y77         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[5]/C
                         clock pessimism             -0.213    -0.620    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.500    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/op_rate_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.027%)  route 0.211ns (59.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.638    -0.541    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X37Y106        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.189    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/D_OUT1_out[7]
    DSP48_X2Y42          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.001    -0.218    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X2Y42          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.198    -0.417    
    DSP48_X2Y42          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.335    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.637    -0.542    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X37Y108        FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.212    -0.189    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/D_OUT1_out[14]
    DSP48_X2Y42          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        1.001    -0.218    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X2Y42          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.198    -0.417    
    DSP48_X2Y42          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082    -0.335    design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.546    -0.633    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X35Y76         FDRE                                         r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.190    -0.303    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/D_OUT1_out[6]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/top_0/inst/instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/top_0/inst/instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/top_0/inst/instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/O
                         net (fo=1180, routed)        0.900    -0.319    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/aclk
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
                         clock pessimism             -0.212    -0.531    
    DSP48_X2Y30          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082    -0.449    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  design_1_i/top_0/inst/instance_name/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X2Y32     design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X2Y29     design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X3Y36     design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X2Y42     design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X3Y27     design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X3Y31     design_1_i/top_0/inst/ReadMic/your_instance_name6/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X2Y30     design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X3Y34     design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         41.667      39.513     DSP48_X2Y40     design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X92Y67    design_1_i/top_0/inst/ReadMic/your_instance_name5/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y75    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y75    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][17]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y75    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X54Y89    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X54Y89    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y79    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y80    design_1_i/top_0/inst/ReadMic/your_instance_name1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y72    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y74    design_1_i/top_0/inst/ReadMic/your_instance_name2/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X92Y88    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X92Y89    design_1_i/top_0/inst/ReadMic/your_instance_name3/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y104   design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.833      19.853     SLICE_X36Y106   design_1_i/top_0/inst/ReadMic/your_instance_name4/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  design_1_i/top_0/inst/instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  design_1_i/top_0/inst/instance_name/inst/plle2_adv_inst/CLKFBOUT



