{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669300838601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669300838601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 20:10:38 2022 " "Processing started: Thu Nov 24 20:10:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669300838601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300838601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300838601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669300839093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669300839093 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" signextend.vhdl(6) " "VHDL syntax error at signextend.vhdl(6) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "se6 signextend.vhdl(33) " "VHDL syntax error at signextend.vhdl(33): name used in construct must match previously specified name \"se6\"" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 33 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "se6 signextend.vhdl(4) " "Ignored construct se6 at signextend.vhdl(4) due to previous errors" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file signextend.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement priorityencoder.vhdl(11) " "VHDL syntax error at priorityencoder.vhdl(11) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(11) " "VHDL syntax error at priorityencoder.vhdl(11) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(15) " "VHDL syntax error at priorityencoder.vhdl(15) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(17) " "VHDL syntax error at priorityencoder.vhdl(17) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(21) " "VHDL syntax error at priorityencoder.vhdl(21) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(23) " "VHDL syntax error at priorityencoder.vhdl(23) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(27) " "VHDL syntax error at priorityencoder.vhdl(27) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(29) " "VHDL syntax error at priorityencoder.vhdl(29) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(33) " "VHDL syntax error at priorityencoder.vhdl(33) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(35) " "VHDL syntax error at priorityencoder.vhdl(35) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(39) " "VHDL syntax error at priorityencoder.vhdl(39) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(41) " "VHDL syntax error at priorityencoder.vhdl(41) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(45) " "VHDL syntax error at priorityencoder.vhdl(45) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(47) " "VHDL syntax error at priorityencoder.vhdl(47) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(51) " "VHDL syntax error at priorityencoder.vhdl(51) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" priorityencoder.vhdl(53) " "VHDL syntax error at priorityencoder.vhdl(53) near text \"then\";  expecting \"<=\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" priorityencoder.vhdl(57) " "VHDL syntax error at priorityencoder.vhdl(57) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file priorityencoder.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ALU.vhd(12) " "VHDL syntax error at ALU.vhd(12) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ALU.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" ALU.vhd(20) " "VHDL syntax error at ALU.vhd(20) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ALU.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\" ALU.vhd(22) " "VHDL syntax error at ALU.vhd(22) near text \"process\";  expecting an identifier (\"process\" is a reserved keyword), or a string literal, or \"buffer\", or \"in\", or \"inout\", or \"linkage\", or \"out\"" {  } { { "ALU.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" ALU.vhd(22) " "VHDL syntax error at ALU.vhd(22) near text \")\";  expecting \":\", or \",\"" {  } { { "ALU.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "State_Transition.vhd " "Can't analyze file -- file State_Transition.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669300849490 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Multiplexers.vhdl(5) " "VHDL syntax error at Multiplexers.vhdl(5) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Multiplexers.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/Multiplexers.vhdl" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file multiplexers.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849498 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 25 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 25 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669300849604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 20:10:49 2022 " "Processing ended: Thu Nov 24 20:10:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669300849604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669300849604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669300849604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669300849604 ""}
