INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/ip/mips_bram/sim/mips_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_mips_reset_gen_0/sim/sim_mips_reset_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mips_reset_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_xbar_1/sim/sim_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_xbar_0/sim/sim_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_auto_pc_0/sim/sim_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/hdl/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1R6WPDP
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HED6HO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1R0U4D5
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_H8XEK8
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_10LEW52
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_QC205Z
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_10HHV4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1YHMF0Q
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_9VN0UN
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_17XDC5D
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_ISZ0P0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_162PUZQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_KPZO07
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-311] analyzing module sim_axi4_gpio_ic_0
INFO: [VRFC 10-311] analyzing module sim_mips_axi_ic_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/ip_catalog/mips_core/mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-1315] redeclaration of ansi port Result is not allowed [/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/ip_catalog/mips_core/mips_cpu.v:972]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/hdl/mips_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/imports/hdl/sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/hdl/mips_cpu_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/testbench/mips_cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/sources/testbench/uart_recv_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_recv_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/ip/axi_bram_if/sim/axi_bram_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_bram_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_uart_0/sim/sim_axi_uart_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_uart_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_0_0/sim/sim_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_1_0/sim/sim_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_2_0/sim/sim_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_3_0/sim/sim_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_4_0/sim/sim_axi_gpio_4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_5_0/sim/sim_axi_gpio_5_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_5_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_6_0/sim/sim_axi_gpio_6_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_7_0/sim/sim_axi_gpio_7_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_7_0
