Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 10 20:08:44 2019
| Host         : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            9 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              38 |            9 |
| No           | Yes                   | No                     |              46 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              84 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------+-------------------+------------------+----------------+
|    Clock Signal   |        Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------------+-------------------+------------------+----------------+
|  U1/inst/clk_out1 |                            |                   |                1 |              2 |
|  Q_BUFG           | U4/reg_file                | rst_IBUF          |                2 |              8 |
|  Q_BUFG           | U4/E[0]                    | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | U4/reg_file_reg[6][3]_0[0] | rst_IBUF          |                2 |              8 |
|  Q_BUFG           | U4/reg_file_reg[5][3]_0[0] | rst_IBUF          |                3 |              8 |
|  Q_BUFG           | U4/reg_file_reg[0][3]_0[0] | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | U4/reg_file_reg[4][3]_0[0] | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | U4/reg_file_reg[3][3]_0[0] | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | U4/reg_file_reg[1][3]_0[0] | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | count[3]_i_1_n_0           | rst_IBUF          |                1 |              8 |
|  Q_BUFG           | head                       | rst_IBUF          |                2 |             12 |
|  Q_BUFG           |                            | rst_IBUF          |                9 |             38 |
|  U1/inst/clk_out1 |                            | U2/cnt[0]_i_1_n_0 |                6 |             46 |
+-------------------+----------------------------+-------------------+------------------+----------------+


