#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  4 11:49:33 2022
# Process ID: 61834
# Current directory: /home/users/komal.inayat/Downloads/nfhc/project_1/project_1.runs/synth_1
# Command line: vivado -log sha1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha1.tcl
# Log file: /home/users/komal.inayat/Downloads/nfhc/project_1/project_1.runs/synth_1/sha1.vds
# Journal file: /home/users/komal.inayat/Downloads/nfhc/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sha1.tcl -notrace
Command: synth_design -top sha1 -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62715 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.582 ; gain = 86.848 ; free physical = 396547 ; free virtual = 460958
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sha1' [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/sha1.vhdl:113]
INFO: [Synth 8-3491] module 'c4b' declared at '/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c4b.vhdl:30' bound to instance 'ct2' of component 'c4b' [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/sha1.vhdl:172]
INFO: [Synth 8-638] synthesizing module 'c4b' [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c4b.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'c4b' (1#1) [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c4b.vhdl:38]
INFO: [Synth 8-3491] module 'c6b' declared at '/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c6b.vhdl:30' bound to instance 'ct3' of component 'c6b' [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/sha1.vhdl:178]
INFO: [Synth 8-638] synthesizing module 'c6b' [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c6b.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'c6b' (2#1) [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/c6b.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'sha1' (3#1) [/home/users/komal.inayat/Downloads/nfhc/trunk/sha1/sha1.vhdl:113]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.215 ; gain = 131.480 ; free physical = 396609 ; free virtual = 461031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.215 ; gain = 131.480 ; free physical = 396657 ; free virtual = 461080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.215 ; gain = 139.480 ; free physical = 396652 ; free virtual = 461074
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.230 ; gain = 155.496 ; free physical = 396683 ; free virtual = 461109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module c4b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module c6b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      6 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'w0_reg[31]' (FDR) to 'w_reg[31]'
INFO: [Synth 8-3886] merging instance 'w0_reg[0]' (FDR) to 'w_reg[0]'
INFO: [Synth 8-3886] merging instance 'w0_reg[1]' (FDR) to 'w_reg[1]'
INFO: [Synth 8-3886] merging instance 'w0_reg[2]' (FDR) to 'w_reg[2]'
INFO: [Synth 8-3886] merging instance 'w0_reg[3]' (FDR) to 'w_reg[3]'
INFO: [Synth 8-3886] merging instance 'w0_reg[4]' (FDR) to 'w_reg[4]'
INFO: [Synth 8-3886] merging instance 'w0_reg[5]' (FDR) to 'w_reg[5]'
INFO: [Synth 8-3886] merging instance 'w0_reg[6]' (FDR) to 'w_reg[6]'
INFO: [Synth 8-3886] merging instance 'w0_reg[7]' (FDR) to 'w_reg[7]'
INFO: [Synth 8-3886] merging instance 'w0_reg[8]' (FDR) to 'w_reg[8]'
INFO: [Synth 8-3886] merging instance 'w0_reg[9]' (FDR) to 'w_reg[9]'
INFO: [Synth 8-3886] merging instance 'w0_reg[10]' (FDR) to 'w_reg[10]'
INFO: [Synth 8-3886] merging instance 'w0_reg[11]' (FDR) to 'w_reg[11]'
INFO: [Synth 8-3886] merging instance 'w0_reg[12]' (FDR) to 'w_reg[12]'
INFO: [Synth 8-3886] merging instance 'w0_reg[13]' (FDR) to 'w_reg[13]'
INFO: [Synth 8-3886] merging instance 'w0_reg[14]' (FDR) to 'w_reg[14]'
INFO: [Synth 8-3886] merging instance 'w0_reg[15]' (FDR) to 'w_reg[15]'
INFO: [Synth 8-3886] merging instance 'w0_reg[16]' (FDR) to 'w_reg[16]'
INFO: [Synth 8-3886] merging instance 'w0_reg[17]' (FDR) to 'w_reg[17]'
INFO: [Synth 8-3886] merging instance 'w0_reg[18]' (FDR) to 'w_reg[18]'
INFO: [Synth 8-3886] merging instance 'w0_reg[19]' (FDR) to 'w_reg[19]'
INFO: [Synth 8-3886] merging instance 'w0_reg[20]' (FDR) to 'w_reg[20]'
INFO: [Synth 8-3886] merging instance 'w0_reg[21]' (FDR) to 'w_reg[21]'
INFO: [Synth 8-3886] merging instance 'w0_reg[22]' (FDR) to 'w_reg[22]'
INFO: [Synth 8-3886] merging instance 'w0_reg[23]' (FDR) to 'w_reg[23]'
INFO: [Synth 8-3886] merging instance 'w0_reg[24]' (FDR) to 'w_reg[24]'
INFO: [Synth 8-3886] merging instance 'w0_reg[25]' (FDR) to 'w_reg[25]'
INFO: [Synth 8-3886] merging instance 'w0_reg[26]' (FDR) to 'w_reg[26]'
INFO: [Synth 8-3886] merging instance 'w0_reg[27]' (FDR) to 'w_reg[27]'
INFO: [Synth 8-3886] merging instance 'w0_reg[28]' (FDR) to 'w_reg[28]'
INFO: [Synth 8-3886] merging instance 'w0_reg[29]' (FDR) to 'w_reg[29]'
INFO: [Synth 8-3886] merging instance 'w0_reg[30]' (FDR) to 'w_reg[30]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 396313 ; free virtual = 460743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 396240 ; free virtual = 460671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 396131 ; free virtual = 460560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395963 ; free virtual = 460395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395964 ; free virtual = 460395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395959 ; free virtual = 460390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395957 ; free virtual = 460389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395964 ; free virtual = 460396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395964 ; free virtual = 460396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sha1        | w0_reg[447] | 6      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|sha1        | w0_reg[255] | 5      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    56|
|3     |LUT1   |     3|
|4     |LUT2   |   232|
|5     |LUT3   |   203|
|6     |LUT4   |    57|
|7     |LUT5   |    52|
|8     |LUT6   |   108|
|9     |SRL16E |    64|
|10    |FDRE   |   580|
|11    |FDSE   |    80|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1505|
|2     |  ct2    |c4b    |    74|
|3     |  ct3    |c6b    |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395962 ; free virtual = 460394
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395961 ; free virtual = 460393
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1645.367 ; gain = 312.633 ; free physical = 395960 ; free virtual = 460393
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sha1' is not ideal for floorplanning, since the cellview 'sha1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1754.391 ; gain = 434.262 ; free physical = 395814 ; free virtual = 460234
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/nfhc/project_1/project_1.runs/synth_1/sha1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sha1_utilization_synth.rpt -pb sha1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1778.406 ; gain = 0.000 ; free physical = 395678 ; free virtual = 460096
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 11:50:55 2022...
