(L1)_Bytes_ld+st_/_cycle_max
(L1)_Bytes_ld+st_/_cycle_min
(L1)_Bytes_loaded_/_cycle_max
(L1)_Bytes_loaded_/_cycle_min
(L1)_Bytes_prefetched_/_cycle_max
(L1)_Bytes_prefetched_/_cycle_min
(L1)_Bytes_stored_/_cycle_max
(L1)_Bytes_stored_/_cycle_min
(L1)_FLOP/cycle_max
(L1)_FLOP/cycle_min
(L1)_IPC_max
(L1)_IPC_min
(L1)_Nb_cycles_if_clean_max
(L1)_Nb_cycles_if_clean_min
(L1)_Nb_cycles_if_FP_arith_vectorized_max
(L1)_Nb_cycles_if_FP_arith_vectorized_min
(L1)_Nb_cycles_if_fully_vectorized_max
(L1)_Nb_cycles_if_fully_vectorized_min
(L1)_Nb_cycles_if_nomem_vectorized_max
(L1)_Nb_cycles_if_nomem_vectorized_min
(L1)_Nb_cycles_if_only_FP_arith_max
(L1)_Nb_cycles_if_only_FP_arith_min
(L1)_Nb_cycles_if_only_FP_max
(L1)_Nb_cycles_if_only_FP_min
(L1)_Nb_cycles_max
(L1)_Nb_cycles_min
(L1)_Scalar_IOP/cycle_max
(L1)_Scalar_IOP/cycle_min
(L1)_SIMD_IOP/cycle_max
(L1)_SIMD_IOP/cycle_min
Arith._intensity_(FLOP_/_ld+st_bytes)
Arith._intensity_extra_info
Bytes_GP_addr_read
Bytes_GP_addr_write
Bytes_GP_data_read
Bytes_GP_data_write
Bytes_loaded
Bytes_loaded_or_stored
Bytes_prefetched
Bytes_SIMD_read
Bytes_SIMD_write
Bytes_stored
Bytes_wasted
Bytes_prefetched_if_fully_vectorized
Bytes_loaded_if_fully_vectorized
Bytes_stored_if_fully_vectorized
Bytes_prefetched_if_nomem_vectorized
Bytes_loaded_if_nomem_vectorized
Bytes_stored_if_nomem_vectorized
Bytes_prefetched_if_FP_arith_vectorized
Bytes_loaded_if_FP_arith_vectorized
Bytes_stored_if_FP_arith_vectorized
decode_(cycles)
Dispatch_(cycles)
Fit_in_cache
Front_end_(cycles)
instr._fetch_(cycles)
instr._queue_(cycles)
Is_main/unrolled
Macro_fusion
Nb_128_bits_loads
Nb_128_bits_stores
Nb_16_bits_loads
Nb_16_bits_stores
Nb_256_bits_loads
Nb_256_bits_stores
Nb_32_bits_loads
Nb_32_bits_stores
Nb_512_bits_loads
Nb_512_bits_stores
Nb_64_bits_loads
Nb_64_bits_stores
Nb_8_bits_loads
Nb_8_bits_stores
Nb_cycles_P0
Nb_cycles_P1
Nb_cycles_P2
Nb_cycles_P3
Nb_cycles_P4
Nb_cycles_P5
Nb_cycles_P6
Nb_cycles_P7
Nb_FLOP
Nb_FLOP_add_sub
Nb_FLOP_div
Nb_FLOP_fma
Nb_FLOP_mul
Nb_FLOP_other
Nb_FLOP_rcp
Nb_FLOP_rsqrt
Nb_FLOP_sqrt
Nb_FP_insn_ADD_SUBPD_XMM
Nb_FP_insn_ADD_SUBPD_YMM
Nb_FP_insn_ADD_SUBPD_ZMM
Nb_FP_insn_ADD_SUBPS_XMM
Nb_FP_insn_ADD_SUBPS_YMM
Nb_FP_insn_ADD_SUBPS_ZMM
Nb_FP_insn_ADD_SUBSD
Nb_FP_insn_ADD_SUBSS
Nb_FP_insn_DIVPD_XMM
Nb_FP_insn_DIVPD_YMM
Nb_FP_insn_DIVPD_ZMM
Nb_FP_insn_DIVPS_XMM
Nb_FP_insn_DIVPS_YMM
Nb_FP_insn_DIVPS_ZMM
Nb_FP_insn_DIVSD
Nb_FP_insn_DIVSS
Nb_FP_insn_FMAPD_XMM
Nb_FP_insn_FMAPD_YMM
Nb_FP_insn_FMAPD_ZMM
Nb_FP_insn_FMAPS_XMM
Nb_FP_insn_FMAPS_YMM
Nb_FP_insn_FMAPS_ZMM
Nb_FP_insn_FMASD
Nb_FP_insn_FMASS
Nb_FP_insn_MULPD_XMM
Nb_FP_insn_MULPD_YMM
Nb_FP_insn_MULPD_ZMM
Nb_FP_insn_MULPS_XMM
Nb_FP_insn_MULPS_YMM
Nb_FP_insn_MULPS_ZMM
Nb_FP_insn_MULSD
Nb_FP_insn_MULSS
Nb_FP_insn_PD_XMM
Nb_FP_insn_PD_YMM
Nb_FP_insn_PD_ZMM
Nb_FP_insn_PS_XMM
Nb_FP_insn_PS_YMM
Nb_FP_insn_PS_ZMM
Nb_FP_insn_RCPPD_XMM
Nb_FP_insn_RCPPD_YMM
Nb_FP_insn_RCPPD_ZMM
Nb_FP_insn_RCPPS_XMM
Nb_FP_insn_RCPPS_YMM
Nb_FP_insn_RCPPS_ZMM
Nb_FP_insn_RCPSD
Nb_FP_insn_RCPSS
Nb_FP_insn_RSQRTPD_XMM
Nb_FP_insn_RSQRTPD_YMM
Nb_FP_insn_RSQRTPD_ZMM
Nb_FP_insn_RSQRTPS_XMM
Nb_FP_insn_RSQRTPS_YMM
Nb_FP_insn_RSQRTPS_ZMM
Nb_FP_insn_RSQRTSD
Nb_FP_insn_RSQRTSS
Nb_FP_insn_SD
Nb_FP_insn_SQRTPD_XMM
Nb_FP_insn_SQRTPD_YMM
Nb_FP_insn_SQRTPD_ZMM
Nb_FP_insn_SQRTPS_XMM
Nb_FP_insn_SQRTPS_YMM
Nb_FP_insn_SQRTPS_ZMM
Nb_FP_insn_SQRTSD
Nb_FP_insn_SQRTSS
Nb_FP_insn_SS
Nb_impl_loads
Nb_insn_PD_XMM
Nb_insn_PD_YMM
Nb_insn_PD_ZMM
Nb_insn_PD2PS_XMM
Nb_insn_PD2PS_YMM
Nb_insn_PD2PS_ZMM
Nb_insn_PS_XMM
Nb_insn_PS_YMM
Nb_insn_PS_ZMM
Nb_insn_PS2PD_XMM
Nb_insn_PS2PD_YMM
Nb_insn_PS2PD_ZMM
Nb_insn_SD
Nb_insn_SD2SS
Nb_insn_SS
Nb_insn_SS2SD
Nb_instr.
Nb_IOP
Nb_IOP_add_sub
Nb_IOP_fma
Nb_IOP_mul
Nb_scalar_IOP
Nb_SIMD_IOP
Nb_loop_control_insns
Nb_MOVH/LPS/D_loads
Nb_MOVH/LPS/D_stores
Nb_paths
Nb_pure_loads
Nb_scalar_INT_arith_insn_ADD_SUB
Nb_scalar_INT_arith_insn_CMP
Nb_scalar_INT_arith_insn_MUL
Nb_scalar_INT_arith_insn_OTHER
Nb_scalar_INT_logic_insn_AND
Nb_scalar_INT_logic_insn_OR
Nb_scalar_INT_logic_insn_SHIFT
Nb_scalar_INT_logic_insn_XOR
Nb_scalar_IOP_add_sub
Nb_scalar_IOP_cmp
Nb_scalar_IOP_div
Nb_scalar_IOP_mul
Nb_INT_other_insns
Nb_INT_arith_insn_ADD_SUB_XMM
Nb_INT_arith_insn_ADD_SUB_YMM
Nb_INT_arith_insn_ADD_SUB_ZMM
Nb_INT_arith_insn_CMP_XMM
Nb_INT_arith_insn_CMP_YMM
Nb_INT_arith_insn_CMP_ZMM
Nb_INT_arith_insn_FMA_XMM
Nb_INT_arith_insn_FMA_YMM
Nb_INT_arith_insn_FMA_ZMM
Nb_INT_arith_insn_MUL_XMM
Nb_INT_arith_insn_MUL_YMM
Nb_INT_arith_insn_MUL_ZMM
Nb_INT_arith_insn_OTHER_XMM
Nb_INT_arith_insn_OTHER_YMM
Nb_INT_arith_insn_OTHER_ZMM
Nb_INT_arith_insn_SAD_XMM
Nb_INT_arith_insn_SAD_YMM
Nb_INT_arith_insn_SAD_ZMM
Nb_INT_logic_insn_AND_XMM
Nb_INT_logic_insn_AND_YMM
Nb_INT_logic_insn_AND_ZMM
Nb_INT_logic_insn_ANDN_XMM
Nb_INT_logic_insn_ANDN_YMM
Nb_INT_logic_insn_ANDN_ZMM
Nb_INT_logic_insn_OR_XMM
Nb_INT_logic_insn_OR_YMM
Nb_INT_logic_insn_OR_ZMM
Nb_INT_logic_insn_SHIFT_XMM
Nb_INT_logic_insn_SHIFT_YMM
Nb_INT_logic_insn_SHIFT_ZMM
Nb_INT_logic_insn_TEST_XMM
Nb_INT_logic_insn_TEST_YMM
Nb_INT_logic_insn_TEST_ZMM
Nb_INT_logic_insn_XOR_XMM
Nb_INT_logic_insn_XOR_YMM
Nb_INT_logic_insn_XOR_ZMM
Nb_INT_other_insn_XMM
Nb_INT_other_insn_YMM
Nb_INT_other_insn_ZMM
Nb_SIMD_IOP_add_sub
Nb_SIMD_IOP_cmp
Nb_SIMD_IOP_fma
Nb_SIMD_IOP_mul
Nb_stack_ref.
Nb_stores
Nb_uops
Nb_uops_P0
Nb_uops_P1
Nb_uops_P2
Nb_uops_P3
Nb_uops_P4
Nb_uops_P5
Nb_uops_P6
Nb_uops_P7
Nb_used_MMX_reg.
Nb_used_x86_reg.
Nb_used_XMM_reg.
Nb_used_YMM_reg.
Nb_used_ZMM_reg.
Path_ID
predecode_(cycles)
Ratio_ADD_SUB_/_MUL
RecMII_(cycles)_max
RecMII_(cycles)_min
ROB_read_(cycles)
Size_(bytes)
Unroll_confidence_level_(src_loop)
Unroll_factor
Unroll_info_(src_loop)
Repetition_factor
Extra_unroll_factor
uop_queue_(cycles)
Vec._eff._ratio_(%)_add_sub
Vec._eff._ratio_(%)_add_sub_(FP)
Vec._eff._ratio_(%)_add_sub_(INT)
Vec._eff._ratio_(%)_all
Vec._eff._ratio_(%)_all_(FP)
Vec._eff._ratio_(%)_all_(INT)
Vec._eff._ratio_(%)_load
Vec._eff._ratio_(%)_load_(FP)
Vec._eff._ratio_(%)_load_(INT)
Vec._eff._ratio_(%)_mul
Vec._eff._ratio_(%)_mul_(FP)
Vec._eff._ratio_(%)_mul_(INT)
Vec._eff._ratio_(%)_other
Vec._eff._ratio_(%)_other_(FP)
Vec._eff._ratio_(%)_other_(INT)
Vec._eff._ratio_(%)_store
Vec._eff._ratio_(%)_store_(FP)
Vec._eff._ratio_(%)_store_(INT)
Vec._ratio_(%)_add_sub
Vec._ratio_(%)_add_sub_(FP)
Vec._ratio_(%)_add_sub_(INT)
Vec._ratio_(%)_all
Vec._ratio_(%)_all_(FP)
Vec._ratio_(%)_all_(INT)
Vec._ratio_(%)_load
Vec._ratio_(%)_load_(FP)
Vec._ratio_(%)_load_(INT)
Vec._ratio_(%)_mul
Vec._ratio_(%)_mul_(FP)
Vec._ratio_(%)_mul_(INT)
Vec._ratio_(%)_other
Vec._ratio_(%)_other_(FP)
Vec._ratio_(%)_other_(INT)
Vec._ratio_(%)_store
Vec._ratio_(%)_store_(FP)
Vec._ratio_(%)_store_(INT)
