I 000045 55 507 1637150248695 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve8)
	(_time 1637150248696 2021.11.17 12:57:28)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code a6a4a0f0a2f0f0b0a7a6bfffa1a1a2a1afa1a6a0a3)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 2034          1637152182749 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 46))
	(_version ve8)
	(_time 1637152182750 2021.11.17 13:29:42)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 95c0c09b95c2c083c494d3cf909290929d93919290)
	(_ent
		(_time 1637150313013)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 36(_ent(_in)(_event))))
		(_port(_int arestn -2 0 37(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int f_index 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -4((_dto c 2 i 0)))))
		(_port(_int filter_din 1 0 39(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 40(_array -4((_dto c 3 i 0)))))
		(_port(_int dfilter_din 2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 4 i 0)))))
		(_port(_int mult_out 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{CHANNELS-1~downto~0}~12 0 42(_array -2((_dto c 5 i 0)))))
		(_port(_int filter_dout 4 0 42(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 6 -1)
)
I 000057 55 3766          1637152182718 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve8)
	(_time 1637152182719 2021.11.17 13:29:42)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 75202274792272627770602e267023737773747320)
	(_ent
		(_time 1637152182716)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 4038          1637152182677 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve8)
	(_time 1637152182678 2021.11.17 13:29:42)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 46131144491010531712501c1e4015414240434144)
	(_ent
		(_time 1637152182675)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__121(_arch 1 0 121(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__122(_arch 2 0 122(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000060 55 1681          1637152182851 index_selector_arch
(_unit VHDL(index_selector 0 25(index_selector_arch 0 42))
	(_version ve8)
	(_time 1637152182852 2021.11.17 13:29:42)
	(_source(\../src/index_selector.vhd\))
	(_parameters tan)
	(_code f2a7aaa2a5a5a2e4f5f7eaabf5f5f1f4f7f4a1f4f7)
	(_ent
		(_time 1637150248771)
	)
	(_object
		(_gen(_int CHANNELS -1 0 28 \32\ (_ent gms((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 29 \12\ (_ent gms((i 12)))))
		(_gen(_int DATA_WIDTH -1 0 30 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 33(_ent(_in)(_event))))
		(_port(_int arestn -2 0 34(_ent(_in))))
		(_port(_int overflow -2 0 35(_ent(_in))))
		(_port(_int underflow -2 0 36(_ent(_in))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int data_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int f_index 1 0 38(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . index_selector_arch 3 -1)
)
V 000057 55 1621          1637152182791 loop_filter_arch
(_unit VHDL(loop_filter 0 26(loop_filter_arch 0 41))
	(_version ve8)
	(_time 1637152182792 2021.11.17 13:29:42)
	(_source(\../src/loop_filter.vhd\))
	(_parameters tan)
	(_code b4e1b6e0e6e3b6a3b6b4f2eee3b2bdb2e7b3b0b2b1)
	(_ent
		(_time 1637150248711)
	)
	(_object
		(_gen(_int ALPHA -1 0 28 \0\ (_ent((i 0)))))
		(_gen(_int BETA -1 0 29 \0\ (_ent((i 0)))))
		(_gen(_int FACTOR_WIDTH -1 0 30 \12\ (_ent gms((i 12)))))
		(_gen(_int DATA_WIDTH -1 0 31 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int arestn -2 0 35(_ent(_in))))
		(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~12 0 36(_array -2((_dto c 1 i 0)))))
		(_port(_int error_in 0 0 36(_ent(_in))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~12 0 37(_array -2((_dto c 2 i 0)))))
		(_port(_int data_out 1 0 37(_ent(_out))))
		(_type(_int ~SIGNED{error_in'range}~13 0 43(_array -2((_range 3)))))
		(_sig(_int s_error_in 2 0 43(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
		(_sig(_int s_delayed_data 3 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(4)(5)(3))(_sens(0)(1))(_read(4)(5)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . loop_filter_arch 5 -1)
)
V 000064 55 1598          1637152182821 modulo_sps_counter_arch
(_unit VHDL(modulo_sps_counter 0 26(modulo_sps_counter_arch 0 42))
	(_version ve8)
	(_time 1637152182822 2021.11.17 13:29:42)
	(_source(\../src/modulo_sps_counter.vhd\))
	(_parameters tan)
	(_code d386d681868483c4d4dc9089d4d685d4d0d4d3d4d0)
	(_ent
		(_time 1637150248752)
	)
	(_object
		(_gen(_int FACTOR_WIDTH -1 0 28 \12\ (_ent gms((i 12)))))
		(_gen(_int DATA_WIDTH -1 0 29 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 32(_ent(_in)(_event))))
		(_port(_int arestn -2 0 33(_ent(_in))))
		(_port(_int overflow -2 0 34(_ent(_out))))
		(_port(_int underflow -2 0 35(_ent(_out))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~12 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 0 0 36(_ent(_in))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~12 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 1 0 37(_ent(_out))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
		(_sig(_int s_data_out 2 0 44(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_tmp_data_out 2 0 45(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(6)(7)(2)(3))(_sens(0)(1))(_read(6)(4)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . modulo_sps_counter_arch 5 -1)
)
I 000061 55 8330          1637152182884 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 32(polyphase_clock_sync 0 47))
	(_version ve8)
	(_time 1637152182885 2021.11.17 13:29:42)
	(_source(\../compile/polyphase_clock_sync.vhd\))
	(_parameters tan)
	(_code 12464015464515054a4102484b1413151114171744)
	(_ent
		(_time 1637152182881)
	)
	(_comp
		(loop_filter
			(_object
				(_gen(_int ALPHA -1 0 96(_ent((i 0)))))
				(_gen(_int BETA -1 0 97(_ent((i 0)))))
				(_gen(_int FACTOR_WIDTH -1 0 98(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 99(_ent((i 32)))))
				(_port(_int clk -2 0 102(_ent (_in))))
				(_port(_int arestn -2 0 103(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~139 0 104(_array -2((_dto c 0 i 0)))))
				(_port(_int error_in 7 0 104(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~13 0 105(_array -2((_dto c 1 i 0)))))
				(_port(_int data_out 8 0 105(_ent (_out))))
			)
		)
		(index_selector
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 82(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 83(_ent((i 32)))))
				(_port(_int clk -2 0 86(_ent (_in))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int overflow -2 0 88(_ent (_in))))
				(_port(_int underflow -2 0 89(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~13 0 90(_array -2((_dto c 2 i 0)))))
				(_port(_int data_in 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~137 0 91(_array -2((_dto c 3 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
			)
		)
		(modulo_sps_counter
			(_object
				(_gen(_int FACTOR_WIDTH -1 0 110(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 111(_ent((i 32)))))
				(_port(_int clk -2 0 114(_ent (_in))))
				(_port(_int arestn -2 0 115(_ent (_in))))
				(_port(_int overflow -2 0 116(_ent (_out))))
				(_port(_int underflow -2 0 117(_ent (_out))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~1311 0 118(_array -2((_dto c 4 i 0)))))
				(_port(_int data_in 7 0 118(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~1313 0 119(_array -2((_dto c 5 i 0)))))
				(_port(_int data_out 8 0 119(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int ARESTN -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 7 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~135 0 76(_array -4((_dto c 7 i 0)))))
				(_port(_int DOUT 8 0 76(_ent (_out))))
			)
		)
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int clk -2 0 57(_ent (_in))))
				(_port(_int arestn -2 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 59(_array -2((_dto c 8 i 0)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 60(_array -4((_dto c 9 i 0)))))
				(_port(_int filter_din 8 0 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 61(_array -4((_dto c 10 i 0)))))
				(_port(_int dfilter_din 9 0 61(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 11 i 0)))))
				(_port(_int mult_out 10 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{CHANNELS-1~downto~0}~13 0 63(_array -2((_dto c 12 i 0)))))
				(_port(_int filter_dout 11 0 63(_ent (_out))))
			)
		)
	)
	(_inst U4 0 138(_comp loop_filter)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((error_in)(error(_range 13)))
			((data_out)(BUS508772772(_range 14)))
		)
		(_use(_ent . loop_filter)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((error_in)(error_in))
				((data_out)(data_out))
			)
		)
	)
	(_inst U5 0 146(_comp index_selector)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((overflow)(NET1023))
			((underflow)(NET1013))
			((data_in)(BUS5087721005(_range 15)))
			((f_index)(f_index(_range 16)))
		)
		(_use(_ent . index_selector)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((overflow)(overflow))
				((underflow)(underflow))
				((data_in)(data_in))
				((f_index)(f_index))
			)
		)
	)
	(_inst U6 0 156(_comp modulo_sps_counter)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((overflow)(NET1023))
			((underflow)(NET1013))
			((data_in)(BUS508772772(_range 17)))
			((data_out)(BUS5087721005(_range 18)))
		)
		(_use(_ent . modulo_sps_counter)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((overflow)(overflow))
				((underflow)(underflow))
				((data_in)(data_in))
				((data_out)(data_out))
			)
		)
	)
	(_inst dmatched_filter 0 166(_comp filter_bank)
		(_port
			((CLK)(CLK))
			((ARESTN)(ARESTN))
			((DIN)(DIN(_range 19)))
			((DOUT)(ARRAY452))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 174(_comp filter_bank)
		(_port
			((CLK)(CLK))
			((ARESTN)(ARESTN))
			((DIN)(DIN(_range 20)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst mux_and_mul 0 182(_comp dual_MUX)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((f_index)(f_index(_range 21)))
			((filter_din)(ARAY160))
			((dfilter_din)(ARRAY452))
			((mult_out)(error(_range 22)))
			((filter_dout)(BusOutput1(_range 23)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
				((mult_out)(mult_out))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 36 \12\ (_ent gms((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 37 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 24 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{CHANNELS-1~downto~0}~12 0 43(_array -2((_dto c 25 i 0)))))
		(_port(_int BusOutput1 1 0 43(_ent(_out))))
		(_sig(_int NET1013 -2 0 125(_arch(_uni))))
		(_sig(_int NET1023 -2 0 126(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 0 127(_array -4((_dto c 26 i 0)))))
		(_sig(_int ARAY160 2 0 127(_arch(_uni))))
		(_sig(_int ARRAY452 2 0 128(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~1317 0 129(_array -2((_dto c 27 i 0)))))
		(_sig(_int BUS5087721005 3 0 129(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~1319 0 130(_array -2((_dto c 28 i 0)))))
		(_sig(_int BUS508772772 4 0 130(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~1321 0 131(_array -2((_dto c 29 i 0)))))
		(_sig(_int error 5 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1323 0 132(_array -2((_dto c 30 i 0)))))
		(_sig(_int f_index 6 0 132(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_model . polyphase_clock_sync 31 -1)
)
V 000061 55 8330          1637152285120 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 32(polyphase_clock_sync 0 47))
	(_version ve8)
	(_time 1637152285121 2021.11.17 13:31:25)
	(_source(\../compile/polyphase_clock_sync.vhd\))
	(_parameters tan)
	(_code 6c6e3d6c693b6b7b343f7c36356a6d6b6f6a69693a)
	(_ent
		(_time 1637152182880)
	)
	(_comp
		(loop_filter
			(_object
				(_gen(_int ALPHA -1 0 96(_ent((i 0)))))
				(_gen(_int BETA -1 0 97(_ent((i 0)))))
				(_gen(_int FACTOR_WIDTH -1 0 98(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 99(_ent((i 32)))))
				(_port(_int clk -2 0 102(_ent (_in))))
				(_port(_int arestn -2 0 103(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~139 0 104(_array -2((_dto c 0 i 0)))))
				(_port(_int error_in 7 0 104(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~13 0 105(_array -2((_dto c 1 i 0)))))
				(_port(_int data_out 8 0 105(_ent (_out))))
			)
		)
		(index_selector
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 82(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 83(_ent((i 32)))))
				(_port(_int clk -2 0 86(_ent (_in))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int overflow -2 0 88(_ent (_in))))
				(_port(_int underflow -2 0 89(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~13 0 90(_array -2((_dto c 2 i 0)))))
				(_port(_int data_in 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~137 0 91(_array -2((_dto c 3 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
			)
		)
		(modulo_sps_counter
			(_object
				(_gen(_int FACTOR_WIDTH -1 0 110(_ent((i 12)))))
				(_gen(_int DATA_WIDTH -1 0 111(_ent((i 32)))))
				(_port(_int clk -2 0 114(_ent (_in))))
				(_port(_int arestn -2 0 115(_ent (_in))))
				(_port(_int overflow -2 0 116(_ent (_out))))
				(_port(_int underflow -2 0 117(_ent (_out))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~1311 0 118(_array -2((_dto c 4 i 0)))))
				(_port(_int data_in 7 0 118(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~1313 0 119(_array -2((_dto c 5 i 0)))))
				(_port(_int data_out 8 0 119(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int ARESTN -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 7 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~135 0 76(_array -4((_dto c 7 i 0)))))
				(_port(_int DOUT 8 0 76(_ent (_out))))
			)
		)
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int clk -2 0 57(_ent (_in))))
				(_port(_int arestn -2 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 59(_array -2((_dto c 8 i 0)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 60(_array -4((_dto c 9 i 0)))))
				(_port(_int filter_din 8 0 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 61(_array -4((_dto c 10 i 0)))))
				(_port(_int dfilter_din 9 0 61(_ent (_in))))
				(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 11 i 0)))))
				(_port(_int mult_out 10 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{CHANNELS-1~downto~0}~13 0 63(_array -2((_dto c 12 i 0)))))
				(_port(_int filter_dout 11 0 63(_ent (_out))))
			)
		)
	)
	(_inst U4 0 138(_comp loop_filter)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((error_in)(error(_range 13)))
			((data_out)(BUS508772772(_range 14)))
		)
		(_use(_ent . loop_filter)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((error_in)(error_in))
				((data_out)(data_out))
			)
		)
	)
	(_inst U5 0 146(_comp index_selector)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((overflow)(NET1023))
			((underflow)(NET1013))
			((data_in)(BUS5087721005(_range 15)))
			((f_index)(f_index(_range 16)))
		)
		(_use(_ent . index_selector)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((overflow)(overflow))
				((underflow)(underflow))
				((data_in)(data_in))
				((f_index)(f_index))
			)
		)
	)
	(_inst U6 0 156(_comp modulo_sps_counter)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((overflow)(NET1023))
			((underflow)(NET1013))
			((data_in)(BUS508772772(_range 17)))
			((data_out)(BUS5087721005(_range 18)))
		)
		(_use(_ent . modulo_sps_counter)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((overflow)(overflow))
				((underflow)(underflow))
				((data_in)(data_in))
				((data_out)(data_out))
			)
		)
	)
	(_inst dmatched_filter 0 166(_comp filter_bank)
		(_port
			((CLK)(CLK))
			((ARESTN)(ARESTN))
			((DIN)(DIN(_range 19)))
			((DOUT)(ARRAY452))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 174(_comp filter_bank)
		(_port
			((CLK)(CLK))
			((ARESTN)(ARESTN))
			((DIN)(DIN(_range 20)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst mux_and_mul 0 182(_comp dual_MUX)
		(_port
			((clk)(CLK))
			((arestn)(ARESTN))
			((f_index)(f_index(_range 21)))
			((filter_din)(ARAY160))
			((dfilter_din)(ARRAY452))
			((mult_out)(error(_range 22)))
			((filter_dout)(BusOutput1(_range 23)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
				((mult_out)(mult_out))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 36 \12\ (_ent gms((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 37 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 24 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{CHANNELS-1~downto~0}~12 0 43(_array -2((_dto c 25 i 0)))))
		(_port(_int BusOutput1 1 0 43(_ent(_out))))
		(_sig(_int NET1013 -2 0 125(_arch(_uni))))
		(_sig(_int NET1023 -2 0 126(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 0 127(_array -4((_dto c 26 i 0)))))
		(_sig(_int ARAY160 2 0 127(_arch(_uni))))
		(_sig(_int ARRAY452 2 0 128(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+3-1~downto~0}~1317 0 129(_array -2((_dto c 27 i 0)))))
		(_sig(_int BUS5087721005 3 0 129(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH+FACTOR_WIDTH+2-1~downto~0}~1319 0 130(_array -2((_dto c 28 i 0)))))
		(_sig(_int BUS508772772 4 0 130(_arch(_uni))))
		(_type(_int ~SIGNED{2*DATA_WIDTH-1~downto~0}~1321 0 131(_array -2((_dto c 29 i 0)))))
		(_sig(_int error 5 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1323 0 132(_array -2((_dto c 30 i 0)))))
		(_sig(_int f_index 6 0 132(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_model . polyphase_clock_sync 31 -1)
)
V 000045 55 497 1637165055884 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve8)
	(_time 1637165055885 2021.11.17 17:04:15)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 3a3f333e696c6c2c3b3a23633d3d3e3d333d3a3c3f)
	(_object
		(_type(_int ~SIGNED{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 2320          1637165057821 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve8)
	(_time 1637165057822 2021.11.17 17:04:17)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code cbce999f9c9c9edd9bc78d91ceccceccc3cdcfccce)
	(_ent
		(_time 1637165057819)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int dfilter_dout_sig 5 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__73(_arch 1 0 73(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__75(_arch 2 0 75(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__76(_arch 3 0 76(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 10 -1)
)
V 000049 55 3930          1637165226765 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve8)
	(_time 1637165226766 2021.11.17 17:07:06)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code c496c191c99292d19591d29e9cc297c3c0c2c1c3c6)
	(_ent
		(_time 1637165148744)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000057 55 3716          1637165295563 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve8)
	(_time 1637165295564 2021.11.17 17:08:15)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 81d2878f89d68696838494dad284d78783878087d4)
	(_ent
		(_time 1637165295561)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000049 55 2320          1637165321794 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve8)
	(_time 1637165321795 2021.11.17 17:08:41)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code eceeeebebabbb9fabde1aab6e9ebe9ebe4eae8ebe9)
	(_ent
		(_time 1637165057819)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int dfilter_dout_sig 5 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 10 -1)
)
V 000045 55 497 1637179176954 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637179176955 2021.11.17 20:59:36)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 9595969b92c3c38394958ccc929291929c92959390)
	(_object
		(_type(_int ~SIGNED{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 3065          1637190609014 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637190609015 2021.11.18 00:10:09)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code 134014141544430411110649461417151615171417)
	(_ent
		(_time 1637179208483)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int PHASE_DETECOR_GAIN -2 0 38 \1\ (_ent((d 4607182418800017408)))))
		(_gen(_int LOOP_BW -2 0 39 \0.0628\ (_ent((d 4589189637568746802)))))
		(_gen(_int DAMPING_FACTOR -2 0 40 \0.707\ (_ent((d 4604543309418378297)))))
		(_port(_int clk -3 0 43(_ent(_in)(_event))))
		(_port(_int arestn -3 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -3((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -3 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -3((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -3((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -2 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -2 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -2 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -3 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -2 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -2 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -2 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -2 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -2 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -2 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000049 55 2411          1637191439005 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637191439006 2021.11.18 00:23:59)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 4342134045141655124e0519464446444b45474446)
	(_ent
		(_time 1637191438984)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000057 55 3709          1637191447621 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637191447622 2021.11.18 00:24:07)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code e5eab6b6e9b2e2f2e7e0f0beb6e0b3e3e7e3e4e3b0)
	(_ent
		(_time 1637191447613)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_implicit)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 3930          1637191457497 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637191457498 2021.11.18 00:24:17)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 782d7b79792e2e6d292d6e22207e2b7f7c7e7d7f7a)
	(_ent
		(_time 1637191457482)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000057 55 3717          1637191460571 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637191460572 2021.11.18 00:24:20)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 7e2c797f222979697c7b6b252d7b28787c787f782b)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 3065          1637191760848 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637191760849 2021.11.18 00:29:20)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code 77767576752027607575622d227073717271737073)
	(_ent
		(_time 1637179208483)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int PHASE_DETECOR_GAIN -2 0 38 \1\ (_ent((d 4607182418800017408)))))
		(_gen(_int LOOP_BW -2 0 39 \0.0628\ (_ent((d 4589189637568746802)))))
		(_gen(_int DAMPING_FACTOR -2 0 40 \0.707\ (_ent((d 4604543309418378297)))))
		(_port(_int clk -3 0 43(_ent(_in)(_event))))
		(_port(_int arestn -3 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -3((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -3 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -3((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -3((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -2 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -2 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -2 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -3 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -2 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -2 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -2 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -2 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -2 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -2 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(2)(3)(6)(7)(9)(10)(11)(12)(13))(_sens(0)(1))(_mon)(_read(4(_index 6))(5)(6)(8)(9)(10)(11)(12)(13)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000049 55 2834          1637191767616 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637191767617 2021.11.18 00:29:27)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code e5eae1b6e5b2b5f2e7e7f0bfb0e2e1e3e0e3e1e2e1)
	(_ent
		(_time 1637191767612)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000057 55 3717          1637193602588 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637193602589 2021.11.18 01:00:02)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code beb0b8eae2e9b9a9bcbbabe5edbbe8b8bcb8bfb8eb)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000057 55 3717          1637193625836 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637193625837 2021.11.18 01:00:25)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 90c2c49f99c79787929585cbc395c69692969196c5)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 3930          1637193657599 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637193657600 2021.11.18 01:00:57)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code a5a6a4f2a9f3f3b0f4f0b3fffda3f6a2a1a3a0a2a7)
	(_ent
		(_time 1637191457481)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000057 55 3717          1637193657702 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637193657703 2021.11.18 01:00:57)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 03000d050954041401061658500655050105020556)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 2411          1637193657758 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637193657759 2021.11.18 01:00:57)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 41424d4245161457104c071b444644464947454644)
	(_ent
		(_time 1637191438983)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(1)(2)(3)(7))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(1)(2)(4)(8))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(0)(7)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(0)(8)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000049 55 2834          1637193657938 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637193657939 2021.11.18 01:00:57)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code edefe1bebcbabdfaefeff8b7b8eae9ebe8ebe9eae9)
	(_ent
		(_time 1637191767611)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000049 55 3930          1637193710597 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637193710598 2021.11.18 01:01:50)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 9e9a9e91c2c8c88bcfcb88c4c698cd999a989b999c)
	(_ent
		(_time 1637191457481)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000057 55 3717          1637193710697 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637193710698 2021.11.18 01:01:50)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 0b0f0a0d505c0c1c090e1e50580e5d0d090d0a0d5e)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 2411          1637193710755 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637193710756 2021.11.18 01:01:50)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 494d4a4a451e1c5f18440f134c4e4c4e414f4d4e4c)
	(_ent
		(_time 1637191438983)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(1)(2)(3)(7))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(1)(2)(4)(8))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(0)(7)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(0)(8)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000049 55 2834          1637193710858 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637193710859 2021.11.18 01:01:50)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code a7a2a4f0a5f0f7b0a5a5b2fdf2a0a3a1a2a1a3a0a3)
	(_ent
		(_time 1637191767611)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
V 000049 55 3930          1637193823602 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637193823603 2021.11.18 01:03:43)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 15461312194343004440034f4d1346121113101217)
	(_ent
		(_time 1637191457481)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000057 55 3717          1637193823684 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637193823685 2021.11.18 01:03:43)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 633065636934647461667638306635656165626536)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000049 55 2411          1637193823724 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637193823725 2021.11.18 01:03:43)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 92c1969c95c5c784c39fd4c8979597959a94969597)
	(_ent
		(_time 1637191438983)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(1)(2)(3)(7))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(1)(2)(4)(8))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(0)(7)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(0)(8)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000061 55 6779          1637193823800 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637193823801 2021.11.18 01:03:43)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code d183d1838686d6c6d0d7c18b88d7d0d6d2d7d4d487)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_gen(_int PHASE_DETECOR_GAIN -4 1 88(_ent((d 4607182418800017408)))))
				(_gen(_int LOOP_BW -4 1 89(_ent((d 4589189637568746802)))))
				(_gen(_int DAMPING_FACTOR -4 1 90(_ent((d 4604543309418378297)))))
				(_port(_int arestn -2 1 93(_ent (_in))))
				(_port(_int clk -2 1 94(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 95(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 95(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 96(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 1 97(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 1 97(_ent (_out))))
				(_port(_int underflow -2 1 98(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 114(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 125(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
				((SAMPLES_PER_SYMBOL)((i 2)))
				((OVERSAMPLING_RATE)((i 32)))
				((PHASE_DETECOR_GAIN)((d 4607182418800017408)))
				((LOOP_BW)((d 4589189637568746802)))
				((DAMPING_FACTOR)((d 4604543309418378297)))
			)
			(_port
				((arestn)(arestn))
				((clk)(clk))
				((dfilter_din)(dfilter_din))
				((filter_din)(filter_din))
				((f_index)(f_index))
				((underflow)(underflow))
			)
		)
	)
	(_inst dmatched_filter 1 135(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 143(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 1 104(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 1 105(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 1 105(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 1 106(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 1 106(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 1 107(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 1 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 108(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 1 108(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
V 000049 55 2834          1637193823900 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637193823901 2021.11.18 01:03:43)
	(_source(\../src/TED.vhd\))
	(_parameters tan)
	(_code 3e6c3b3b6e696e293c3c2b646b393a383b383a393a)
	(_ent
		(_time 1637191767611)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(2)(3)(6)(7)(9)(10)(11)(12)(13))(_sens(0)(1))(_mon)(_read(4(_index 6))(5)(6)(8)(9)(10)(11)(12)(13)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000061 55 6740          1637193846698 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 0 50))
	(_version ve1)
	(_time 1637193846699 2021.11.18 01:04:06)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 4b4f1a494f1c4c5c4a4d5b11124d4a4c484d4e4e1d)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 57(_ent((i 32)))))
				(_port(_int arestn -2 0 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 63(_ent (_in))))
				(_port(_int underflow -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 87(_ent((i 32)))))
				(_gen(_int PHASE_DETECOR_GAIN -4 0 88(_ent((d 4607182418800017408)))))
				(_gen(_int LOOP_BW -4 0 89(_ent((d 4589189637568746802)))))
				(_gen(_int DAMPING_FACTOR -4 0 90(_ent((d 4604543309418378297)))))
				(_port(_int arestn -2 0 93(_ent (_in))))
				(_port(_int clk -2 0 94(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 95(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 95(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 96(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 0 97(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 0 97(_ent (_out))))
				(_port(_int underflow -2 0 98(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 73(_ent((i 32)))))
				(_port(_int ARESTN -2 0 76(_ent (_in))))
				(_port(_int CLK -2 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 78(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 0 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 79(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 0 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 114(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 125(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
				((SAMPLES_PER_SYMBOL)((i 2)))
				((OVERSAMPLING_RATE)((i 32)))
				((PHASE_DETECOR_GAIN)((d 4607182418800017408)))
				((LOOP_BW)((d 4589189637568746802)))
				((DAMPING_FACTOR)((d 4604543309418378297)))
			)
			(_port
				((arestn)(arestn))
				((clk)(clk))
				((dfilter_din)(dfilter_din))
				((filter_din)(filter_din))
				((f_index)(f_index))
				((underflow)(underflow))
			)
		)
	)
	(_inst dmatched_filter 0 135(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 143(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 0 104(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 0 105(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 0 105(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 0 106(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 0 106(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 0 107(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 108(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 0 108(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
I 000061 55 6740          1637193854702 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637193854703 2021.11.18 01:04:14)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 8b8982858fdc8c9c8a8d9bd1d28d8a8c888d8e8edd)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_gen(_int PHASE_DETECOR_GAIN -4 0 85(_ent((d 4607182418800017408)))))
				(_gen(_int LOOP_BW -4 0 86(_ent((d 4589189637568746802)))))
				(_gen(_int DAMPING_FACTOR -4 0 87(_ent((d 4604543309418378297)))))
				(_port(_int arestn -2 0 90(_ent (_in))))
				(_port(_int clk -2 0 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 0 94(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 0 94(_ent (_out))))
				(_port(_int underflow -2 0 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
				((SAMPLES_PER_SYMBOL)((i 2)))
				((OVERSAMPLING_RATE)((i 32)))
				((PHASE_DETECOR_GAIN)((d 4607182418800017408)))
				((LOOP_BW)((d 4589189637568746802)))
				((DAMPING_FACTOR)((d 4604543309418378297)))
			)
			(_port
				((arestn)(arestn))
				((clk)(clk))
				((dfilter_din)(dfilter_din))
				((filter_din)(filter_din))
				((f_index)(f_index))
				((underflow)(underflow))
			)
		)
	)
	(_inst dmatched_filter 0 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 0 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 0 102(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 0 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 0 103(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 0 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 0 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
I 000061 55 6740          1637194043222 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637194043223 2021.11.18 01:07:23)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code efebe6bcefb8e8f8eee9ffb5b6e9eee8ece9eaeab9)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_gen(_int PHASE_DETECOR_GAIN -4 0 85(_ent((d 4607182418800017408)))))
				(_gen(_int LOOP_BW -4 0 86(_ent((d 4589189637568746802)))))
				(_gen(_int DAMPING_FACTOR -4 0 87(_ent((d 4604543309418378297)))))
				(_port(_int arestn -2 0 90(_ent (_in))))
				(_port(_int clk -2 0 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 0 94(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 0 94(_ent (_out))))
				(_port(_int underflow -2 0 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
				((SAMPLES_PER_SYMBOL)((i 2)))
				((OVERSAMPLING_RATE)((i 32)))
				((PHASE_DETECOR_GAIN)((d 4607182418800017408)))
				((LOOP_BW)((d 4589189637568746802)))
				((DAMPING_FACTOR)((d 4604543309418378297)))
			)
			(_port
				((arestn)(arestn))
				((clk)(clk))
				((dfilter_din)(dfilter_din))
				((filter_din)(filter_din))
				((f_index)(f_index))
				((underflow)(underflow))
			)
		)
	)
	(_inst dmatched_filter 0 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 0 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 0 102(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 0 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 0 103(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 0 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 0 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
I 000061 55 6329          1637194051461 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637194051462 2021.11.18 01:07:31)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code 292b782d767e2e3e277b3973702f282e2a2f2c2c7f)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 94(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 1 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 1 102(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 1 103(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 1 104(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 1 105(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6287          1637194066171 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637194066172 2021.11.18 01:07:46)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 98969b97c6cf9f8f96ca88c2c19e999f9b9e9d9dce)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000061 55 6287          1637239494557 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 31(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637239494558 2021.11.18 13:44:54)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code a0f5a7f7f6f7a7b7aef2b0faf9a6a1a7a3a6a5a5f6)
	(_ent
		(_time 1637193111804)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 34 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 35 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 36 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 37 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 38 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 41(_ent(_in))))
		(_port(_int CLK -2 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 44(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 44(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000057 55 3717          1637239527777 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637239527778 2021.11.18 13:45:27)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 62676d626935657560677739316734646064636437)
	(_ent
		(_time 1637191447612)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 3930          1637239572153 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637239572154 2021.11.18 13:46:12)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b9eab9edb9efeface8ecafe3e1bfeabebdbfbcbebb)
	(_ent
		(_time 1637239572146)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000045 55 497 1637239572794 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637239572795 2021.11.18 13:46:12)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 3a69323e696c6c2c3b3a23633d3d3e3d333d3a3c3f)
	(_object
		(_type(_int ~SIGNED{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 2834          1637239573309 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637239573310 2021.11.18 13:46:13)
	(_source(\../src/ted.vhd\))
	(_parameters tan)
	(_code 3e6c683b6e696e293c3c2b646b393a383b383a393a)
	(_ent
		(_time 1637239573302)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000061 55 6356          1637239573685 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637239573686 2021.11.18 13:46:13)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code b5e7e6e1e6e2b2a2bbe6a5efecb3b4b2b6b3b0b0e3)
	(_ent
		(_time 1637239573669)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
			)
			(_port
				((arestn)(arestn))
				((dfilter_array_din)(dfilter_array_din))
				((f_index)(f_index))
				((filter_array_din)(filter_array_din))
				((underflow)(underflow))
				((dfilter_dout)(dfilter_dout))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000057 55 3717          1637239574083 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637239574084 2021.11.18 13:46:14)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 4b181849101c4c5c494e5e10184e1d4d494d4a4d1e)
	(_ent
		(_time 1637239574077)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000049 55 2411          1637239574253 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637239574254 2021.11.18 13:46:14)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code e7b4b6b5e5b0b2f1b6eaa1bde2e0e2e0efe1e3e0e2)
	(_ent
		(_time 1637239574239)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000061 55 6287          1637239574305 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637239574306 2021.11.18 13:46:14)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 26747022767121312875367c7f2027212520232370)
	(_ent
		(_time 1637239573668)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6329          1637239574535 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637239574536 2021.11.18 13:46:14)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code 10411017464717071e43004a491611171316151546)
	(_ent
		(_time 1637239573668)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 94(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 1 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 1 102(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 1 103(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 1 104(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 1 105(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6329          1637239575206 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637239575207 2021.11.18 13:46:15)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code a0f1a2f7f6f7a7b7aef3b0faf9a6a1a7a3a6a5a5f6)
	(_ent
		(_time 1637239573668)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 94(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 1 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 1 102(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 1 103(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 1 104(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 1 105(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000057 55 3717          1637239775013 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637239775014 2021.11.18 13:49:35)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 25757521297222322720307e762073232723242370)
	(_ent
		(_time 1637239574076)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000061 55 6287          1637240002976 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637240002977 2021.11.18 13:53:22)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code a5a5acf2f6f2a2b2abf6b5fffca3a4a2a6a3a0a0f3)
	(_ent
		(_time 1637239573668)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000049 55 3930          1637240067153 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637240067154 2021.11.18 13:54:27)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 51505352590707440004470b095702565557545653)
	(_ent
		(_time 1637239572145)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000057 55 3717          1637240076803 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637240076804 2021.11.18 13:54:36)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 0a055d0c525d0d1d080f1f51590f5c0c080c0b0c5f)
	(_ent
		(_time 1637239574076)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000061 55 6287          1637242703231 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637242703232 2021.11.18 14:38:23)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 7f292b7e7f287868712c6f2526797e787c797a7a29)
	(_ent
		(_time 1637239573668)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000049 55 3930          1637242803881 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637242803882 2021.11.18 14:40:03)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b0b5b0e4b9e6e6a5e1e5a6eae8b6e3b7b4b6b5b7b2)
	(_ent
		(_time 1637242803878)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000045 55 497 1637242804034 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637242804035 2021.11.18 14:40:04)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 3c393a386d6a6a2a3d3c25653b3b383b353b3c3a39)
	(_object
		(_type(_int ~SIGNED{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 2834          1637242804111 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637242804112 2021.11.18 14:40:04)
	(_source(\../src/ted.vhd\))
	(_parameters tan)
	(_code 8a8e8984deddda9d88889fd0df8d8e8c8f8c8e8d8e)
	(_ent
		(_time 1637242804101)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000061 55 6356          1637242804187 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637242804188 2021.11.18 14:40:04)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code d9ddde8b868edeced78ac98380dfd8dedadfdcdc8f)
	(_ent
		(_time 1637242804174)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
			)
			(_port
				((arestn)(arestn))
				((dfilter_array_din)(dfilter_array_din))
				((f_index)(f_index))
				((filter_array_din)(filter_array_din))
				((underflow)(underflow))
				((dfilter_dout)(dfilter_dout))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000057 55 3717          1637242804257 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637242804258 2021.11.18 14:40:04)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 27222923297020302522327c742271212521262172)
	(_ent
		(_time 1637242804249)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000049 55 2411          1637242804357 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637242804358 2021.11.18 14:40:04)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code 8481888b85d3d192d589c2de818381838c82808381)
	(_ent
		(_time 1637242804345)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000061 55 6287          1637242804425 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637242804426 2021.11.18 14:40:04)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code d3d7db818684d4c4dd80c3898ad5d2d4d0d5d6d685)
	(_ent
		(_time 1637242804173)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6278          1637242804474 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637242804475 2021.11.18 14:40:04)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code 01050807565606160f52115b580700060207040457)
	(_ent
		(_time 1637242804173)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 1 94(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 1 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 1 102(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 1 103(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 1 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
V 000061 55 6278          1637242804590 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637242804591 2021.11.18 14:40:04)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code 6f6b666f6f386878613c7f3536696e686c696a6a39)
	(_ent
		(_time 1637242804173)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1311 1 94(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 1 79(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 1 132(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 1 140(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 1 102(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1315 1 103(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1317 1 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
I 000057 55 3717          1637243437862 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637243437863 2021.11.18 14:50:37)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 20732524297727372225357b732576262226212675)
	(_ent
		(_time 1637243437859)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000045 55 507 1637255986459 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637255986460 2021.11.18 18:19:46)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 222177272274743423223b7b252526252b25222427)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 4028          1637256226230 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637256226231 2021.11.18 18:23:46)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b7b1b4e3b9e1e1a2e6e2a1edefb1e4b0b3b1b2b0b5)
	(_ent
		(_time 1637256172400)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000057 55 3767          1637256236784 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637256236785 2021.11.18 18:23:56)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code eaeeb9b9b2bdedfde8efffb1b9efbcece8ecebecbf)
	(_ent
		(_time 1637255989653)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000045 55 507 1637256443945 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637256443946 2021.11.18 18:27:23)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 2e2d272b797878382f2e377729292a2927292e282b)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000057 55 3759          1637256445732 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637256445733 2021.11.18 18:27:25)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 232073272974243421263678702675252125222576)
	(_ent
		(_time 1637256445730)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_implicit)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000049 55 4028          1637256473571 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637256473572 2021.11.18 18:27:53)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code e7b2b3b4e9b1b1f2b6b2f1bdbfe1b4e0e3e1e2e0e5)
	(_ent
		(_time 1637256473565)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
I 000057 55 3767          1637256477421 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637256477422 2021.11.18 18:27:57)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code ebb9bcb8b0bcecfce9eefeb0b8eebdede9edeaedbe)
	(_ent
		(_time 1637256445729)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000054 55 3761          1637256529531 filter_bank_a
(_unit VHDL(filter_bank 0 28(filter_bank_a 0 44))
	(_version ve1)
	(_time 1637256529532 2021.11.18 18:28:49)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 782f7879792f7f6f7a7d6d232b7d2e7e7a7e797e2d)
	(_ent
		(_time 1637256445729)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_a 11 -1)
)
V 000049 55 4028          1637256595345 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637256595346 2021.11.18 18:29:55)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 8dda8c83d0dbdb98dcd89bd7d58bde8a898b888a8f)
	(_ent
		(_time 1637256473564)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000049 55 2834          1637256595567 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637256595568 2021.11.18 18:29:55)
	(_source(\../src/ted.vhd\))
	(_parameters tan)
	(_code 77217b76752027607575622d227073717271737073)
	(_ent
		(_time 1637256595560)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
V 000061 55 6307          1637256595655 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637256595656 2021.11.18 18:29:55)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code c593cd909692c2d2cb96d59f9cc3c4c2c6c3c0c093)
	(_ent
		(_time 1637256595632)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000054 55 3761          1637256595718 filter_bank_a
(_unit VHDL(filter_bank 0 28(filter_bank_a 0 44))
	(_version ve1)
	(_time 1637256595719 2021.11.18 18:29:55)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 04530b02095303130601115f570152020602050251)
	(_ent
		(_time 1637256445729)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_a 11 -1)
)
V 000057 55 3767          1637257019990 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637257019991 2021.11.18 18:36:59)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 5d59595e000a5a4a5f5848060e580b5b5f5b5c5b08)
	(_ent
		(_time 1637256445729)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000049 55 4028          1637257037366 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637257037367 2021.11.18 18:37:17)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code 3c3c3c39666a6a296d692a66643a6f3b383a393b3e)
	(_ent
		(_time 1637257037364)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000045 55 507 1637257037438 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637257037439 2021.11.18 18:37:17)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 7b7b7c7b2b2d2d6d7a7b62227c7c7f7c727c7b7d7e)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 2834          1637257037486 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637257037487 2021.11.18 18:37:17)
	(_source(\../src/ted.vhd\))
	(_parameters tan)
	(_code a9a8abfea5fef9beababbcf3fcaeadafacafadaead)
	(_ent
		(_time 1637257037481)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000061 55 6376          1637257037548 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637257037549 2021.11.18 18:37:17)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code e8e9eebbb6bfefffe6bbf8b2b1eee9efebeeededbe)
	(_ent
		(_time 1637257037537)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
			)
			(_port
				((arestn)(arestn))
				((dfilter_array_din)(dfilter_array_din))
				((f_index)(f_index))
				((filter_array_din)(filter_array_din))
				((underflow)(underflow))
				((dfilter_dout)(dfilter_dout))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000057 55 3767          1637257037609 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637257037610 2021.11.18 18:37:17)
	(_source(\../src/filter_bank.vhd\))
	(_parameters tan)
	(_code 26262722297121312423337d752370202420272073)
	(_ent
		(_time 1637257037601)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
I 000061 55 6307          1637257037706 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637257037707 2021.11.18 18:37:17)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 8485838ad6d383938ad794dedd82858387828181d2)
	(_ent
		(_time 1637257037536)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000061 55 4920          1637257037748 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637257037749 2021.11.18 18:37:17)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code b3b2b4e7e6e4b4a4bcb4a3e9eab5b2b4b0b5b6b6e5)
	(_ent
		(_time 1637257037536)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 72(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 73(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 74(_ent((i 32)))))
				(_port(_int arestn -2 1 77(_ent (_in))))
				(_port(_int clk -2 1 78(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 1 79(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 79(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 1 80(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~139 1 81(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 1 81(_ent (_out))))
				(_port(_int underflow -2 1 82(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 98(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 6)))
			((filter_dout)(DOUT(_range 7)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 109(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 8)))
			((filter_din)(DOUT(_range 9)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 10 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 11 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 88(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1311 1 89(_array -3((_dto c 12 i 0)))))
		(_sig(_int ARAY160 2 1 89(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1313 1 90(_array -3((_dto c 13 i 0)))))
		(_sig(_int ARRAY2770 3 1 90(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1315 1 91(_array -2((_dto c 14 i 0)))))
		(_sig(_int dfilter_dout 4 1 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 92(_array -2((_dto c 15 i 0)))))
		(_sig(_int f_index 5 1 92(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 16 -1)
)
V 000045 55 507 1637257391851 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637257391852 2021.11.18 18:43:11)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code f0a5a4a1f2a6a6e6f1f0e9a9f7f7f4f7f9f7f0f6f5)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 4028          1637257393590 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637257393591 2021.11.18 18:43:13)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b7e5b4e3b9e1e1a2e6e2a1edefb1e4b0b3b1b2b0b5)
	(_ent
		(_time 1637257393584)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000057 55 3768          1637257396131 filter_bank_arch
(_unit VHDL(filter_bank 0 28(filter_bank_arch 0 44))
	(_version ve1)
	(_time 1637257396132 2021.11.18 18:43:16)
	(_source(\../src/filters_bank.vhd\))
	(_parameters tan)
	(_code aaf8fafdf2fdadbda8afbff1f9affcaca8acabacff)
	(_ent
		(_time 1637257396127)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filter_bank_arch 11 -1)
)
V 000058 55 3771          1637257443633 filters_bank_arch
(_unit VHDL(filters_bank 0 28(filters_bank_arch 0 44))
	(_version ve1)
	(_time 1637257443634 2021.11.18 18:44:03)
	(_source(\../src/filters_bank.vhd\))
	(_parameters tan)
	(_code 36393933396131213433236d653135336030343037)
	(_ent
		(_time 1637257443629)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~STD_LOGIC_VECTOR{31~downto~0}~15(2 ~STD_LOGIC_VECTOR{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filters_bank_arch 11 -1)
)
I 000049 55 3930          1637257771700 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637257771701 2021.11.18 18:49:31)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b4bbe3e0b9e2e2a1e5e1a2eeecb2e7b3b0b2b1b3b6)
	(_ent
		(_time 1637257771696)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(9)(10)(11)(6))(_sens(0)(1)(2)(9)(10)(11)(3)(5))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000045 55 497 1637257771802 array_type_pkg
(_unit VHDL(array_type_pkg 0 5)
	(_version ve1)
	(_time 1637257771803 2021.11.18 18:49:31)
	(_source(\../src/array_type_pkg.vhd\))
	(_parameters tan)
	(_code 222d71272274743423223b7b252526252b25222427)
	(_object
		(_type(_int ~SIGNED{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int dout_array_t 0 6(_array 0((_uto i 0 i 2147483647)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000049 55 2834          1637257771852 TED_arch
(_unit VHDL(ted 0 29(ted_arch 0 55))
	(_version ve1)
	(_time 1637257771853 2021.11.18 18:49:31)
	(_source(\../src/ted.vhd\))
	(_parameters tan)
	(_code 505e0653550700475252450a055754565556545754)
	(_ent
		(_time 1637257771844)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 34 \2\ (_ent gms((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 35 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 43(_ent(_in)(_event))))
		(_port(_int arestn -2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 46(_array -2((_dto c 3 i 0)))))
		(_port(_int f_index 0 0 46(_ent(_out))))
		(_port(_int underflow -2 0 47(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 49(_array -2((_dto c 4 i 0)))))
		(_port(_int filter_din 1 0 49(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 50(_array -2((_dto c 5 i 0)))))
		(_port(_int dfilter_din 2 0 50(_ent(_in))))
		(_cnst(_int K1 -3 0 60(_arch((d 4595023611651238838)))))
		(_cnst(_int K2 -3 0 61(_arch((d 4579475684297651338)))))
		(_sig(_int error -3 0 63(_arch(_uni((d 0))))))
		(_sig(_int f_index_sig -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int underflow_sig -2 0 66(_arch(_uni((i 2))))))
		(_sig(_int vp -3 0 68(_arch(_uni((d 0))))))
		(_sig(_int vi -3 0 69(_arch(_uni((d 0))))))
		(_sig(_int v -3 0 70(_arch(_uni((d 0))))))
		(_sig(_int W -3 0 71(_arch(_uni((d 0))))))
		(_sig(_int CNT -3 0 72(_arch(_uni((d 4607182418800017408))))))
		(_type(_int ~REAL~range~-1.0~to~1.0~13 0 76(_real(_to d -4616189618054758400 d 4607182418800017408))))
		(_var(_int sign 3 0 76(_prcs 0((d 4607182418800017408)))))
		(_var(_int temp -3 0 77(_prcs 0((d 0)))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(6)(7)(9)(10)(11)(12)(13)(2)(3))(_sens(0)(1))(_mon)(_read(6)(8)(9)(10)(11)(12)(13)(4(_index 6))(5)))))
			(line__117(_arch 1 0 117(_assignment(_alias((underflow)(underflow_sig)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__118(_arch 2 0 118(_assignment(_trgt(2))(_sens(7))(_mon))))
		)
		(_subprogram
			(_ext FLOOR(3 2))
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL))(.(array_type_pkg)))
	(_model . TED_arch 7 -1)
)
I 000061 55 6356          1637257771905 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637257771906 2021.11.18 18:49:31)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 7f712d7e7f287868712c6f2526797e787c797a7a29)
	(_ent
		(_time 1637257771901)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((AXIS_DATA_WIDTH)((i 32)))
			)
			(_port
				((arestn)(arestn))
				((dfilter_array_din)(dfilter_array_din))
				((f_index)(f_index))
				((filter_array_din)(filter_array_din))
				((underflow)(underflow))
				((dfilter_dout)(dfilter_dout))
				((filter_dout)(filter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000049 55 2411          1637257772016 dual_MUX
(_unit VHDL(dual_mux 0 29(dual_mux 0 50))
	(_version ve1)
	(_time 1637257772017 2021.11.18 18:49:32)
	(_source(\../src/dual_mux.vhd\))
	(_parameters tan)
	(_code ede2bbbfbcbab8fbbce0abb7e8eae8eae5ebe9eae8)
	(_ent
		(_time 1637257772006)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int arestn -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~12 0 39(_array -2((_dto c 4 i 0)))))
		(_port(_int f_index 0 0 39(_ent(_in))))
		(_port(_int underflow -2 0 40(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 42(_array -4((_dto c 5 i 0)))))
		(_port(_int filter_array_din 1 0 42(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~122 0 43(_array -4((_dto c 6 i 0)))))
		(_port(_int dfilter_array_din 2 0 43(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 45(_array -2((_dto c 7 i 0)))))
		(_port(_int filter_dout 3 0 45(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~124 0 46(_array -2((_dto c 8 i 0)))))
		(_port(_int dfilter_dout 4 0 46(_ent(_out))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 52(_array -2((_dto c 9 i 0)))))
		(_sig(_int filter_dout_sig 5 0 52(_arch(_uni((_others(i 2)))))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 53(_array -2((_dto c 10 i 0)))))
		(_sig(_int dfilter_dout_sig 6 0 53(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(7))(_sens(7)(1)(2)(3))(_mon))))
			(line__57(_arch 1 0 57(_assignment(_trgt(8))(_sens(8)(1)(2)(4))(_mon))))
			(line__59(_arch 2 0 59(_assignment(_trgt(5))(_sens(7)(0)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(6))(_sens(8)(0)))))
		)
		(_subprogram
			(_ext LOG2(4 15))
			(_ext CEIL(4 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . dual_MUX 11 -1)
)
I 000061 55 6287          1637257772069 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 0 47))
	(_version ve1)
	(_time 1637257772070 2021.11.18 18:49:32)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 2b25782f2f7c2c3c25783b71722d2a2c282d2e2e7d)
	(_ent
		(_time 1637257771900)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 53(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent((i 32)))))
				(_port(_int arestn -2 0 57(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 58(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 59(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 59(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 60(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 60(_ent (_in))))
				(_port(_int underflow -2 0 61(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 62(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 62(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 63(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 63(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 81(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 82(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 83(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 84(_ent((i 32)))))
				(_port(_int arestn -2 0 87(_ent (_in))))
				(_port(_int clk -2 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~138 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 89(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 90(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 90(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 91(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 91(_ent (_out))))
				(_port(_int underflow -2 0 92(_ent (_out))))
			)
		)
		(filter_bank
			(_object
				(_gen(_int CHANNELS -1 0 68(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 69(_ent((i 1)))))
				(_gen(_int AXIS_IQ_TDATA_WIDTH -1 0 70(_ent((i 32)))))
				(_port(_int ARESTN -2 0 73(_ent (_in))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_IQ_TDATA_WIDTH-1~downto~0}~13 0 75(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 75(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~136 0 76(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 76(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 108(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 119(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst dmatched_filter 0 129(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
			((DOUT)(ARRAY2770))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst matched_filter 0 137(_comp filter_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_implicit)
			(_gen
				((CHANNELS)((i 32)))
				((OVERSAMPLING_RATE)((i 1)))
				((AXIS_IQ_TDATA_WIDTH)((i 32)))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1312 0 99(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 99(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 100(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 100(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1316 0 101(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1318 0 102(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 102(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6018          1637257772135 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 30(polyphase_clock_sync 1 50))
	(_version ve1)
	(_time 1637257772136 2021.11.18 18:49:32)
	(_source(\../src/polyphase_clock_sync_2.vhd\(\../compile/polyphase_clock_sync.vhd\)))
	(_parameters tan)
	(_code 6a64396a6d3d6d7d643e7a30336c6b6d696c6f6f3c)
	(_ent
		(_time 1637257771900)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 1 56(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 57(_ent((i 32)))))
				(_port(_int arestn -2 1 60(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 1 61(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 1 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 1 62(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 1 62(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 1 63(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 1 63(_ent (_in))))
				(_port(_int underflow -2 1 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 1 65(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 1 65(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 1 66(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 1 66(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 1 84(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 85(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 1 86(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 87(_ent((i 32)))))
				(_port(_int arestn -2 1 90(_ent (_in))))
				(_port(_int clk -2 1 91(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~139 1 92(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 1 92(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1311 1 93(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 1 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~1312 1 94(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 8 1 94(_ent (_out))))
				(_port(_int underflow -2 1 95(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 1 71(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 1 72(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 1 73(_ent((i 32)))))
				(_port(_int ARESTN -2 1 76(_ent (_in))))
				(_port(_int CLK -2 1 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~13 1 78(_array -2((_dto c 6 i 0)))))
				(_port(_int DIN 6 1 78(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~137 1 79(_array -3((_dto c 7 i 0)))))
				(_port(_int DOUT 7 1 79(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 111(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 8)))
			((filter_dout)(DOUT(_range 9)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 1 122(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 10)))
			((filter_din)(DOUT(_range 11)))
			((f_index)(f_index))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 1 132(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 12)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 1 139(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 13)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 32 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 33 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 34 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 35 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 36 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 37 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 40(_ent(_in))))
		(_port(_int CLK -2 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{AXIS_DATA_WIDTH-1~downto~0}~12 0 42(_array -2((_dto c 14 i 0)))))
		(_port(_int DIN 0 0 42(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 43(_array -2((_dto c 15 i 0)))))
		(_port(_int DOUT 1 0 43(_ent(_out))))
		(_sig(_int underflow -2 1 101(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 1 102(_array -3((_dto c 16 i 0)))))
		(_sig(_int ARAY160 2 1 102(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 1 103(_array -3((_dto c 17 i 0)))))
		(_sig(_int ARRAY2770 3 1 103(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 1 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int dfilter_dout 4 1 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 1 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int f_index 5 1 105(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 20 -1)
)
V 000049 55 3930          1637257835704 fir_arch
(_unit VHDL(fir_filter 0 6(fir_arch 0 39))
	(_version ve1)
	(_time 1637257835705 2021.11.18 18:50:35)
	(_source(\../src/fir_filter.vhd\))
	(_parameters tan)
	(_code b4bbb6e0b9e2e2a1e5e1a2eeecb2e7b3b0b2b1b3b6)
	(_ent
		(_time 1637257771695)
	)
	(_object
		(_gen(_int AXIS_DATA_WIDTH -1 0 10 \32\ (_ent gms((i 32)))))
		(_gen(_int FILTER_INDEX -1 0 12 \0\ (_ent((i 0)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 13 \1\ (_ent((i 1)))))
		(_gen(_int number_of_filters -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int num_of_coef -1 0 15 \51\ (_ent gms((i 51)))))
		(_gen(_int coef_size -1 0 16 \12\ (_ent gms((i 12)))))
		(_port(_int aclk -2 0 20(_ent(_in)(_event))))
		(_port(_int aresetn -2 0 21(_ent(_in)(_event))))
		(_port(_int aclken -2 0 22(_ent(_in)(_event))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 24(_array -2((_dto c 4 i 0)))))
		(_port(_int s_axis_data_tdata 0 0 24(_ent(_in))))
		(_port(_int s_axis_data_tready -2 0 25(_ent(_out))))
		(_port(_int s_axis_data_tvalid -2 0 26(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 29(_array -2((_dto c 5 i 0)))))
		(_port(_int m_axis_data_tdata 1 0 29(_ent(_out))))
		(_port(_int m_axis_data_tvalid -2 0 30(_ent(_out))))
		(_port(_int m_axis_data_tready -2 0 31(_ent(_in))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 45(_scalar (_to i -1024 i 1023))))
		(_type(_int coefs_table 0 45(_array 2((_uto i -2147483648 i 2147483647)))))
		(_type(_int ~coefs_table{num_of_coef-1~downto~0}~13 0 67(_array 2((_dto c 6 i 0)))))
		(_cnst(_int coefs_const 4 0 67(_arch(((i -15))((i -15))((i -10))((i -2))((i 9))((i 19))((i 27))((i 28))((i 23))((i 9))((i -11))((i -34))((i -56))((i -69))((i -67))((i -43))((i 6))((i 82))((i 183))((i 303))((i 434))((i 565))((i 683))((i 778))((i 838))((i 859))((i 838))((i 778))((i 683))((i 565))((i 434))((i 303))((i 183))((i 82))((i 6))((i -43))((i -67))((i -69))((i -56))((i -34))((i -11))((i 9))((i 23))((i 28))((i 27))((i 19))((i 9))((i -2))((i -10))((i -15))((i -15))))))
		(_type(_int ~coefs_table~13 0 69(_array 2((_uto i -2147483648 i 2147483647)))))
		(_cnst(_int coefs 5 0 69(_arch gms(_code 7))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}-1~downto~0}~13 0 72(_array -2((_dto c 8 i 0)))))
		(_type(_int mult_table 0 72(_array 6((_dto c 9 i 0)))))
		(_type(_int ~SIGNED{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 74(_array -2((_dto c 10 i 0)))))
		(_type(_int add_table 0 74(_array 8((_dto c 11 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{{coef_size}+{s_axis_data_tdata'length}}+6-1~downto~0}~13 0 76(_array -2((_dto c 12 i 0)))))
		(_cnst(_int zero 10 0 76(_arch((_others(i 2))))))
		(_sig(_int mult 7 0 79(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int add 9 0 80(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~SIGNED{s_axis_data_tdata'range}~13 0 81(_array -2((_range 13)))))
		(_sig(_int data 11 0 81(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__91(_arch 0 0 91(_prcs(_trgt(6)(9)(10)(11))(_sens(0)(1)(2)(3)(5)(9)(10)(11))(_dssslsensitivity 3)(_mon))))
			(line__122(_arch 1 0 122(_assignment(_alias((s_axis_data_tready)(m_axis_data_tready)))(_simpleassign BUF)(_trgt(4))(_sens(8)))))
			(line__123(_arch 2 0 123(_assignment(_alias((m_axis_data_tvalid)(s_axis_data_tvalid)))(_simpleassign BUF)(_trgt(7))(_sens(5)))))
		)
		(_subprogram
			(_int decimate_and_shift 3 0 48(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_split (9)(10)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1702060386 1701798751 544433766 1700946292 1986994284 1818653285 1684371311 555819296)
	)
	(_model . fir_arch 14 -1)
)
V 000058 55 3721          1637257873406 filters_bank_arch
(_unit VHDL(filters_bank 0 28(filters_bank_arch 0 44))
	(_version ve1)
	(_time 1637257873407 2021.11.18 18:51:13)
	(_source(\../src/filters_bank.vhd\))
	(_parameters tan)
	(_code fbfffaaba0acfcecf9feeea0a8fcf8feadfdf9fdfa)
	(_ent
		(_time 1637257873403)
	)
	(_comp
		(fir_filter
			(_object
				(_gen(_int AXIS_DATA_WIDTH -1 0 54(_ent)))
				(_gen(_int FILTER_INDEX -1 0 55(_ent)))
				(_gen(_int OVERSAMPLING_RATE -1 0 56(_ent)))
				(_gen(_int number_of_filters -1 0 57(_ent)))
				(_gen(_int num_of_coef -1 0 58(_ent)))
				(_gen(_int coef_size -1 0 59(_ent)))
				(_port(_int aclk -2 0 62(_ent (_in))))
				(_port(_int aresetn -2 0 63(_ent (_in))))
				(_port(_int aclken -2 0 64(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int s_axis_data_tdata 3 0 66(_ent (_in))))
				(_port(_int s_axis_data_tready -2 0 67(_ent (_out))))
				(_port(_int s_axis_data_tvalid -2 0 68(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int m_axis_data_tdata 4 0 71(_ent (_out))))
				(_port(_int m_axis_data_tvalid -2 0 72(_ent (_out))))
				(_port(_int m_axis_data_tready -2 0 73(_ent (_in))))
			)
		)
	)
	(_generate GEN_FILTER_BANK 0 86(_for 2 )
		(_inst FIR 0 87(_comp fir_filter)
			(_gen
				((AXIS_DATA_WIDTH)((i 32)))
				((FILTER_INDEX)(_code 2))
				((OVERSAMPLING_RATE)(_code 3))
				((number_of_filters)(_code 4))
				((num_of_coef)((i 51)))
				((coef_size)((i 12)))
			)
			(_port
				((aclk)(CLK))
				((aresetn)(ARESTN))
				((aclken)(ACKLEN))
				((s_axis_data_tdata)(DIN))
				((s_axis_data_tready)(S_AXIS_TREADY))
				((s_axis_data_tvalid)(S_AXIS_TVALID))
				((m_axis_data_tdata)(DOUT(_object 3)))
				((m_axis_data_tready)(M_AXIS_TREADY))
			)
			(_use(_ent . fir_filter)
				(_gen
					((AXIS_DATA_WIDTH)((i 32)))
					((FILTER_INDEX)(_code 5))
					((OVERSAMPLING_RATE)(_code 6))
					((number_of_filters)(_code 7))
					((num_of_coef)((i 51)))
					((coef_size)((i 12)))
				)
				(_port
					((aclk)(aclk))
					((aresetn)(aresetn))
					((aclken)(aclken))
					((s_axis_data_tdata)(s_axis_data_tdata))
					((s_axis_data_tready)(s_axis_data_tready))
					((s_axis_data_tvalid)(s_axis_data_tvalid))
					((m_axis_data_tdata)(m_axis_data_tdata))
					((m_axis_data_tvalid)(m_axis_data_tvalid))
					((m_axis_data_tready)(m_axis_data_tready))
				)
			)
		)
		(_object
			(_cnst(_int I 2 0 86(_arch)))
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 32 \1\ (_ent((i 1)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 33 \32\ (_ent gms((i 32)))))
		(_port(_int CLK -2 0 36(_ent(_in))))
		(_port(_int ARESTN -2 0 37(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 38(_array -2((_dto c 8 i 0)))))
		(_port(_int DIN 0 0 38(_ent(_in))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~12 0 39(_array -3((_dto c 9 i 0)))))
		(_port(_int DOUT 1 0 39(_ent(_out))))
		(_sig(_int ACKLEN -2 0 78(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TVALID -2 0 79(_arch(_uni((i 3))))))
		(_sig(_int S_AXIS_TREADY -2 0 80(_arch(_uni((i 3))))))
		(_sig(_int M_AXIS_TREADY -2 0 82(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~CHANNELS-1~13 0 86(_scalar (_to i 0 c 10))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD)))
	(_model . filters_bank_arch 11 -1)
)
I 000061 55 6008          1637258040793 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 29(polyphase_clock_sync 0 46))
	(_version ve1)
	(_time 1637258040794 2021.11.18 18:54:00)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code da8fdf88dd8dddcdd48fca8083dcdbddd9dcdfdf8c)
	(_ent
		(_time 1637258040783)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 52(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 53(_ent((i 32)))))
				(_port(_int arestn -2 0 56(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 57(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 58(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 58(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 59(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 59(_ent (_in))))
				(_port(_int underflow -2 0 60(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 61(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 61(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 62(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 62(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 80(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 81(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 82(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 83(_ent((i 32)))))
				(_port(_int arestn -2 0 86(_ent (_in))))
				(_port(_int clk -2 0 87(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 88(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1312 0 89(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 90(_ent (_out))))
				(_port(_int underflow -2 0 91(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 0 67(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 68(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 69(_ent((i 32)))))
				(_port(_int ARESTN -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 74(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 74(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~138 0 75(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 107(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 118(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 0 128(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 0 135(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 32 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 33 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 35 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 36 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 39(_ent(_in))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 41(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 42(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 42(_ent(_out))))
		(_sig(_int underflow -2 0 97(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 98(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 0 99(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 99(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 0 100(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1320 0 101(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 101(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000061 55 6008          1637258122375 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 29(polyphase_clock_sync 0 46))
	(_version ve1)
	(_time 1637258122376 2021.11.18 18:55:22)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code 84d5808ad6d383938ad194dedd82858387828181d2)
	(_ent
		(_time 1637258040782)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 52(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 53(_ent((i 32)))))
				(_port(_int arestn -2 0 56(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 57(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 58(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 58(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 59(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 59(_ent (_in))))
				(_port(_int underflow -2 0 60(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 61(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 61(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 62(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 62(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 80(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 81(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 82(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 83(_ent((i 32)))))
				(_port(_int arestn -2 0 86(_ent (_in))))
				(_port(_int clk -2 0 87(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 88(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1312 0 89(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 90(_ent (_out))))
				(_port(_int underflow -2 0 91(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 0 67(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 68(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 69(_ent((i 32)))))
				(_port(_int ARESTN -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 74(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 74(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~138 0 75(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 107(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 118(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 0 128(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 0 135(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 32 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 33 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 35 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 36 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 39(_ent(_in))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 41(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 42(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 42(_ent(_out))))
		(_sig(_int underflow -2 0 97(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 98(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 0 99(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 99(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 0 100(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1320 0 101(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 101(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000056 55 2705          1637258264305 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258264306 2021.11.18 18:57:44)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code f6f0a3a6a6a1f1e1fbf4e6acaff0f7f1f5f0f3f3a0)
	(_ent
		(_time 1637258264303)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 0 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 1 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 2))
			((DATA_WIDTH)(_code 3))
			((FACTOR_WIDTH)(_code 4))
			((AXIS_DATA_WIDTH)(_code 5))
			((SAMPLES_PER_SYMBOL)(_code 6))
			((OVERSAMPLING_RATE)(_code 7))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 8))
				((DATA_WIDTH)(_code 9))
				((FACTOR_WIDTH)(_code 10))
				((AXIS_DATA_WIDTH)(_code 11))
				((SAMPLES_PER_SYMBOL)(_code 12))
				((OVERSAMPLING_RATE)(_code 13))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 14 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 15 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 16 -1)
)
I 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 72 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258264329 2021.11.18 18:57:44)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 05035703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
I 000061 55 6008          1637258280689 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 29(polyphase_clock_sync 0 46))
	(_version ve1)
	(_time 1637258280690 2021.11.18 18:58:00)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code edefb8beefbaeafae3b8fdb7b4ebeceaeeebe8e8bb)
	(_ent
		(_time 1637258040782)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 52(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 53(_ent((i 32)))))
				(_port(_int arestn -2 0 56(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 57(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 58(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 58(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 59(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 59(_ent (_in))))
				(_port(_int underflow -2 0 60(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 61(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 61(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 62(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 62(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 80(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 81(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 82(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 83(_ent((i 32)))))
				(_port(_int arestn -2 0 86(_ent (_in))))
				(_port(_int clk -2 0 87(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 88(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1312 0 89(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 90(_ent (_out))))
				(_port(_int underflow -2 0 91(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 0 67(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 68(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 69(_ent((i 32)))))
				(_port(_int ARESTN -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 74(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 74(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~138 0 75(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 107(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 118(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 0 128(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 0 135(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 32 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 33 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 35 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 36 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 39(_ent(_in))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 41(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 42(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 42(_ent(_out))))
		(_sig(_int underflow -2 0 97(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 98(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 0 99(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 99(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 0 100(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1320 0 101(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 101(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000056 55 2705          1637258281081 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258281082 2021.11.18 18:58:01)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 73727372262474647e7163292a7572747075767625)
	(_ent
		(_time 1637258264302)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 0 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 1 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 2))
			((DATA_WIDTH)(_code 3))
			((FACTOR_WIDTH)(_code 4))
			((AXIS_DATA_WIDTH)(_code 5))
			((SAMPLES_PER_SYMBOL)(_code 6))
			((OVERSAMPLING_RATE)(_code 7))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 8))
				((DATA_WIDTH)(_code 9))
				((FACTOR_WIDTH)(_code 10))
				((AXIS_DATA_WIDTH)(_code 11))
				((SAMPLES_PER_SYMBOL)(_code 12))
				((OVERSAMPLING_RATE)(_code 13))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 14 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 15 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 16 -1)
)
I 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 82 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258566414 2021.11.18 19:02:46)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 1346451415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
I 000056 55 2914          1637258585903 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258585904 2021.11.18 19:03:05)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 2f28282b2f782838227e3f7576292e282c292a2a79)
	(_ent
		(_time 1637258264302)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 3 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 4 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 5))
			((DATA_WIDTH)(_code 6))
			((FACTOR_WIDTH)(_code 7))
			((AXIS_DATA_WIDTH)(_code 8))
			((SAMPLES_PER_SYMBOL)(_code 9))
			((OVERSAMPLING_RATE)(_code 10))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 11))
				((DATA_WIDTH)(_code 12))
				((FACTOR_WIDTH)(_code 13))
				((AXIS_DATA_WIDTH)(_code 14))
				((SAMPLES_PER_SYMBOL)(_code 15))
				((OVERSAMPLING_RATE)(_code 16))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 17 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 18 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 69(_prcs(_wait_for)(_trgt(1)))))
			(line__77(_arch 1 0 77(_assignment(_alias((ARESTN)(_string \"0"\)))(_trgt(0)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 19 -1)
)
I 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 82 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258585929 2021.11.18 19:03:05)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 4f484c4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
I 000061 55 6008          1637258597081 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 29(polyphase_clock_sync 0 46))
	(_version ve1)
	(_time 1637258597082 2021.11.18 19:03:17)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code d3d7d1818684d4c4dd86c3898ad5d2d4d0d5d6d685)
	(_ent
		(_time 1637258040782)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 52(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 53(_ent((i 32)))))
				(_port(_int arestn -2 0 56(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 57(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 58(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 58(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 59(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 59(_ent (_in))))
				(_port(_int underflow -2 0 60(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 61(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 61(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 62(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 62(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 80(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 81(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 82(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 83(_ent((i 32)))))
				(_port(_int arestn -2 0 86(_ent (_in))))
				(_port(_int clk -2 0 87(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 88(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1312 0 89(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 90(_ent (_out))))
				(_port(_int underflow -2 0 91(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 0 67(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 68(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 69(_ent((i 32)))))
				(_port(_int ARESTN -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 74(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 74(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~138 0 75(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 107(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 118(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 0 128(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 0 135(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 32 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 33 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 35 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 36 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 39(_ent(_in))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 41(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 42(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 42(_ent(_out))))
		(_sig(_int underflow -2 0 97(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 98(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 0 99(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 99(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 0 100(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1320 0 101(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 101(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
I 000056 55 2914          1637258597406 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258597407 2021.11.18 19:03:17)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 1b1f1f1c1f4c1c0c164a0b41421d1a1c181d1e1e4d)
	(_ent
		(_time 1637258264302)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 3 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 4 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 5))
			((DATA_WIDTH)(_code 6))
			((FACTOR_WIDTH)(_code 7))
			((AXIS_DATA_WIDTH)(_code 8))
			((SAMPLES_PER_SYMBOL)(_code 9))
			((OVERSAMPLING_RATE)(_code 10))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 11))
				((DATA_WIDTH)(_code 12))
				((FACTOR_WIDTH)(_code 13))
				((AXIS_DATA_WIDTH)(_code 14))
				((SAMPLES_PER_SYMBOL)(_code 15))
				((OVERSAMPLING_RATE)(_code 16))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 17 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 18 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_prcs
			(clock(_arch 0 0 69(_prcs(_wait_for)(_trgt(1)))))
			(line__77(_arch 1 0 77(_assignment(_alias((ARESTN)(_string \"0"\)))(_trgt(0)))))
			(line__78(_arch 2 0 78(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 19 -1)
)
I 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 82 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258597415 2021.11.18 19:03:17)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code 2b2f2b2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
I 000056 55 2935          1637258789315 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258789316 2021.11.18 19:06:29)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code bebbbfeabde9b9a9b3efaee4e7b8bfb9bdb8bbbbe8)
	(_ent
		(_time 1637258264302)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 52(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 4))
			((DATA_WIDTH)(_code 5))
			((FACTOR_WIDTH)(_code 6))
			((AXIS_DATA_WIDTH)(_code 7))
			((SAMPLES_PER_SYMBOL)(_code 8))
			((OVERSAMPLING_RATE)(_code 9))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 10))
				((DATA_WIDTH)(_code 11))
				((FACTOR_WIDTH)(_code 12))
				((AXIS_DATA_WIDTH)(_code 13))
				((SAMPLES_PER_SYMBOL)(_code 14))
				((OVERSAMPLING_RATE)(_code 15))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 16 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 17 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_cnst(_int T -3 0 47(_arch((ns 4626322717216342016)))))
		(_prcs
			(clock(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(line__78(_arch 1 0 78(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 18 -1)
)
I 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 82 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258789336 2021.11.18 19:06:29)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code ddd8d88f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
V 000061 55 6008          1637258803119 polyphase_clock_sync
(_unit VHDL(polyphase_clock_sync 0 29(polyphase_clock_sync 0 46))
	(_version ve1)
	(_time 1637258803120 2021.11.18 19:06:43)
	(_source(\../src/polyphase_clock_sync_2.vhd\))
	(_parameters tan)
	(_code b2b0b5e6e6e5b5a5bce7a2e8ebb4b3b5b1b4b7b7e4)
	(_ent
		(_time 1637258040782)
	)
	(_comp
		(dual_MUX
			(_object
				(_gen(_int CHANNELS -1 0 52(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 53(_ent((i 32)))))
				(_port(_int arestn -2 0 56(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~13 0 57(_array -3((_dto c 0 i 0)))))
				(_port(_int dfilter_array_din 6 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 58(_array -2((_uto i 0 i 2147483647)))))
				(_port(_int f_index 7 0 58(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~132 0 59(_array -3((_dto c 1 i 0)))))
				(_port(_int filter_array_din 8 0 59(_ent (_in))))
				(_port(_int underflow -2 0 60(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 61(_array -2((_dto c 2 i 0)))))
				(_port(_int dfilter_dout 9 0 61(_ent (_out))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 62(_array -2((_dto c 3 i 0)))))
				(_port(_int filter_dout 10 0 62(_ent (_out))))
			)
		)
		(TED
			(_object
				(_gen(_int CHANNELS -1 0 80(_ent((i 32)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 81(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 82(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 83(_ent((i 32)))))
				(_port(_int arestn -2 0 86(_ent (_in))))
				(_port(_int clk -2 0 87(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1310 0 88(_array -2((_dto c 4 i 0)))))
				(_port(_int dfilter_din 6 0 88(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1312 0 89(_array -2((_dto c 5 i 0)))))
				(_port(_int filter_din 7 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~13 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int f_index 8 0 90(_ent (_out))))
				(_port(_int underflow -2 0 91(_ent (_out))))
			)
		)
		(filters_bank
			(_object
				(_gen(_int CHANNELS -1 0 67(_ent((i 32)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 68(_ent((i 1)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 69(_ent((i 32)))))
				(_port(_int ARESTN -2 0 72(_ent (_in))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 74(_array -2((_dto c 7 i 0)))))
				(_port(_int DIN 6 0 74(_ent (_in))))
				(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~138 0 75(_array -3((_dto c 8 i 0)))))
				(_port(_int DOUT 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 107(_comp dual_MUX)
		(_port
			((arestn)(ARESTN))
			((dfilter_array_din)(ARRAY2770))
			((f_index)(f_index))
			((filter_array_din)(ARAY160))
			((underflow)(underflow))
			((dfilter_dout)(dfilter_dout(_range 9)))
			((filter_dout)(DOUT(_range 10)))
		)
		(_use(_ent . dual_MUX)
			(_port
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_array_din)(filter_array_din))
				((dfilter_array_din)(dfilter_array_din))
				((filter_dout)(filter_dout))
				((dfilter_dout)(dfilter_dout))
			)
		)
	)
	(_inst U1 0 118(_comp TED)
		(_port
			((arestn)(ARESTN))
			((clk)(CLK))
			((dfilter_din)(dfilter_dout(_range 11)))
			((filter_din)(DOUT(_range 12)))
			((f_index)(f_index(_range 13)))
			((underflow)(underflow))
		)
		(_use(_ent . TED)
			(_port
				((clk)(clk))
				((arestn)(arestn))
				((f_index)(f_index))
				((underflow)(underflow))
				((filter_din)(filter_din))
				((dfilter_din)(dfilter_din))
			)
		)
	)
	(_inst U2 0 128(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 14)))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_inst U3 0 135(_comp filters_bank)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN(_range 15)))
			((DOUT)(ARAY160))
		)
		(_use(_ent . filters_bank)
			(_port
				((CLK)(CLK))
				((ARESTN)(ARESTN))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 32 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 33 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 34 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 35 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 36 \32\ (_ent((i 32)))))
		(_port(_int ARESTN -2 0 39(_ent(_in))))
		(_port(_int CLK -2 0 40(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~12 0 41(_array -2((_dto c 16 i 0)))))
		(_port(_int DIN 0 0 41(_ent(_in))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~122 0 42(_array -2((_dto c 17 i 0)))))
		(_port(_int DOUT 1 0 42(_ent(_out))))
		(_sig(_int underflow -2 0 97(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1314 0 98(_array -3((_dto c 18 i 0)))))
		(_sig(_int ARAY160 2 0 98(_arch(_uni))))
		(_type(_int ~dout_array_t{CHANNELS-1~downto~0}~1316 0 99(_array -3((_dto c 19 i 0)))))
		(_sig(_int ARRAY2770 3 0 99(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~1318 0 100(_array -2((_dto c 20 i 0)))))
		(_sig(_int dfilter_dout 4 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{integer{ceil{log2{real{CHANNELS}}}}-1~downto~0}~1320 0 101(_array -2((_dto c 21 i 0)))))
		(_sig(_int f_index 5 0 101(_arch(_uni))))
		(_subprogram
			(_ext LOG2(3 15))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extpolyphase_clock_sync.array_type_pkg.~SIGNED{31~downto~0}~15(2 ~SIGNED{31~downto~0}~15)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(MATH_REAL))(ieee(NUMERIC_STD)))
	(_model . polyphase_clock_sync 22 -1)
)
V 000056 55 2935          1637258803438 TB_ARCHITECTURE
(_unit VHDL(polyphase_clock_sync_tb 0 11(tb_architecture 0 22))
	(_version ve1)
	(_time 1637258803439 2021.11.18 19:06:43)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code ebe9e3b8efbcecfce6bafbb1b2edeaece8edeeeebd)
	(_ent
		(_time 1637258264302)
	)
	(_comp
		(polyphase_clock_sync
			(_object
				(_gen(_int CHANNELS -1 0 26(_ent((i 32)))))
				(_gen(_int DATA_WIDTH -1 0 27(_ent((i 32)))))
				(_gen(_int FACTOR_WIDTH -1 0 28(_ent((i 12)))))
				(_gen(_int AXIS_DATA_WIDTH -1 0 29(_ent((i 32)))))
				(_gen(_int SAMPLES_PER_SYMBOL -1 0 30(_ent((i 2)))))
				(_gen(_int OVERSAMPLING_RATE -1 0 31(_ent((i 32)))))
				(_port(_int ARESTN -2 0 33(_ent (_in))))
				(_port(_int CLK -2 0 34(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~13 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int DIN 2 0 35(_ent (_in))))
				(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~132 0 36(_array -2((_dto c 3 i 0)))))
				(_port(_int DOUT 3 0 36(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 52(_comp polyphase_clock_sync)
		(_gen
			((CHANNELS)(_code 4))
			((DATA_WIDTH)(_code 5))
			((FACTOR_WIDTH)(_code 6))
			((AXIS_DATA_WIDTH)(_code 7))
			((SAMPLES_PER_SYMBOL)(_code 8))
			((OVERSAMPLING_RATE)(_code 9))
		)
		(_port
			((ARESTN)(ARESTN))
			((CLK)(CLK))
			((DIN)(DIN))
			((DOUT)(DOUT))
		)
		(_use(_ent . polyphase_clock_sync)
			(_gen
				((CHANNELS)(_code 10))
				((DATA_WIDTH)(_code 11))
				((FACTOR_WIDTH)(_code 12))
				((AXIS_DATA_WIDTH)(_code 13))
				((SAMPLES_PER_SYMBOL)(_code 14))
				((OVERSAMPLING_RATE)(_code 15))
			)
			(_port
				((ARESTN)(ARESTN))
				((CLK)(CLK))
				((DIN)(DIN))
				((DOUT)(DOUT))
			)
		)
	)
	(_object
		(_gen(_int CHANNELS -1 0 14 \32\ (_ent((i 32)))))
		(_gen(_int DATA_WIDTH -1 0 15 \32\ (_ent((i 32)))))
		(_gen(_int FACTOR_WIDTH -1 0 16 \12\ (_ent((i 12)))))
		(_gen(_int AXIS_DATA_WIDTH -1 0 17 \32\ (_ent gms((i 32)))))
		(_gen(_int SAMPLES_PER_SYMBOL -1 0 18 \2\ (_ent((i 2)))))
		(_gen(_int OVERSAMPLING_RATE -1 0 19 \32\ (_ent((i 32)))))
		(_sig(_int ARESTN -2 0 40(_arch(_uni))))
		(_sig(_int CLK -2 0 41(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~134 0 42(_array -2((_dto c 16 i 0)))))
		(_sig(_int DIN 0 0 42(_arch(_uni))))
		(_type(_int ~SIGNED{AXIS_DATA_WIDTH-1~downto~0}~136 0 44(_array -2((_dto c 17 i 0)))))
		(_sig(_int DOUT 1 0 44(_arch(_uni))))
		(_cnst(_int T -3 0 47(_arch((ns 4626322717216342016)))))
		(_prcs
			(clock(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(line__78(_arch 1 0 78(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(array_type_pkg))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_model . TB_ARCHITECTURE 18 -1)
)
V 000053 55 599 0 testbench_for_polyphase_clock_sync
(_configuration VHDL (testbench_for_polyphase_clock_sync 0 82 (polyphase_clock_sync_tb))
	(_version ve1)
	(_time 1637258803446 2021.11.18 19:06:43)
	(_source(\../src/TestBench/polyphase_clock_sync_TB.vhd\))
	(_parameters tan)
	(_code faf8f6aaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . polyphase_clock_sync polyphase_clock_sync
				(_port
					((ARESTN)(ARESTN))
					((CLK)(CLK))
					((DIN)(DIN))
					((DOUT)(DOUT))
				)
			)
		)
	)
	(_use(std(standard))(.(array_type_pkg))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
)
