# Generated by Yosys 0.34+14 (git sha1 11b9deba9, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 1043
attribute \src "sar_adc_nonideal_conv.sv:129.1-157.10"
attribute \hdlname "\\frequency_divider"
attribute \keep 1
module $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000100
  parameter \DIVISION 4
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:140$165_CHECK[0:0]$177
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:140$165_EN[0:0]$178
  attribute \src "sar_adc_nonideal_conv.sv:144.1-149.4"
  wire width 32 $0\counter[31:0]
  attribute \src "sar_adc_nonideal_conv.sv:152.1-154.4"
  wire $0\output_clk_digital[0:0]
  attribute \src "sar_adc_nonideal_conv.sv:147.20-147.31"
  wire width 32 $add$sar_adc_nonideal_conv.sv:147$170_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$789
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$787
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$797
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$785
  wire $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$795
  wire $auto$rtlil.cc:2501:Eqx$792
  attribute \src "sar_adc_nonideal_conv.sv:153.8-153.29"
  wire $eq$sar_adc_nonideal_conv.sv:153$173_Y
  attribute \src "sar_adc_nonideal_conv.sv:153.53-153.72"
  wire $logic_not$sar_adc_nonideal_conv.sv:153$174_Y
  attribute \src "sar_adc_nonideal_conv.sv:146.8-146.31"
  wire $ne$sar_adc_nonideal_conv.sv:146$169_Y
  attribute \src "sar_adc_nonideal_conv.sv:137.17-137.20"
  wire input 4 \clk
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:141.14-141.21"
  wire width 32 \counter
  attribute \src "sar_adc_nonideal_conv.sv:133.18-133.35"
  wire input 1 \input_clk_digital
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:134.18-134.36"
  wire output 2 \output_clk_digital
  attribute \src "sar_adc_nonideal_conv.sv:136.17-136.22"
  wire input 3 \reset
  attribute \src "sar_adc_nonideal_conv.sv:147.20-147.31"
  cell $add $add$sar_adc_nonideal_conv.sv:147$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1'1
    connect \Y $add$sar_adc_nonideal_conv.sv:147$170_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:140.8-140.29"
  cell $assume $assume$sar_adc_nonideal_conv.sv:140$175
    connect \A $0$formal$sar_adc_nonideal_conv.sv:140$165_CHECK[0:0]$177
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:140$165_EN[0:0]$178
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$793
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$785
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$787
    connect \S $auto$rtlil.cc:2501:Eqx$792
    connect \Y \counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$803
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$795
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$797
    connect \S $auto$rtlil.cc:2501:Eqx$792
    connect \Y \output_clk_digital
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$790
    parameter \WIDTH 1
    connect \D \input_clk_digital
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$789
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$789 \input_clk_digital }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$792
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$786
    parameter \WIDTH 32
    connect \D \counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$785
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$788
    parameter \WIDTH 32
    connect \D $0\counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$787
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$796
    parameter \WIDTH 1
    connect \D \output_clk_digital
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$795
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$798
    parameter \WIDTH 1
    connect \D $0\output_clk_digital[0:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$797
  end
  attribute \src "sar_adc_nonideal_conv.sv:140.16-140.28"
  cell $logic_not $eq$sar_adc_nonideal_conv.sv:140$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:140$165_CHECK[0:0]$177
  end
  attribute \src "sar_adc_nonideal_conv.sv:153.8-153.29"
  cell $eq $eq$sar_adc_nonideal_conv.sv:153$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \counter [30:0] 1'0 }
    connect \B 3'100
    connect \Y $eq$sar_adc_nonideal_conv.sv:153$173_Y
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  cell $initstate $initstate$166
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:140$165_EN[0:0]$178
  end
  attribute \src "sar_adc_nonideal_conv.sv:153.53-153.72"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:153$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \output_clk_digital
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:153$174_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:146.8-146.31"
  cell $ne $ne$sar_adc_nonideal_conv.sv:146$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \counter [30:0] 1'0 }
    connect \B 3'100
    connect \Y $ne$sar_adc_nonideal_conv.sv:146$169_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:153.8-153.29|sar_adc_nonideal_conv.sv:153.5-153.73"
  cell $mux $procmux$424
    parameter \WIDTH 1
    connect \A \output_clk_digital
    connect \B $logic_not$sar_adc_nonideal_conv.sv:153$174_Y
    connect \S $eq$sar_adc_nonideal_conv.sv:153$173_Y
    connect \Y $0\output_clk_digital[0:0]
  end
  attribute \full_case 1
  attribute \src "sar_adc_nonideal_conv.sv:146.8-146.31|sar_adc_nonideal_conv.sv:146.5-148.27"
  cell $mux $procmux$427
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$sar_adc_nonideal_conv.sv:147$170_Y
    connect \S $ne$sar_adc_nonideal_conv.sv:146$169_Y
    connect \Y $0\counter[31:0]
  end
end
attribute \src "sar_adc.v:7.1-86.10"
attribute \hdlname "\\sar_adc"
module $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000010
  parameter \N_BITS 2
  attribute \src "sar_adc.v:78.1-84.4"
  wire $0\comparator_output_digital[0:0]
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$779
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$777
  wire $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$775
  wire $auto$rtlil.cc:2501:Eqx$782
  attribute \src "sar_adc.v:82.38-82.66"
  wire $gt$sar_adc.v:82$182_Y
  wire $procmux$419_Y
  attribute \src "sar_adc.v:21.17-21.20"
  wire input 5 \clk
  attribute \keep 1
  attribute \src "sar_adc.v:30.13-30.38"
  wire \comparator_output_digital
  attribute \src "sar_adc.v:29.13-29.35"
  wire width 10 \comparator_output_real
  attribute \src "sar_adc.v:17.18-17.21"
  wire output 3 \eoc
  attribute \src "sar_adc.v:15.17-15.35"
  wire input 2 \input_hold_digital
  attribute \src "sar_adc.v:55.13-55.36"
  wire width 10 \input_voltage_dac_shift
  attribute \src "sar_adc.v:13.23-13.41"
  wire width 10 input 1 \input_voltage_real
  attribute \src "sar_adc.v:27.13-27.27"
  wire width 10 \n_voltage_real
  attribute \src "sar_adc.v:18.29-18.50"
  wire width 10 output 4 \output_result_digital
  wire width 2 \output_result_digital_prescale
  attribute \src "sar_adc.v:26.13-26.27"
  wire width 10 \p_voltage_real
  attribute \src "sar_adc.v:23.17-23.22"
  wire input 7 \reset
  attribute \src "sar_adc.v:22.17-22.24"
  wire input 6 \sys_clk
  cell $mux $auto$clk2fflogic.cc:110:mux$783
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$775
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$777
    connect \S $auto$rtlil.cc:2501:Eqx$782
    connect \Y \comparator_output_digital
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$780
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$779
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$779 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$782
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$776
    parameter \WIDTH 1
    connect \D \comparator_output_digital
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$775
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$778
    parameter \WIDTH 1
    connect \D $0\comparator_output_digital[0:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$777
  end
  attribute \src "sar_adc.v:82.38-82.66"
  cell $gt $gt$sar_adc.v:82$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \comparator_output_real
    connect \B 8'11010011
    connect \Y $gt$sar_adc.v:82$182_Y
  end
  attribute \src "sar_adc.v:81.17-81.29|sar_adc.v:81.14-83.8"
  cell $mux $procmux$419
    parameter \WIDTH 1
    connect \A $gt$sar_adc.v:82$182_Y
    connect \B \comparator_output_digital
    connect \S \sys_clk
    connect \Y $procmux$419_Y
  end
  attribute \full_case 1
  attribute \src "sar_adc.v:79.8-79.13|sar_adc.v:79.5-83.8"
  cell $mux $procmux$422
    parameter \WIDTH 1
    connect \A $procmux$419_Y
    connect \B 1'0
    connect \S \reset
    connect \Y $0\comparator_output_digital[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:58.29-63.2"
  cell \digital_to_analog_converter \DAC_instance
    connect \clk \clk
    connect \input_voltage_digital { \output_result_digital_prescale 8'00000000 }
    connect \output_voltage_real \n_voltage_real
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:46.3-53.2"
  cell $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000010 \SAR_instance
    connect \conduct_comparison \input_hold_digital
    connect \eoc \eoc
    connect \feedback_value \comparator_output_digital
    connect \quantized_voltage \output_result_digital_prescale
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:65.18-72.2"
  cell \comparator_latch \comparator_instance
    connect \clk \clk
    connect \n \n_voltage_real
    connect \out \comparator_output_real
    connect \p \p_voltage_real
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:32.17-40.2"
  cell \sample_and_hold \sah
    connect \clk \clk
    connect \input_control_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_voltage_real \p_voltage_real
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  connect \input_voltage_dac_shift { \output_result_digital_prescale 8'00000000 }
  connect \output_result_digital { \output_result_digital_prescale 8'00000000 }
end
attribute \src "sar_adc.v:95.1-121.10"
attribute \hdlname "\\sar_adc__N_BITS_10"
module $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000010
  parameter \N_BITS 2
  attribute \src "sar_adc.v:100.23-100.26"
  wire input 1 \clk
  attribute \src "sar_adc.v:101.24-101.27"
  wire output 2 \eoc
  attribute \src "sar_adc.v:102.23-102.41"
  wire input 3 \input_hold_digital
  attribute \src "sar_adc.v:103.24-103.42"
  wire width 10 input 4 \input_voltage_real
  attribute \src "sar_adc.v:104.25-104.46"
  wire width 10 output 5 \output_result_digital
  attribute \src "sar_adc.v:105.23-105.28"
  wire input 6 \reset
  attribute \src "sar_adc.v:106.23-106.30"
  wire input 7 \sys_clk
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:111.5-120.4"
  cell $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000010 \v
    connect \clk \clk
    connect \eoc \eoc
    connect \input_hold_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_result_digital \output_result_digital
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
end
attribute \src "./successive_approximation_register.v:2.1-49.10"
attribute \hdlname "\\successive_approximation_register"
attribute \dynports 1
module $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000010
  parameter \N_BITS 2
  attribute \src "./successive_approximation_register.v:31.1-37.4"
  wire width 2 $0$lookahead\quantized_voltage_register$280[1:0]$285
  attribute \src "./successive_approximation_register.v:22.1-29.4"
  wire width 2 $0\counter[1:0]
  wire width 2 $add$./successive_approximation_register.v:26$279_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 2 $and$./successive_approximation_register.v:0$303_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$759
  attribute \init 2'00
  wire width 2 $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$280[1:0]$285#sampled$767
  attribute \init 2'00
  wire width 2 $auto$clk2fflogic.cc:88:sample_data$$0\counter[1:0]#sampled$757
  wire width 2 $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$755
  wire width 2 $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$765
  wire $auto$rtlil.cc:2501:Eqx$762
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$310_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$316_Y
  attribute \src "./successive_approximation_register.v:46.15-46.40"
  wire $eq$./successive_approximation_register.v:46$319_Y
  attribute \src "./successive_approximation_register.v:32.17-32.36"
  wire $logic_not$./successive_approximation_register.v:32$286_Y
  attribute \src "./successive_approximation_register.v:46.45-46.51"
  wire $logic_not$./successive_approximation_register.v:46$320_Y
  attribute \src "./successive_approximation_register.v:32.8-32.36"
  wire $logic_or$./successive_approximation_register.v:32$287_Y
  attribute \src "./successive_approximation_register.v:26.12-26.37"
  wire $ne$./successive_approximation_register.v:26$278_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 33 signed $neg$./successive_approximation_register.v:0$296_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 2 $not$./successive_approximation_register.v:0$302_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 2 $or$./successive_approximation_register.v:0$304_Y
  wire width 2 $procmux$360_Y
  wire width 2 $procmux$362_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 2 $shift$./successive_approximation_register.v:0$297_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 2 $shift$./successive_approximation_register.v:0$301_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 33 signed $sub$./successive_approximation_register.v:0$295_Y
  attribute \src "./successive_approximation_register.v:35.37-35.55"
  wire width 32 $sub$./successive_approximation_register.v:35$293_Y
  attribute \src "./successive_approximation_register.v:7.18-7.36"
  wire input 2 \conduct_comparison
  attribute \keep 1
  attribute \src "./successive_approximation_register.v:16.26-16.33"
  wire width 2 \counter
  attribute \src "./successive_approximation_register.v:10.32-10.35"
  wire output 4 \eoc
  attribute \src "./successive_approximation_register.v:6.18-6.32"
  wire input 1 \feedback_value
  attribute \src "./successive_approximation_register.v:9.33-9.50"
  wire width 2 output 3 \quantized_voltage
  attribute \keep 1
  attribute \src "./successive_approximation_register.v:20.21-20.47"
  wire width 2 \quantized_voltage_register
  attribute \src "./successive_approximation_register.v:13.17-13.22"
  wire input 6 \reset
  attribute \src "./successive_approximation_register.v:12.17-12.24"
  wire input 5 \sys_clk
  attribute \src "./successive_approximation_register.v:26.50-26.61"
  cell $add $add$./successive_approximation_register.v:26$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \counter
    connect \B 1'1
    connect \Y $add$./successive_approximation_register.v:26$279_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $and $and$./successive_approximation_register.v:0$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \quantized_voltage_register
    connect \B $not$./successive_approximation_register.v:0$302_Y
    connect \Y $and$./successive_approximation_register.v:0$303_Y
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$763
    parameter \WIDTH 2
    connect \A $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$755
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\counter[1:0]#sampled$757
    connect \S $auto$rtlil.cc:2501:Eqx$762
    connect \Y \counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$773
    parameter \WIDTH 2
    connect \A $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$765
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$280[1:0]$285#sampled$767
    connect \S $auto$rtlil.cc:2501:Eqx$762
    connect \Y \quantized_voltage_register
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$760
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$759
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$759 \sys_clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$762
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$756
    parameter \WIDTH 2
    connect \D \counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$755
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$758
    parameter \WIDTH 2
    connect \D $0\counter[1:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\counter[1:0]#sampled$757
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$766
    parameter \WIDTH 2
    connect \D \quantized_voltage_register
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$765
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$768
    parameter \WIDTH 2
    connect \D $0$lookahead\quantized_voltage_register$280[1:0]$285
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$280[1:0]$285#sampled$767
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $logic_not $eq$./successive_approximation_register.v:42$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$295_Y [31:0]
    connect \Y $eq$./successive_approximation_register.v:42$310_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$295_Y [31:0]
    connect \B 1'1
    connect \Y $eq$./successive_approximation_register.v:42$316_Y
  end
  attribute \src "./successive_approximation_register.v:46.15-46.40"
  cell $eq $eq$./successive_approximation_register.v:46$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'11
    connect \Y $eq$./successive_approximation_register.v:46$319_Y
  end
  attribute \src "./successive_approximation_register.v:46.14-46.51"
  cell $logic_and $logic_and$./successive_approximation_register.v:46$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./successive_approximation_register.v:46$319_Y
    connect \B $logic_not$./successive_approximation_register.v:46$320_Y
    connect \Y \eoc
  end
  attribute \src "./successive_approximation_register.v:32.17-32.36"
  cell $logic_not $logic_not$./successive_approximation_register.v:32$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \conduct_comparison
    connect \Y $logic_not$./successive_approximation_register.v:32$286_Y
  end
  attribute \src "./successive_approximation_register.v:46.45-46.51"
  cell $logic_not $logic_not$./successive_approximation_register.v:46$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$./successive_approximation_register.v:46$320_Y
  end
  attribute \src "./successive_approximation_register.v:32.8-32.36"
  cell $logic_or $logic_or$./successive_approximation_register.v:32$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $logic_not$./successive_approximation_register.v:32$286_Y
    connect \Y $logic_or$./successive_approximation_register.v:32$287_Y
  end
  attribute \src "./successive_approximation_register.v:26.12-26.37"
  cell $ne $ne$./successive_approximation_register.v:26$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'11
    connect \Y $ne$./successive_approximation_register.v:26$278_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $neg $neg$./successive_approximation_register.v:0$296
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 $sub$./successive_approximation_register.v:0$295_Y [31:0] }
    connect \Y $neg$./successive_approximation_register.v:0$296_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $not $not$./successive_approximation_register.v:0$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A $shift$./successive_approximation_register.v:0$297_Y
    connect \Y $not$./successive_approximation_register.v:0$302_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $or $or$./successive_approximation_register.v:0$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A $and$./successive_approximation_register.v:0$303_Y
    connect \B $shift$./successive_approximation_register.v:0$301_Y
    connect \Y $or$./successive_approximation_register.v:0$304_Y
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:32.8-32.36|./successive_approximation_register.v:32.5-36.8"
  cell $mux $procmux$348
    parameter \WIDTH 2
    connect \A $or$./successive_approximation_register.v:0$304_Y
    connect \B 2'00
    connect \S $logic_or$./successive_approximation_register.v:32$287_Y
    connect \Y $0$lookahead\quantized_voltage_register$280[1:0]$285
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:26.12-26.37|./successive_approximation_register.v:26.9-27.27"
  cell $mux $procmux$360
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $add$./successive_approximation_register.v:26$279_Y
    connect \S $ne$./successive_approximation_register.v:26$278_Y
    connect \Y $procmux$360_Y
  end
  attribute \src "./successive_approximation_register.v:25.17-25.35|./successive_approximation_register.v:25.14-28.8"
  cell $mux $procmux$362
    parameter \WIDTH 2
    connect \A \counter
    connect \B $procmux$360_Y
    connect \S \conduct_comparison
    connect \Y $procmux$362_Y
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:23.8-23.13|./successive_approximation_register.v:23.5-28.8"
  cell $mux $procmux$365
    parameter \WIDTH 2
    connect \A $procmux$362_Y
    connect \B 2'00
    connect \S \reset
    connect \Y $0\counter[1:0]
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $shift $shift$./successive_approximation_register.v:0$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 2
    connect \A 1'1
    connect \B $neg$./successive_approximation_register.v:0$296_Y
    connect \Y $shift$./successive_approximation_register.v:0$297_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $shift $shift$./successive_approximation_register.v:0$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 2
    connect \A \feedback_value
    connect \B $neg$./successive_approximation_register.v:0$296_Y
    connect \Y $shift$./successive_approximation_register.v:0$301_Y
  end
  attribute \src "./successive_approximation_register.v:35.37-35.55"
  cell $sub $sub$./successive_approximation_register.v:35$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 2'10
    connect \B { 31'0000000000000000000000000000000 \counter [1] }
    connect \Y $sub$./successive_approximation_register.v:35$293_Y
  end
  attribute \src "./successive_approximation_register.v:35.36-35.60"
  cell $sub $sub$./successive_approximation_register.v:35$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $sub$./successive_approximation_register.v:35$293_Y
    connect \B 1'1
    connect \Y $sub$./successive_approximation_register.v:0$295_Y [31:0]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$312
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [0]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$310_Y
    connect \Y \quantized_voltage [0]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$318
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [1]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$316_Y
    connect \Y \quantized_voltage [1]
  end
  connect $sub$./successive_approximation_register.v:0$295_Y [32] 1'0
end
attribute \src "./comparator_latch.v:6.1-839.10"
attribute \hdlname "\\comparator_latch"
module \comparator_latch
  parameter \n_to_response_time 32'11111111111111111111101111110010
  parameter \p_to_response_time 32'11111111111111111111110000000100
  parameter \const_response_time 1285
  parameter \n_to_tau 32'11111111111111111111101100100000
  parameter \p_to_tau 1037
  parameter \const_tau 1042
  parameter \n_to_response_time_lh 32'11111111111111111111100100101000
  parameter \p_to_response_time_lh 32'11111111111111111111110000010010
  parameter \const_response_time_lh 1185
  parameter \n_to_tau_lh 1131
  parameter \p_to_tau_lh 32'11111111111111111111101110100101
  parameter \const_tau_lh 1529
  attribute \src "./comparator_latch.v:774.3-836.6"
  wire width 32 $0\fsm[31:0]
  attribute \src "./comparator_latch.v:774.3-836.6"
  wire width 35 $0\o[34:0]
  attribute \src "./comparator_latch.v:774.3-836.6"
  wire width 17 $0\state_cycle_counter[16:0]
  attribute \src "./comparator_latch.v:166.25-166.48"
  wire width 48 $add$./comparator_latch.v:166$193_Y
  wire width 40 $add$./comparator_latch.v:315$204_Y
  attribute \src "./comparator_latch.v:526.26-526.51"
  wire width 47 $add$./comparator_latch.v:526$228_Y
  wire width 44 $add$./comparator_latch.v:656$237_Y
  wire width 17 $add$./comparator_latch.v:798$260_Y
  attribute \src "./comparator_latch.v:808.18-808.30"
  wire width 35 $add$./comparator_latch.v:808$262_Y
  attribute \src "./comparator_latch.v:828.18-828.30"
  wire width 35 $add$./comparator_latch.v:828$268_Y
  attribute \src "./comparator_latch.v:785.14-785.37"
  wire $and$./comparator_latch.v:785$254_Y
  attribute \src "./comparator_latch.v:785.41-785.65"
  wire $and$./comparator_latch.v:785$257_Y
  attribute \src "./comparator_latch.v:785.14-785.66"
  wire $and$./comparator_latch.v:785$258_Y
  attribute \src "./comparator_latch.v:810.14-810.37"
  wire $and$./comparator_latch.v:810$264_Y
  attribute \src "./comparator_latch.v:830.14-830.59"
  wire $and$./comparator_latch.v:830$271_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$719
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$727
  attribute \init 35'00000000000000000000000000000000000
  wire width 35 $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$737
  attribute \init 17'00000000000000000
  wire width 17 $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$747
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$725
  wire width 35 $auto$clk2fflogic.cc:88:sample_data$\o#sampled$735
  wire $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$715
  wire width 17 $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$745
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$717
  wire $auto$opt_reduce.cc:134:opt_pmux$472
  wire $auto$rtlil.cc:2501:Eqx$722
  attribute \src "./comparator_latch.v:367.25-367.51"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51"
  wire width 52 $div$./comparator_latch.v:367$213_Y
  attribute \src "./comparator_latch.v:702.25-702.56"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59"
  wire width 60 $div$./comparator_latch.v:702$240_Y
  attribute \src "./comparator_latch.v:785.42-785.47"
  wire $gt$./comparator_latch.v:785$255_Y
  attribute \src "./comparator_latch.v:795.14-795.45"
  wire $gt$./comparator_latch.v:795$259_Y
  attribute \src "./comparator_latch.v:815.14-815.48"
  wire $gt$./comparator_latch.v:815$265_Y
  attribute \src "./comparator_latch.v:830.15-830.33"
  wire $gt$./comparator_latch.v:830$269_Y
  attribute \src "./comparator_latch.v:785.52-785.64"
  wire $le$./comparator_latch.v:785$256_Y
  attribute \src "./comparator_latch.v:830.38-830.58"
  wire $le$./comparator_latch.v:830$270_Y
  attribute \src "./comparator_latch.v:785.14-785.27"
  wire $not$./comparator_latch.v:785$253_Y
  attribute \src "./comparator_latch.v:810.29-810.37"
  wire $not$./comparator_latch.v:810$263_Y
  wire width 32 $procmux$367_Y
  wire width 32 $procmux$369_Y
  wire $procmux$370_CMP
  wire width 32 $procmux$371_Y
  wire $procmux$373_CMP
  wire width 32 $procmux$374_Y
  wire $procmux$376_CMP
  wire width 32 $procmux$377_Y
  wire $procmux$379_CMP
  wire width 32 $procmux$380_Y
  wire $procmux$382_CMP
  wire width 35 $procmux$389_Y
  wire width 17 $procmux$408_Y
  wire width 17 $procmux$410_Y
  wire width 17 $procmux$413_Y
  attribute \src "./comparator_latch.v:22.9-22.12"
  wire input 1 \clk
  attribute \src "./comparator_latch.v:405.17-405.26"
  wire width 51 \const_186
  attribute \src "./comparator_latch.v:538.17-538.26"
  wire width 34 \const_252
  attribute \src "./comparator_latch.v:683.17-683.26"
  wire width 18 \const_325
  attribute \src "./comparator_latch.v:737.17-737.26"
  wire width 51 \const_350
  attribute \src "./comparator_latch.v:50.17-50.24"
  wire width 18 \const_7
  attribute \src "./comparator_latch.v:178.17-178.25"
  wire width 34 \const_74
  attribute \src "./comparator_latch.v:205.17-205.25"
  wire width 18 \const_84
  attribute \src "./comparator_latch.v:38.17-38.21"
  wire width 37 \dodt
  attribute \src "./comparator_latch.v:35.17-35.21"
  wire width 36 \dvdt
  attribute \keep 1
  attribute \src "./comparator_latch.v:39.16-39.19"
  wire width 32 \fsm
  attribute \src "./comparator_latch.v:25.18-25.19"
  wire width 10 input 4 \n
  attribute \src "./comparator_latch.v:340.17-340.28"
  wire width 12 \neg_imm_153
  attribute \keep 1
  attribute \src "./comparator_latch.v:32.16-32.17"
  wire width 35 \o
  attribute \src "./comparator_latch.v:27.19-27.22"
  wire width 10 output 6 \out
  attribute \src "./comparator_latch.v:26.18-26.19"
  wire width 10 input 5 \p
  wire width 46 \padl_101
  attribute \src "./comparator_latch.v:250.17-250.25"
  wire width 95 \padl_107
  attribute \src "./comparator_latch.v:252.17-252.25"
  wire width 47 \padl_109
  wire width 12 \padl_115
  attribute \src "./comparator_latch.v:276.17-276.25"
  wire width 92 \padl_121
  attribute \src "./comparator_latch.v:286.17-286.25"
  wire width 92 \padl_126
  attribute \src "./comparator_latch.v:288.17-288.25"
  wire width 46 \padl_128
  attribute \src "./comparator_latch.v:305.17-305.25"
  wire width 43 \padl_133
  attribute \src "./comparator_latch.v:331.17-331.25"
  wire width 36 \padl_144
  attribute \src "./comparator_latch.v:336.17-336.25"
  wire width 83 \padl_149
  attribute \src "./comparator_latch.v:338.17-338.25"
  wire width 41 \padl_151
  wire width 3 \padl_16
  wire width 40 \padl_160
  attribute \src "./comparator_latch.v:394.17-394.25"
  wire width 14 \padl_176
  attribute \src "./comparator_latch.v:398.18-398.26"
  wire width 152 \padl_180
  attribute \src "./comparator_latch.v:400.17-400.25"
  wire width 87 \padl_182
  attribute \src "./comparator_latch.v:412.18-412.26"
  wire width 152 \padl_187
  attribute \src "./comparator_latch.v:76.17-76.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 28 \padl_19
  attribute \src "./comparator_latch.v:432.17-432.25"
  wire width 32 \padl_194
  attribute \src "./comparator_latch.v:440.18-440.26"
  wire width 144 \padl_201
  attribute \src "./comparator_latch.v:442.17-442.25"
  wire width 80 \padl_203
  wire width 51 \padl_207
  attribute \src "./comparator_latch.v:458.18-458.26"
  wire width 105 \padl_213
  attribute \src "./comparator_latch.v:460.17-460.25"
  wire width 52 \padl_215
  wire width 49 \padl_225
  attribute \src "./comparator_latch.v:80.18-80.25"
  wire width 146 \padl_23
  attribute \src "./comparator_latch.v:493.18-493.26"
  wire width 101 \padl_231
  attribute \src "./comparator_latch.v:495.17-495.25"
  wire width 50 \padl_233
  attribute \src "./comparator_latch.v:515.17-515.25"
  wire width 45 \padl_241
  attribute \src "./comparator_latch.v:530.18-530.26"
  wire width 144 \padl_246
  attribute \src "./comparator_latch.v:82.17-82.24"
  wire width 81 \padl_25
  wire width 12 \padl_266
  attribute \src "./comparator_latch.v:580.17-580.25"
  wire width 94 \padl_272
  attribute \src "./comparator_latch.v:590.17-590.25"
  wire width 94 \padl_277
  attribute \src "./comparator_latch.v:592.17-592.25"
  wire width 47 \padl_279
  wire width 50 \padl_286
  wire width 51 \padl_29
  attribute \src "./comparator_latch.v:624.18-624.26"
  wire width 103 \padl_292
  attribute \src "./comparator_latch.v:626.17-626.25"
  wire width 51 \padl_294
  attribute \src "./comparator_latch.v:45.17-45.23"
  wire width 21 \padl_3
  attribute \src "./comparator_latch.v:645.17-645.25"
  wire width 45 \padl_302
  attribute \src "./comparator_latch.v:666.17-666.25"
  wire width 37 \padl_310
  attribute \src "./comparator_latch.v:671.18-671.26"
  wire width 129 \padl_315
  attribute \src "./comparator_latch.v:673.17-673.25"
  wire width 64 \padl_317
  attribute \src "./comparator_latch.v:678.17-678.25"
  wire width 21 \padl_321
  wire width 35 \padl_326
  attribute \src "./comparator_latch.v:726.17-726.25"
  wire width 14 \padl_340
  attribute \src "./comparator_latch.v:730.18-730.26"
  wire width 153 \padl_344
  attribute \src "./comparator_latch.v:732.17-732.25"
  wire width 88 \padl_346
  attribute \src "./comparator_latch.v:98.18-98.25"
  wire width 105 \padl_35
  attribute \src "./comparator_latch.v:744.18-744.26"
  wire width 153 \padl_351
  attribute \src "./comparator_latch.v:100.17-100.24"
  wire width 52 \padl_37
  wire width 49 \padl_47
  attribute \src "./comparator_latch.v:133.18-133.25"
  wire width 101 \padl_53
  attribute \src "./comparator_latch.v:135.17-135.24"
  wire width 50 \padl_55
  attribute \src "./comparator_latch.v:155.17-155.24"
  wire width 44 \padl_63
  attribute \src "./comparator_latch.v:170.18-170.25"
  wire width 146 \padl_68
  attribute \src "./comparator_latch.v:200.17-200.24"
  wire width 21 \padl_80
  wire width 46 \padl_bits_102
  attribute \src "./comparator_latch.v:251.17-251.30"
  wire width 47 \padl_bits_108
  attribute \src "./comparator_latch.v:253.17-253.30"
  wire width 45 \padl_bits_110
  wire width 12 \padl_bits_116
  attribute \src "./comparator_latch.v:277.17-277.30"
  wire width 46 \padl_bits_122
  attribute \src "./comparator_latch.v:287.17-287.30"
  wire width 46 \padl_bits_127
  attribute \src "./comparator_latch.v:289.17-289.30"
  wire width 43 \padl_bits_129
  attribute \src "./comparator_latch.v:306.17-306.30"
  wire width 42 \padl_bits_134
  attribute \src "./comparator_latch.v:332.17-332.30"
  wire width 13 \padl_bits_145
  wire \padl_bits_150
  wire \padl_bits_152
  attribute \src "./comparator_latch.v:359.17-359.30"
  wire width 41 \padl_bits_161
  wire width 3 \padl_bits_17
  attribute \src "./comparator_latch.v:395.17-395.30"
  wire width 12 \padl_bits_177
  attribute \src "./comparator_latch.v:399.17-399.30"
  wire width 87 \padl_bits_181
  attribute \src "./comparator_latch.v:401.17-401.30"
  wire width 52 \padl_bits_183
  attribute \src "./comparator_latch.v:413.17-413.30"
  wire width 87 \padl_bits_188
  attribute \src "./comparator_latch.v:433.16-433.29"
  wire width 2 \padl_bits_195
  attribute \src "./comparator_latch.v:77.17-77.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 13 \padl_bits_20
  attribute \src "./comparator_latch.v:441.17-441.30"
  wire width 80 \padl_bits_202
  attribute \src "./comparator_latch.v:443.17-443.30"
  wire width 47 \padl_bits_204
  wire width 51 \padl_bits_208
  attribute \src "./comparator_latch.v:459.17-459.30"
  wire width 52 \padl_bits_214
  attribute \src "./comparator_latch.v:461.17-461.30"
  wire width 50 \padl_bits_216
  wire width 49 \padl_bits_226
  attribute \src "./comparator_latch.v:494.17-494.30"
  wire width 50 \padl_bits_232
  attribute \src "./comparator_latch.v:496.17-496.30"
  wire width 48 \padl_bits_234
  attribute \src "./comparator_latch.v:81.17-81.29"
  wire width 81 \padl_bits_24
  attribute \src "./comparator_latch.v:516.17-516.30"
  wire width 44 \padl_bits_242
  attribute \src "./comparator_latch.v:531.17-531.30"
  wire width 80 \padl_bits_247
  attribute \src "./comparator_latch.v:83.17-83.29"
  wire width 48 \padl_bits_26
  wire width 12 \padl_bits_267
  attribute \src "./comparator_latch.v:581.17-581.30"
  wire width 47 \padl_bits_273
  attribute \src "./comparator_latch.v:591.17-591.30"
  wire width 47 \padl_bits_278
  attribute \src "./comparator_latch.v:593.17-593.30"
  wire width 44 \padl_bits_280
  wire width 50 \padl_bits_287
  attribute \src "./comparator_latch.v:625.17-625.30"
  wire width 51 \padl_bits_293
  attribute \src "./comparator_latch.v:627.17-627.30"
  wire width 49 \padl_bits_295
  wire width 51 \padl_bits_30
  attribute \src "./comparator_latch.v:646.17-646.30"
  wire width 44 \padl_bits_303
  attribute \src "./comparator_latch.v:667.17-667.30"
  wire width 13 \padl_bits_311
  wire width 34 \padl_bits_316
  wire width 31 \padl_bits_318
  attribute \src "./comparator_latch.v:679.17-679.30"
  wire width 19 \padl_bits_322
  attribute \src "./comparator_latch.v:694.17-694.30"
  wire width 64 \padl_bits_327
  attribute \src "./comparator_latch.v:727.17-727.30"
  wire width 12 \padl_bits_341
  attribute \src "./comparator_latch.v:731.17-731.30"
  wire width 88 \padl_bits_345
  attribute \src "./comparator_latch.v:733.17-733.30"
  wire width 52 \padl_bits_347
  attribute \src "./comparator_latch.v:745.17-745.30"
  wire width 88 \padl_bits_352
  attribute \src "./comparator_latch.v:99.17-99.29"
  wire width 52 \padl_bits_36
  attribute \src "./comparator_latch.v:101.17-101.29"
  wire width 50 \padl_bits_38
  attribute \src "./comparator_latch.v:46.17-46.28"
  wire width 19 \padl_bits_4
  wire width 49 \padl_bits_48
  attribute \src "./comparator_latch.v:134.17-134.29"
  wire width 50 \padl_bits_54
  attribute \src "./comparator_latch.v:136.17-136.29"
  wire width 48 \padl_bits_56
  attribute \src "./comparator_latch.v:156.17-156.29"
  wire width 43 \padl_bits_64
  attribute \src "./comparator_latch.v:171.17-171.29"
  wire width 81 \padl_bits_69
  attribute \src "./comparator_latch.v:201.17-201.29"
  wire width 19 \padl_bits_81
  attribute \src "./comparator_latch.v:283.17-283.35"
  wire width 46 \padl_bits_zero_125
  attribute \src "./comparator_latch.v:293.16-293.34"
  wire width 3 \padl_bits_zero_131
  attribute \src "./comparator_latch.v:297.17-297.35"
  wire width 46 \padl_bits_zero_132
  attribute \src "./comparator_latch.v:549.17-549.35"
  wire width 30 \padl_bits_zero_253
  attribute \src "./comparator_latch.v:587.17-587.35"
  wire width 47 \padl_bits_zero_276
  attribute \src "./comparator_latch.v:597.16-597.34"
  wire width 3 \padl_bits_zero_282
  attribute \src "./comparator_latch.v:601.17-601.35"
  wire width 47 \padl_bits_zero_283
  attribute \src "./comparator_latch.v:187.17-187.34"
  wire width 15 \padl_bits_zero_75
  attribute \src "./comparator_latch.v:192.17-192.34"
  wire width 14 \padl_bits_zero_76
  attribute \src "./comparator_latch.v:41.17-41.23"
  wire width 35 \padr_0
  wire width 46 \padr_103
  attribute \src "./comparator_latch.v:278.17-278.25"
  wire width 46 \padr_123
  attribute \src "./comparator_latch.v:360.17-360.25"
  wire width 41 \padr_162
  attribute \src "./comparator_latch.v:388.17-388.25"
  wire width 35 \padr_172
  attribute \src "./comparator_latch.v:391.17-391.25"
  wire width 15 \padr_174
  attribute \src "./comparator_latch.v:414.17-414.25"
  wire width 87 \padr_189
  attribute \src "./comparator_latch.v:435.17-435.25"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10"
  wire width 13 \padr_197
  wire width 51 \padr_209
  attribute \src "./comparator_latch.v:476.17-476.25"
  wire width 47 \padr_221
  wire width 49 \padr_227
  attribute \src "./comparator_latch.v:512.17-512.25"
  wire width 47 \padr_239
  attribute \src "./comparator_latch.v:532.17-532.25"
  wire width 80 \padr_248
  wire width 58 \padr_260
  wire width 15 \padr_264
  attribute \src "./comparator_latch.v:582.17-582.25"
  wire width 47 \padr_274
  wire width 50 \padr_288
  attribute \src "./comparator_latch.v:642.17-642.25"
  wire width 47 \padr_300
  wire width 51 \padr_31
  attribute \src "./comparator_latch.v:675.17-675.25"
  wire width 35 \padr_319
  attribute \src "./comparator_latch.v:695.17-695.25"
  wire width 64 \padr_328
  attribute \src "./comparator_latch.v:723.17-723.25"
  wire width 35 \padr_338
  attribute \src "./comparator_latch.v:746.17-746.25"
  wire width 88 \padr_353
  attribute \src "./comparator_latch.v:116.17-116.24"
  wire width 48 \padr_43
  wire width 49 \padr_49
  attribute \src "./comparator_latch.v:152.17-152.24"
  wire width 48 \padr_61
  attribute \src "./comparator_latch.v:172.17-172.24"
  wire width 81 \padr_70
  attribute \src "./comparator_latch.v:196.17-196.24"
  wire width 35 \padr_77
  wire width 50 \padr_93
  wire width 40 \padr_97
  attribute \src "./comparator_latch.v:42.17-42.28"
  wire width 20 \padr_bits_1
  attribute \src "./comparator_latch.v:241.17-241.30"
  wire width 36 \padr_bits_104
  attribute \src "./comparator_latch.v:279.17-279.30"
  wire width 36 \padr_bits_124
  attribute \src "./comparator_latch.v:361.16-361.29"
  wire width 7 \padr_bits_163
  attribute \src "./comparator_latch.v:389.17-389.30"
  wire width 20 \padr_bits_173
  attribute \src "./comparator_latch.v:392.16-392.29"
  wire \padr_bits_175
  attribute \src "./comparator_latch.v:415.17-415.30"
  wire width 51 \padr_bits_190
  attribute \src "./comparator_latch.v:436.16-436.29"
  wire \padr_bits_198
  attribute \src "./comparator_latch.v:449.17-449.30"
  wire width 41 \padr_bits_210
  attribute \src "./comparator_latch.v:477.16-477.29"
  wire \padr_bits_222
  attribute \src "./comparator_latch.v:484.17-484.30"
  wire width 39 \padr_bits_228
  attribute \src "./comparator_latch.v:513.16-513.29"
  wire width 2 \padr_bits_240
  attribute \src "./comparator_latch.v:533.17-533.30"
  wire width 45 \padr_bits_249
  attribute \src "./comparator_latch.v:566.17-566.30"
  wire width 14 \padr_bits_261
  attribute \src "./comparator_latch.v:571.16-571.29"
  wire width 3 \padr_bits_265
  attribute \src "./comparator_latch.v:583.17-583.30"
  wire width 37 \padr_bits_275
  attribute \src "./comparator_latch.v:615.17-615.30"
  wire width 40 \padr_bits_289
  attribute \src "./comparator_latch.v:643.16-643.29"
  wire width 2 \padr_bits_301
  attribute \src "./comparator_latch.v:89.17-89.29"
  wire width 41 \padr_bits_32
  attribute \src "./comparator_latch.v:676.17-676.30"
  wire width 14 \padr_bits_320
  attribute \src "./comparator_latch.v:696.17-696.30"
  wire width 30 \padr_bits_329
  attribute \src "./comparator_latch.v:724.17-724.30"
  wire width 21 \padr_bits_339
  attribute \src "./comparator_latch.v:747.17-747.30"
  wire width 51 \padr_bits_354
  attribute \src "./comparator_latch.v:117.16-117.28"
  wire width 2 \padr_bits_44
  attribute \src "./comparator_latch.v:124.17-124.29"
  wire width 39 \padr_bits_50
  attribute \src "./comparator_latch.v:153.16-153.28"
  wire width 4 \padr_bits_62
  attribute \src "./comparator_latch.v:173.17-173.29"
  wire width 46 \padr_bits_71
  attribute \src "./comparator_latch.v:197.17-197.29"
  wire width 20 \padr_bits_78
  attribute \src "./comparator_latch.v:229.17-229.29"
  wire width 10 \padr_bits_94
  attribute \src "./comparator_latch.v:234.16-234.28"
  wire \padr_bits_98
  attribute \src "./comparator_latch.v:254.17-254.26"
  wire width 45 \param_111
  attribute \src "./comparator_latch.v:290.17-290.26"
  wire width 43 \param_130
  attribute \src "./comparator_latch.v:310.17-310.26"
  wire width 41 \param_137
  attribute \src "./comparator_latch.v:462.17-462.26"
  wire width 50 \param_217
  attribute \src "./comparator_latch.v:497.17-497.26"
  wire width 48 \param_235
  attribute \src "./comparator_latch.v:520.17-520.26"
  wire width 43 \param_245
  attribute \src "./comparator_latch.v:594.17-594.26"
  wire width 44 \param_281
  attribute \src "./comparator_latch.v:628.17-628.26"
  wire width 49 \param_296
  attribute \src "./comparator_latch.v:650.17-650.26"
  wire width 43 \param_306
  attribute \src "./comparator_latch.v:102.17-102.25"
  wire width 50 \param_39
  attribute \src "./comparator_latch.v:137.17-137.25"
  wire width 48 \param_57
  attribute \src "./comparator_latch.v:160.17-160.25"
  wire width 42 \param_67
  attribute \keep 1
  attribute \src "./comparator_latch.v:31.15-31.27"
  wire \prev_sys_clk
  attribute \src "./comparator_latch.v:23.9-23.14"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "./comparator_latch.v:30.16-30.35"
  wire width 17 \state_cycle_counter
  attribute \src "./comparator_latch.v:24.9-24.16"
  wire input 3 \sys_clk
  wire width 50 \tau
  wire width 58 \tau_lh
  attribute \src "./comparator_latch.v:243.16-243.26"
  wire \toSInt_105
  attribute \src "./comparator_latch.v:271.16-271.26"
  wire \toSInt_117
  attribute \src "./comparator_latch.v:307.16-307.26"
  wire \toSInt_135
  attribute \src "./comparator_latch.v:363.16-363.26"
  wire \toSInt_164
  attribute \src "./comparator_latch.v:402.16-402.26"
  wire \toSInt_184
  attribute \src "./comparator_latch.v:451.16-451.26"
  wire \toSInt_211
  attribute \src "./comparator_latch.v:486.16-486.26"
  wire \toSInt_229
  attribute \src "./comparator_latch.v:517.16-517.26"
  wire \toSInt_243
  attribute \src "./comparator_latch.v:535.16-535.26"
  wire \toSInt_250
  attribute \src "./comparator_latch.v:575.16-575.26"
  wire \toSInt_268
  attribute \src "./comparator_latch.v:617.16-617.26"
  wire \toSInt_290
  attribute \src "./comparator_latch.v:647.16-647.26"
  wire \toSInt_304
  attribute \src "./comparator_latch.v:680.16-680.26"
  wire \toSInt_323
  attribute \src "./comparator_latch.v:91.16-91.25"
  wire \toSInt_33
  attribute \src "./comparator_latch.v:698.16-698.26"
  wire \toSInt_330
  attribute \src "./comparator_latch.v:734.16-734.26"
  wire \toSInt_348
  attribute \src "./comparator_latch.v:47.16-47.24"
  wire \toSInt_5
  attribute \src "./comparator_latch.v:126.16-126.25"
  wire \toSInt_51
  attribute \src "./comparator_latch.v:157.16-157.25"
  wire \toSInt_65
  attribute \src "./comparator_latch.v:175.16-175.25"
  wire \toSInt_72
  attribute \src "./comparator_latch.v:202.16-202.25"
  wire \toSInt_82
  attribute \src "./comparator_latch.v:245.17-245.31"
  wire width 11 \toSInt_imm_106
  wire width 12 \toSInt_imm_118
  attribute \src "./comparator_latch.v:309.17-309.31"
  wire width 42 \toSInt_imm_136
  attribute \src "./comparator_latch.v:365.17-365.31"
  wire width 34 \toSInt_imm_165
  attribute \src "./comparator_latch.v:404.17-404.31"
  wire width 52 \toSInt_imm_185
  attribute \src "./comparator_latch.v:453.17-453.31"
  wire width 11 \toSInt_imm_212
  attribute \src "./comparator_latch.v:488.17-488.31"
  wire width 11 \toSInt_imm_230
  attribute \src "./comparator_latch.v:519.17-519.31"
  wire width 44 \toSInt_imm_244
  attribute \src "./comparator_latch.v:537.17-537.31"
  wire width 35 \toSInt_imm_251
  wire width 12 \toSInt_imm_269
  attribute \src "./comparator_latch.v:619.17-619.31"
  wire width 11 \toSInt_imm_291
  attribute \src "./comparator_latch.v:649.17-649.31"
  wire width 44 \toSInt_imm_305
  attribute \src "./comparator_latch.v:682.17-682.31"
  wire width 19 \toSInt_imm_324
  attribute \src "./comparator_latch.v:700.17-700.31"
  wire width 34 \toSInt_imm_331
  attribute \src "./comparator_latch.v:93.17-93.30"
  wire width 11 \toSInt_imm_34
  attribute \src "./comparator_latch.v:736.17-736.31"
  wire width 52 \toSInt_imm_349
  attribute \src "./comparator_latch.v:128.17-128.30"
  wire width 11 \toSInt_imm_52
  attribute \src "./comparator_latch.v:49.17-49.29"
  wire width 19 \toSInt_imm_6
  attribute \src "./comparator_latch.v:159.17-159.30"
  wire width 43 \toSInt_imm_66
  attribute \src "./comparator_latch.v:177.17-177.30"
  wire width 35 \toSInt_imm_73
  attribute \src "./comparator_latch.v:204.17-204.30"
  wire width 19 \toSInt_imm_83
  attribute \src "./comparator_latch.v:63.17-63.27"
  wire width 15 \toUsInt_12
  attribute \src "./comparator_latch.v:321.17-321.28"
  wire width 15 \toUsInt_140
  attribute \src "./comparator_latch.v:555.17-555.28"
  wire width 15 \toUsInt_256
  wire width 44 \toUsInt_263
  attribute \src "./comparator_latch.v:662.17-662.28"
  wire width 35 \toUsInt_309
  attribute \src "./comparator_latch.v:218.17-218.27"
  wire width 15 \toUsInt_89
  wire width 40 \toUsInt_96
  wire width 12 \truncR_10
  attribute \unused_bits "36 37 38 39 40 41 42 43 44"
  wire width 57 \truncR_119
  attribute \src "./comparator_latch.v:64.17-64.26"
  wire width 35 \truncR_13
  wire width 12 \truncR_138
  attribute \src "./comparator_latch.v:322.17-322.27"
  wire width 35 \truncR_141
  attribute \src "./comparator_latch.v:333.17-333.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_146
  attribute \src "./comparator_latch.v:334.17-334.27"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36"
  wire width 50 \truncR_147
  attribute \src "./comparator_latch.v:341.17-341.27"
  wire width 15 \truncR_154
  attribute \src "./comparator_latch.v:342.17-342.27"
  wire width 35 \truncR_155
  attribute \src "./comparator_latch.v:396.17-396.27"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69"
  wire width 82 \truncR_178
  attribute \src "./comparator_latch.v:75.17-75.26"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 28 \truncR_18
  attribute \src "./comparator_latch.v:434.17-434.27"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10"
  wire width 13 \truncR_196
  attribute \src "./comparator_latch.v:438.17-438.27"
  attribute \unused_bits "45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73"
  wire width 76 \truncR_199
  attribute \src "./comparator_latch.v:44.17-44.25"
  wire width 21 \truncR_2
  attribute \src "./comparator_latch.v:444.17-444.27"
  attribute \unused_bits "44 45 46 47 48 49 50"
  wire width 98 \truncR_205
  attribute \src "./comparator_latch.v:78.17-78.26"
  attribute \unused_bits "46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75"
  wire width 79 \truncR_21
  attribute \src "./comparator_latch.v:479.17-479.27"
  attribute \unused_bits "40 41 42 43 44 45 46 47"
  wire width 94 \truncR_223
  wire width 12 \truncR_254
  attribute \src "./comparator_latch.v:556.17-556.27"
  wire width 35 \truncR_257
  attribute \src "./comparator_latch.v:84.17-84.26"
  attribute \unused_bits "42 43 44 45 46 47 48 49"
  wire width 98 \truncR_27
  attribute \unused_bits "37 38 39 40 41 42 43 44 45"
  wire width 58 \truncR_270
  attribute \unused_bits "40 41 42 43 44 45 46 47 48"
  wire width 93 \truncR_284
  wire width 32 \truncR_307
  attribute \src "./comparator_latch.v:668.17-668.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_312
  attribute \src "./comparator_latch.v:669.17-669.27"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83"
  wire width 97 \truncR_313
  attribute \src "./comparator_latch.v:728.17-728.27"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68"
  wire width 81 \truncR_342
  attribute \src "./comparator_latch.v:119.17-119.26"
  attribute \unused_bits "41 42 43 44 45 46 47"
  wire width 94 \truncR_45
  attribute \src "./comparator_latch.v:199.17-199.26"
  wire width 21 \truncR_79
  wire width 12 \truncR_87
  attribute \src "./comparator_latch.v:219.17-219.26"
  wire width 35 \truncR_90
  attribute \src "./comparator_latch.v:236.17-236.26"
  attribute \unused_bits "41 42 43 44 45 85 86 87"
  wire width 88 \truncR_99
  attribute \src "./comparator_latch.v:266.17-266.31"
  attribute \unused_bits "39 40 41"
  wire width 42 \truncR_imm_114
  attribute \src "./comparator_latch.v:326.17-326.31"
  wire width 15 \truncR_imm_143
  attribute \src "./comparator_latch.v:68.17-68.30"
  wire width 15 \truncR_imm_15
  attribute \src "./comparator_latch.v:346.17-346.31"
  wire width 15 \truncR_imm_157
  attribute \src "./comparator_latch.v:351.17-351.31"
  wire width 12 \truncR_imm_159
  attribute \src "./comparator_latch.v:378.17-378.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_imm_169
  attribute \src "./comparator_latch.v:383.17-383.31"
  wire width 13 \truncR_imm_171
  attribute \src "./comparator_latch.v:426.17-426.31"
  wire width 12 \truncR_imm_193
  attribute \src "./comparator_latch.v:474.17-474.31"
  wire width 47 \truncR_imm_220
  attribute \src "./comparator_latch.v:509.17-509.31"
  wire width 46 \truncR_imm_238
  attribute \src "./comparator_latch.v:560.17-560.31"
  wire width 15 \truncR_imm_259
  wire width 44 \truncR_imm_299
  attribute \src "./comparator_latch.v:713.17-713.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_imm_335
  attribute \src "./comparator_latch.v:718.17-718.31"
  wire width 13 \truncR_imm_337
  attribute \src "./comparator_latch.v:758.17-758.31"
  wire width 12 \truncR_imm_357
  attribute \src "./comparator_latch.v:114.17-114.30"
  wire width 48 \truncR_imm_42
  attribute \src "./comparator_latch.v:149.17-149.30"
  wire width 46 \truncR_imm_60
  attribute \src "./comparator_latch.v:213.17-213.30"
  wire width 15 \truncR_imm_86
  attribute \src "./comparator_latch.v:58.17-58.29"
  wire width 15 \truncR_imm_9
  attribute \src "./comparator_latch.v:223.17-223.30"
  wire width 15 \truncR_imm_92
  attribute \src "./comparator_latch.v:264.17-264.33"
  attribute \unused_bits "39 40 41"
  wire width 42 \truncR_shift_113
  attribute \src "./comparator_latch.v:66.17-66.32"
  wire width 15 \truncR_shift_14
  attribute \src "./comparator_latch.v:324.17-324.33"
  wire width 15 \truncR_shift_142
  attribute \src "./comparator_latch.v:344.17-344.33"
  wire width 15 \truncR_shift_156
  attribute \src "./comparator_latch.v:349.17-349.33"
  wire width 12 \truncR_shift_158
  attribute \src "./comparator_latch.v:376.17-376.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_shift_168
  attribute \src "./comparator_latch.v:381.17-381.33"
  wire width 13 \truncR_shift_170
  attribute \src "./comparator_latch.v:424.17-424.33"
  wire width 12 \truncR_shift_192
  attribute \src "./comparator_latch.v:472.17-472.33"
  wire width 47 \truncR_shift_219
  attribute \src "./comparator_latch.v:507.17-507.33"
  wire width 46 \truncR_shift_237
  attribute \src "./comparator_latch.v:558.17-558.33"
  wire width 15 \truncR_shift_258
  wire width 44 \truncR_shift_298
  attribute \src "./comparator_latch.v:711.17-711.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_shift_334
  attribute \src "./comparator_latch.v:716.17-716.33"
  wire width 13 \truncR_shift_336
  attribute \src "./comparator_latch.v:756.17-756.33"
  wire width 12 \truncR_shift_356
  attribute \src "./comparator_latch.v:112.17-112.32"
  wire width 48 \truncR_shift_41
  attribute \src "./comparator_latch.v:147.17-147.32"
  wire width 46 \truncR_shift_59
  attribute \src "./comparator_latch.v:56.17-56.31"
  wire width 15 \truncR_shift_8
  attribute \src "./comparator_latch.v:211.17-211.32"
  wire width 15 \truncR_shift_85
  attribute \src "./comparator_latch.v:221.17-221.32"
  wire width 15 \truncR_shift_91
  attribute \src "./comparator_latch.v:237.17-237.29"
  attribute \unused_bits "41 42 43 44 45 85 86 87 88 89 90 91 92 93 94"
  wire width 95 \truncval_100
  wire width 12 \truncval_11
  attribute \unused_bits "36 37 38 39 40 41 42 43 44"
  wire width 57 \truncval_120
  wire width 12 \truncval_139
  attribute \src "./comparator_latch.v:335.17-335.29"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81"
  wire width 83 \truncval_148
  attribute \src "./comparator_latch.v:366.17-366.29"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50"
  wire width 51 \truncval_166
  attribute \src "./comparator_latch.v:397.18-397.30"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150"
  wire width 152 \truncval_179
  attribute \src "./comparator_latch.v:439.18-439.30"
  attribute \unused_bits "45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143"
  wire width 144 \truncval_200
  attribute \src "./comparator_latch.v:445.18-445.30"
  attribute \unused_bits "44 45 46 47 48 49 50 97 98 99 100 101 102 103"
  wire width 105 \truncval_206
  attribute \src "./comparator_latch.v:79.18-79.29"
  attribute \unused_bits "46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145"
  wire width 146 \truncval_22
  attribute \src "./comparator_latch.v:480.18-480.30"
  attribute \unused_bits "40 41 42 43 44 45 46 47 93 94 95 96 97 98 99"
  wire width 101 \truncval_224
  wire width 12 \truncval_255
  attribute \src "./comparator_latch.v:568.17-568.29"
  wire width 46 \truncval_262
  wire width 16 \truncval_271
  attribute \src "./comparator_latch.v:85.18-85.29"
  attribute \unused_bits "42 43 44 45 46 47 48 49 97 98 99 100 101 102 103"
  wire width 105 \truncval_28
  attribute \unused_bits "40 41 42 43 44 45 46 47 48"
  wire width 93 \truncval_285
  wire width 32 \truncval_308
  attribute \src "./comparator_latch.v:670.18-670.30"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
  wire width 129 \truncval_314
  attribute \src "./comparator_latch.v:701.17-701.29"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58"
  wire width 59 \truncval_332
  attribute \src "./comparator_latch.v:729.18-729.30"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151"
  wire width 153 \truncval_343
  attribute \src "./comparator_latch.v:120.18-120.29"
  attribute \unused_bits "41 42 43 44 45 46 47 93 94 95 96 97 98 99"
  wire width 101 \truncval_46
  wire width 12 \truncval_88
  attribute \src "./comparator_latch.v:231.17-231.28"
  wire width 42 \truncval_95
  attribute \src "./comparator_latch.v:261.17-261.33"
  attribute \unused_bits "41 42 43 44 45 85 86 87"
  wire width 88 \truncval_imm_112
  attribute \src "./comparator_latch.v:373.17-373.33"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36"
  wire width 50 \truncval_imm_167
  attribute \src "./comparator_latch.v:421.17-421.33"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69"
  wire width 82 \truncval_imm_191
  attribute \src "./comparator_latch.v:469.17-469.33"
  attribute \unused_bits "44 45 46 47 48 49 50"
  wire width 98 \truncval_imm_218
  attribute \unused_bits "40 41 42 43 44 45 46 47"
  wire width 60 \truncval_imm_236
  attribute \src "./comparator_latch.v:635.17-635.33"
  attribute \unused_bits "40 41 42 43 44 45 46 47 48 93 94 95"
  wire width 96 \truncval_imm_297
  attribute \src "./comparator_latch.v:708.17-708.33"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83"
  wire width 97 \truncval_imm_333
  attribute \src "./comparator_latch.v:753.17-753.33"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68"
  wire width 81 \truncval_imm_355
  attribute \src "./comparator_latch.v:109.17-109.32"
  attribute \unused_bits "42 43 44 45 46 47 48 49"
  wire width 98 \truncval_imm_40
  attribute \src "./comparator_latch.v:144.17-144.32"
  attribute \unused_bits "41 42 43 44 45 46 47"
  wire width 94 \truncval_imm_58
  wire width 3 \wait_time
  attribute \src "./comparator_latch.v:36.17-36.29"
  wire width 32 \wait_time_lh
  attribute \src "./comparator_latch.v:166.25-166.48"
  cell $add $add$./comparator_latch.v:166$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A { \truncval_28 [104] \truncval_28 [96:50] }
    connect \B { \truncval_46 [100] \truncval_46 [92:48] 2'00 }
    connect \Y $add$./comparator_latch.v:166$193_Y
  end
  attribute \src "./comparator_latch.v:166.25-166.58"
  cell $add $add$./comparator_latch.v:166$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 48
    connect \A $add$./comparator_latch.v:166$193_Y
    connect \B 15'101000001010000
    connect \Y \padl_bits_26
  end
  attribute \src "./comparator_latch.v:315.23-315.41"
  cell $add $add$./comparator_latch.v:315$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 40
    connect \A { \truncval_100 [84:46] 1'0 }
    connect \B \truncR_119 [56:45]
    connect \Y $add$./comparator_latch.v:315$204_Y
  end
  attribute \src "./comparator_latch.v:315.23-315.52"
  cell $add $add$./comparator_latch.v:315$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 40
    connect \A $add$./comparator_latch.v:315$204_Y
    connect \B 11'10000010010
    connect \Y \toUsInt_96
  end
  attribute \src "./comparator_latch.v:526.26-526.51"
  cell $add $add$./comparator_latch.v:526$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 47
    parameter \B_SIGNED 0
    parameter \B_WIDTH 47
    parameter \Y_WIDTH 47
    connect \A { \truncval_206 [104] \truncval_206 [96:51] }
    connect \B { \truncval_224 [100] \truncval_224 [92:48] 1'0 }
    connect \Y $add$./comparator_latch.v:526$228_Y
  end
  attribute \src "./comparator_latch.v:526.26-526.62"
  cell $add $add$./comparator_latch.v:526$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 47
    parameter \B_SIGNED 0
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 47
    connect \A $add$./comparator_latch.v:526$228_Y
    connect \B 13'1001010000100
    connect \Y \padl_bits_204
  end
  attribute \src "./comparator_latch.v:656.24-656.49"
  cell $add $add$./comparator_latch.v:656$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 44
    parameter \Y_WIDTH 44
    connect \A { \truncR_270 [57:46] 3'000 }
    connect \B \truncR_284 [92:49]
    connect \Y $add$./comparator_latch.v:656$237_Y
  end
  attribute \src "./comparator_latch.v:656.24-656.60"
  cell $add $add$./comparator_latch.v:656$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 44
    parameter \B_SIGNED 0
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 44
    connect \A $add$./comparator_latch.v:656$237_Y
    connect \B 13'1011111100100
    connect \Y \toUsInt_263
  end
  attribute \src "./comparator_latch.v:798.36-798.59"
  cell $add $add$./comparator_latch.v:798$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \state_cycle_counter
    connect \B 1'1
    connect \Y $add$./comparator_latch.v:798$260_Y
  end
  attribute \src "./comparator_latch.v:808.18-808.30"
  cell $add $add$./comparator_latch.v:808$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A \o
    connect \B { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 21'000000000000000000000 }
    connect \Y $add$./comparator_latch.v:808$262_Y
  end
  attribute \src "./comparator_latch.v:828.18-828.30"
  cell $add $add$./comparator_latch.v:828$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A \o
    connect \B { \truncval_343 [152] \truncval_343 [152] \truncval_343 [152] \truncval_343 [79:69] 21'000000000000000000000 }
    connect \Y $add$./comparator_latch.v:828$268_Y
  end
  attribute \src "./comparator_latch.v:785.14-785.37"
  cell $and $and$./comparator_latch.v:785$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$./comparator_latch.v:785$253_Y
    connect \B \sys_clk
    connect \Y $and$./comparator_latch.v:785$254_Y
  end
  attribute \src "./comparator_latch.v:785.41-785.65"
  cell $and $and$./comparator_latch.v:785$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$./comparator_latch.v:785$255_Y
    connect \B $le$./comparator_latch.v:785$256_Y
    connect \Y $and$./comparator_latch.v:785$257_Y
  end
  attribute \src "./comparator_latch.v:785.14-785.66"
  cell $and $and$./comparator_latch.v:785$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$./comparator_latch.v:785$254_Y
    connect \B $and$./comparator_latch.v:785$257_Y
    connect \Y $and$./comparator_latch.v:785$258_Y
  end
  attribute \src "./comparator_latch.v:810.14-810.37"
  cell $and $and$./comparator_latch.v:810$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_sys_clk
    connect \B $not$./comparator_latch.v:810$263_Y
    connect \Y $and$./comparator_latch.v:810$264_Y
  end
  attribute \src "./comparator_latch.v:830.14-830.59"
  cell $and $and$./comparator_latch.v:830$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$./comparator_latch.v:830$269_Y
    connect \B $le$./comparator_latch.v:830$270_Y
    connect \Y $and$./comparator_latch.v:830$271_Y
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$723
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$715
    connect \B $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$717
    connect \S $auto$rtlil.cc:2501:Eqx$722
    connect \Y \prev_sys_clk
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$733
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$725
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$727
    connect \S $auto$rtlil.cc:2501:Eqx$722
    connect \Y \fsm
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$743
    parameter \WIDTH 35
    connect \A $auto$clk2fflogic.cc:88:sample_data$\o#sampled$735
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$737
    connect \S $auto$rtlil.cc:2501:Eqx$722
    connect \Y \o
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$753
    parameter \WIDTH 17
    connect \A $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$745
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$747
    connect \S $auto$rtlil.cc:2501:Eqx$722
    connect \Y \state_cycle_counter
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$720
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$719
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$719 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$722
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$716
    parameter \WIDTH 1
    connect \D \prev_sys_clk
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$715
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$718
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$717
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$726
    parameter \WIDTH 32
    connect \D \fsm
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$725
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$728
    parameter \WIDTH 32
    connect \D $0\fsm[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$727
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$736
    parameter \WIDTH 35
    connect \D \o
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\o#sampled$735
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$738
    parameter \WIDTH 35
    connect \D $0\o[34:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$737
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$746
    parameter \WIDTH 17
    connect \D \state_cycle_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$745
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$748
    parameter \WIDTH 17
    connect \D $0\state_cycle_counter[16:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$747
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$382_CMP $procmux$379_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$472
  end
  attribute \src "./comparator_latch.v:367.25-367.51"
  cell $div $div$./comparator_latch.v:367$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 52
    parameter \B_SIGNED 0
    parameter \B_WIDTH 50
    parameter \Y_WIDTH 52
    connect \A 52'1000000000000000000000000000000000000000000000000000
    connect \B { \toUsInt_96 10'0000000000 }
    connect \Y { $div$./comparator_latch.v:367$213_Y [51] \truncval_166 [50:33] \padl_160 [39:7] }
  end
  attribute \src "./comparator_latch.v:702.25-702.56"
  cell $div $div$./comparator_latch.v:702$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 60
    parameter \B_SIGNED 0
    parameter \B_WIDTH 58
    parameter \Y_WIDTH 60
    connect \A 60'100000000000000000000000000000000000000000000000000000000000
    connect \B { \toUsInt_263 14'00000000000000 }
    connect \Y { $div$./comparator_latch.v:702$240_Y [59] \truncval_332 [58:33] \padl_bits_327 [62:35] \padl_326 [34:30] }
  end
  attribute \src "./comparator_latch.v:785.42-785.47"
  cell $gt $gt$./comparator_latch.v:785$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \n
    connect \B \p
    connect \Y $gt$./comparator_latch.v:785$255_Y
  end
  attribute \src "./comparator_latch.v:795.14-795.45"
  cell $gt $gt$./comparator_latch.v:795$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_cycle_counter
    connect \B \truncR_21 [78:76]
    connect \Y $gt$./comparator_latch.v:795$259_Y
  end
  attribute \src "./comparator_latch.v:815.14-815.48"
  cell $gt $gt$./comparator_latch.v:815$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_cycle_counter
    connect \B \truncR_199 [75:74]
    connect \Y $gt$./comparator_latch.v:815$265_Y
  end
  attribute \src "./comparator_latch.v:830.15-830.33"
  cell $gt $gt$./comparator_latch.v:830$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \o
    connect \B 32'11010010100011110101110000101000
    connect \Y $gt$./comparator_latch.v:830$269_Y
  end
  attribute \src "./comparator_latch.v:785.52-785.64"
  cell $le $le$./comparator_latch.v:785$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \n
    connect \B 10'1000000000
    connect \Y $le$./comparator_latch.v:785$256_Y
  end
  attribute \src "./comparator_latch.v:830.38-830.58"
  cell $le $le$./comparator_latch.v:830$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 1
    connect \A \o
    connect \B 35'10000000000000000000000000000000000
    connect \Y $le$./comparator_latch.v:830$270_Y
  end
  attribute \src "./comparator_latch.v:108.24-108.41"
  cell $mul $mul$./comparator_latch.v:108$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 104
    parameter \Y_WIDTH 63
    connect \A \n
    connect \B 104'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111001
    connect \Y \truncval_28 [104:42]
  end
  attribute \src "./comparator_latch.v:143.24-143.41"
  cell $mul $mul$./comparator_latch.v:143$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 99
    parameter \Y_WIDTH 60
    connect \A \p
    connect \B 99'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000001
    connect \Y \truncval_46 [100:41]
  end
  attribute \src "./comparator_latch.v:184.24-184.41"
  cell $mul $mul$./comparator_latch.v:184$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 146
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 33
    connect \A { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
    connect \B 18'100101010000001011
    connect \Y \truncR_21 [78:46]
  end
  attribute \src "./comparator_latch.v:260.25-260.44"
  cell $mul $mul$./comparator_latch.v:260$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 90
    parameter \Y_WIDTH 44
    connect \A \n
    connect \B 90'111111111111111111111111111111111111111111111111111111111111111111111111111111111111011001
    connect \Y \truncval_100 [84:41]
  end
  attribute \src "./comparator_latch.v:300.25-300.44"
  cell $mul $mul$./comparator_latch.v:300$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 21
    connect \A \p
    connect \B 11'10000001101
    connect \Y \truncR_119 [56:36]
  end
  attribute \src "./comparator_latch.v:372.25-372.44"
  cell $mul $mul$./comparator_latch.v:372$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 83
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 76
    connect \A { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
    connect \B \padl_160 [39:7]
    connect \Y \truncval_148 [82:7]
  end
  attribute \src "./comparator_latch.v:420.25-420.44"
  cell $mul $mul$./comparator_latch.v:420$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 101
    parameter \Y_WIDTH 101
    connect \A 18'110110111110011011
    connect \B { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
    connect \Y \truncval_179 [151:51]
  end
  attribute \src "./comparator_latch.v:468.25-468.44"
  cell $mul $mul$./comparator_latch.v:468$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 102
    parameter \Y_WIDTH 61
    connect \A \n
    connect \B 102'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100101
    connect \Y \truncval_206 [104:44]
  end
  attribute \src "./comparator_latch.v:503.25-503.44"
  cell $mul $mul$./comparator_latch.v:503$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 100
    parameter \Y_WIDTH 61
    connect \A \p
    connect \B 100'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000001001
    connect \Y \truncval_224 [100:40]
  end
  attribute \src "./comparator_latch.v:544.25-544.44"
  cell $mul $mul$./comparator_latch.v:544$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 144
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 31
    connect \A { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
    connect \B 18'100101010000001011
    connect \Y \truncR_199 [75:45]
  end
  attribute \src "./comparator_latch.v:604.25-604.44"
  cell $mul $mul$./comparator_latch.v:604$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 21
    connect \A \n
    connect \B 11'10001101011
    connect \Y \truncR_270 [57:37]
  end
  attribute \src "./comparator_latch.v:634.25-634.44"
  cell $mul $mul$./comparator_latch.v:634$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 103
    parameter \Y_WIDTH 53
    connect \A \p
    connect \B 103'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101110100101
    connect \Y \truncR_284 [92:40]
  end
  attribute \src "./comparator_latch.v:707.25-707.44"
  cell $mul $mul$./comparator_latch.v:707$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 129
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 99
    connect \A { \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [33:0] }
    connect \B { \padl_bits_327 [62:35] \padl_326 [34:30] }
    connect \Y \truncval_314 [128:30]
  end
  attribute \src "./comparator_latch.v:752.25-752.44"
  cell $mul $mul$./comparator_latch.v:752$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 102
    parameter \Y_WIDTH 102
    connect \A 18'110110111110011011
    connect \B { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] }
    connect \Y \truncval_343 [152:51]
  end
  attribute \src "./comparator_latch.v:353.24-353.39"
  cell $neg $neg$./comparator_latch.v:353$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \o [34:23]
    connect \Y \neg_imm_153
  end
  attribute \src "./comparator_latch.v:785.14-785.27"
  cell $not $not$./comparator_latch.v:785$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_sys_clk
    connect \Y $not$./comparator_latch.v:785$253_Y
  end
  attribute \src "./comparator_latch.v:810.29-810.37"
  cell $not $not$./comparator_latch.v:810$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sys_clk
    connect \Y $not$./comparator_latch.v:810$263_Y
  end
  attribute \src "./comparator_latch.v:830.14-830.59|./comparator_latch.v:830.11-832.14"
  cell $mux $procmux$367
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 0
    connect \S $and$./comparator_latch.v:830$271_Y
    connect \Y $procmux$367_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $pmux $procmux$369
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A \fsm
    connect \B { $procmux$380_Y $procmux$377_Y $procmux$374_Y $procmux$371_Y $procmux$367_Y }
    connect \S { $procmux$382_CMP $procmux$379_CMP $procmux$376_CMP $procmux$373_CMP $procmux$370_CMP }
    connect \Y $procmux$369_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $eq $procmux$370_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 3'100
    connect \Y $procmux$370_CMP
  end
  attribute \src "./comparator_latch.v:820.14-820.48|./comparator_latch.v:820.11-822.14"
  cell $mux $procmux$371
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 4
    connect \S $gt$./comparator_latch.v:815$265_Y
    connect \Y $procmux$371_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $eq $procmux$373_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 2'11
    connect \Y $procmux$373_CMP
  end
  attribute \src "./comparator_latch.v:810.14-810.37|./comparator_latch.v:810.11-812.14"
  cell $mux $procmux$374
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 3
    connect \S $and$./comparator_latch.v:810$264_Y
    connect \Y $procmux$374_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $eq $procmux$376_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 2'10
    connect \Y $procmux$376_CMP
  end
  attribute \src "./comparator_latch.v:800.14-800.45|./comparator_latch.v:800.11-802.14"
  cell $mux $procmux$377
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 2
    connect \S $gt$./comparator_latch.v:795$259_Y
    connect \Y $procmux$377_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $eq $procmux$379_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 1'1
    connect \Y $procmux$379_CMP
  end
  attribute \src "./comparator_latch.v:785.14-785.66|./comparator_latch.v:785.11-787.14"
  cell $mux $procmux$380
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 1
    connect \S $and$./comparator_latch.v:785$258_Y
    connect \Y $procmux$380_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $logic_not $procmux$382_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \Y $procmux$382_CMP
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:775.8-775.13|./comparator_latch.v:775.5-835.8"
  cell $mux $procmux$384
    parameter \WIDTH 32
    connect \A $procmux$369_Y
    connect \B 0
    connect \S \reset
    connect \Y $0\fsm[31:0]
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $pmux $procmux$389
    parameter \S_WIDTH 3
    parameter \WIDTH 35
    connect \A \o
    connect \B { 35'00011010011001100000000000000000000 $add$./comparator_latch.v:808$262_Y $add$./comparator_latch.v:828$268_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$472 $procmux$376_CMP $procmux$370_CMP }
    connect \Y $procmux$389_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:775.8-775.13|./comparator_latch.v:775.5-835.8"
  cell $mux $procmux$404
    parameter \WIDTH 35
    connect \A $procmux$389_Y
    connect \B \o
    connect \S \reset
    connect \Y $0\o[34:0]
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:815.14-815.48|./comparator_latch.v:815.11-819.14"
  cell $mux $procmux$408
    parameter \WIDTH 17
    connect \A $add$./comparator_latch.v:798$260_Y
    connect \B 17'00000000000000000
    connect \S $gt$./comparator_latch.v:815$265_Y
    connect \Y $procmux$408_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:778.7-834.14"
  cell $pmux $procmux$410
    parameter \S_WIDTH 2
    parameter \WIDTH 17
    connect \A \state_cycle_counter
    connect \B { $procmux$413_Y $procmux$408_Y }
    connect \S { $procmux$379_CMP $procmux$373_CMP }
    connect \Y $procmux$410_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:795.14-795.45|./comparator_latch.v:795.11-799.14"
  cell $mux $procmux$413
    parameter \WIDTH 17
    connect \A $add$./comparator_latch.v:798$260_Y
    connect \B 17'00000000000000000
    connect \S $gt$./comparator_latch.v:795$259_Y
    connect \Y $procmux$413_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:775.8-775.13|./comparator_latch.v:775.5-835.8"
  cell $mux $procmux$417
    parameter \WIDTH 17
    connect \A $procmux$410_Y
    connect \B \state_cycle_counter
    connect \S \reset
    connect \Y $0\state_cycle_counter[16:0]
  end
  attribute \src "./comparator_latch.v:689.26-689.38"
  cell $sub $sub$./comparator_latch.v:689$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A 32'11010011001100110000000000000000
    connect \B \o
    connect \Y { \padl_315 [128] \padl_315 [33:0] }
  end
  connect $div$./comparator_latch.v:367$213_Y [50:0] { \truncval_166 [50:33] \padl_160 [39:7] }
  connect $div$./comparator_latch.v:702$240_Y [58:0] { \truncval_332 [58:33] \padl_bits_327 [62:35] \padl_326 [34:30] }
  connect \const_186 51'000000000000000000000000000000000110110111110011011
  connect \const_252 34'0000000000000000100101010000001011
  connect \const_325 18'110100110011001100
  connect \const_350 51'000000000000000000000000000000000110110111110011011
  connect \const_7 18'110100110011001100
  connect \const_74 34'0000000000000000100101010000001011
  connect \const_84 18'110100110011001100
  connect \dodt { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] }
  connect \dvdt { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
  connect \out { 1'0 \o [31:23] }
  connect \padl_101 { \n 36'000000000000000000000000000000000000 }
  connect \padl_107 95'11111111111111111111111111111111111111111111111111111111111111111111111111111111111101100100000
  connect \padl_109 47'11111111111111111111111111111111111101100100000
  connect \padl_115 \truncR_119 [56:45]
  connect \padl_121 { 46'0000000000000000000000000000000000000000000000 \p 36'000000000000000000000000000000000000 }
  connect \padl_126 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000010000001101
  connect \padl_128 46'0000000000000000000000000000000000010000001101
  connect \padl_133 43'0000000000000000000000000000000010000010010
  connect \padl_144 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
  connect \padl_149 { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
  connect \padl_151 { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
  connect \padl_16 \truncR_21 [78:76]
  connect \padl_160 [6:0] 7'0000000
  connect \padl_176 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] }
  connect \padl_180 152'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_182 87'000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_187 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_19 { 15'000000000000000 \truncR_21 [78:66] }
  connect \padl_194 { 30'000000000000000000000000000000 \truncR_199 [75:74] }
  connect \padl_201 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_203 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_207 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_213 105'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100101000
  connect \padl_215 52'1111111111111111111111111111111111111111100100101000
  connect \padl_225 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_23 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_231 101'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000010010
  connect \padl_233 50'11111111111111111111111111111111111111110000010010
  connect \padl_241 45'000000000000000000000000000000000010010100001
  connect \padl_246 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padl_25 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_266 \truncR_270 [57:46]
  connect \padl_272 { 47'00000000000000000000000000000000000000000000000 \n 37'0000000000000000000000000000000000000 }
  connect \padl_277 94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000010001101011
  connect \padl_279 47'00000000000000000000000000000000000010001101011
  connect \padl_286 { \p 40'0000000000000000000000000000000000000000 }
  connect \padl_29 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_292 103'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101110100101
  connect \padl_294 51'111111111111111111111111111111111111111101110100101
  connect \padl_3 21'000110100110011001100
  connect \padl_302 45'000000000000000000000000000000000010111111001
  connect \padl_310 { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] }
  connect \padl_315 [127:34] { \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] }
  connect \padl_317 { \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [128] \padl_315 [33:0] }
  connect \padl_321 21'000110100110011001100
  connect \padl_326 [29:0] 30'000000000000000000000000000000
  connect \padl_340 { \truncval_343 [152] \truncval_343 [152] \truncval_343 [152] \truncval_343 [79:69] }
  connect \padl_344 153'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_346 88'0000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_35 105'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111110010
  connect \padl_351 { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_37 52'1111111111111111111111111111111111111111101111110010
  connect \padl_47 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_53 101'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000100
  connect \padl_55 50'11111111111111111111111111111111111111110000000100
  connect \padl_63 44'00000000000000000000000000000000010100000101
  connect \padl_68 146'00000000000000000000000000000000000000000000000000000000000000000000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padl_80 21'000110100110011001100
  connect \padl_bits_102 { \n 36'000000000000000000000000000000000000 }
  connect \padl_bits_108 47'11111111111111111111111111111111111101100100000
  connect \padl_bits_110 45'111111111111111111111111111111111101100100000
  connect \padl_bits_116 \truncR_119 [56:45]
  connect \padl_bits_122 { \p 36'000000000000000000000000000000000000 }
  connect \padl_bits_127 46'0000000000000000000000000000000000010000001101
  connect \padl_bits_129 43'0000000000000000000000000000000010000001101
  connect \padl_bits_134 42'000000000000000000000000000000010000010010
  connect \padl_bits_145 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \padl_bits_150 \neg_imm_153 [0]
  connect \padl_bits_152 \neg_imm_153 [0]
  connect \padl_bits_161 { 1'0 \padl_160 [39:7] 7'0000000 }
  connect \padl_bits_17 \truncR_21 [78:76]
  connect \padl_bits_177 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \padl_bits_181 87'000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_bits_183 52'0000000000000000000000000000000000110110111110011011
  connect \padl_bits_188 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_bits_195 \truncR_199 [75:74]
  connect \padl_bits_20 \truncR_21 [78:66]
  connect \padl_bits_202 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_bits_208 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_bits_214 52'1111111111111111111111111111111111111111100100101000
  connect \padl_bits_216 50'11111111111111111111111111111111111111100100101000
  connect \padl_bits_226 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_bits_232 50'11111111111111111111111111111111111111110000010010
  connect \padl_bits_234 48'111111111111111111111111111111111111110000010010
  connect \padl_bits_24 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_bits_242 44'00000000000000000000000000000000010010100001
  connect \padl_bits_247 80'00000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padl_bits_267 \truncR_270 [57:46]
  connect \padl_bits_273 { \n 37'0000000000000000000000000000000000000 }
  connect \padl_bits_278 47'00000000000000000000000000000000000010001101011
  connect \padl_bits_280 44'00000000000000000000000000000000010001101011
  connect \padl_bits_287 { \p 40'0000000000000000000000000000000000000000 }
  connect \padl_bits_293 51'111111111111111111111111111111111111111101110100101
  connect \padl_bits_295 49'1111111111111111111111111111111111111101110100101
  connect \padl_bits_30 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_bits_303 44'00000000000000000000000000000000010111111001
  connect \padl_bits_311 { \truncval_314 [128] \truncval_314 [95:84] }
  connect \padl_bits_316 \padl_315 [33:0]
  connect \padl_bits_318 \padl_315 [30:0]
  connect \padl_bits_322 19'0110100110011001100
  connect { \padl_bits_327 [63] \padl_bits_327 [34:0] } { 1'0 \padl_326 [34:30] 30'000000000000000000000000000000 }
  connect \padl_bits_341 { \truncval_343 [152] \truncval_343 [79:69] }
  connect \padl_bits_345 88'0000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_bits_347 52'0000000000000000000000000000000000110110111110011011
  connect \padl_bits_352 { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_bits_36 52'1111111111111111111111111111111111111111101111110010
  connect \padl_bits_38 50'11111111111111111111111111111111111111101111110010
  connect \padl_bits_4 19'0110100110011001100
  connect \padl_bits_48 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_bits_54 50'11111111111111111111111111111111111111110000000100
  connect \padl_bits_56 48'111111111111111111111111111111111111110000000100
  connect \padl_bits_64 43'0000000000000000000000000000000010100000101
  connect \padl_bits_69 81'000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padl_bits_81 19'0110100110011001100
  connect \padl_bits_zero_125 46'0000000000000000000000000000000000000000000000
  connect \padl_bits_zero_131 3'000
  connect \padl_bits_zero_132 46'0000000000000000000000000000000000000000000000
  connect \padl_bits_zero_253 30'000000000000000000000000000000
  connect \padl_bits_zero_276 47'00000000000000000000000000000000000000000000000
  connect \padl_bits_zero_282 3'000
  connect \padl_bits_zero_283 47'00000000000000000000000000000000000000000000000
  connect \padl_bits_zero_75 15'000000000000000
  connect \padl_bits_zero_76 14'00000000000000
  connect \padr_0 35'00011010011001100000000000000000000
  connect \padr_103 { \n 36'000000000000000000000000000000000000 }
  connect \padr_123 { \p 36'000000000000000000000000000000000000 }
  connect \padr_162 { 1'0 \padl_160 [39:7] 7'0000000 }
  connect \padr_172 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 21'000000000000000000000 }
  connect \padr_174 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 1'0 }
  connect \padr_189 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padr_197 { \truncR_199 [75:64] 1'0 }
  connect \padr_209 { \n 41'00000000000000000000000000000000000000000 }
  connect \padr_221 { \truncval_224 [100] \truncval_224 [92:48] 1'0 }
  connect \padr_227 { \p 39'000000000000000000000000000000000000000 }
  connect \padr_239 47'00000000000000000000000000000000001001010000100
  connect \padr_248 80'00000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padr_260 { \toUsInt_263 14'00000000000000 }
  connect \padr_264 { \truncR_270 [57:46] 3'000 }
  connect \padr_274 { \n 37'0000000000000000000000000000000000000 }
  connect \padr_288 { \p 40'0000000000000000000000000000000000000000 }
  connect \padr_300 47'00000000000000000000000000000000001011111100100
  connect \padr_31 { \n 41'00000000000000000000000000000000000000000 }
  connect \padr_319 35'00011010011001100110000000000000000
  connect \padr_328 { 1'0 \padl_bits_327 [62:35] \padl_326 [34:30] 30'000000000000000000000000000000 }
  connect \padr_338 { \truncval_343 [152] \truncval_343 [152] \truncval_343 [152] \truncval_343 [79:69] 21'000000000000000000000 }
  connect \padr_353 { \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [128] \truncval_314 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padr_43 { \truncval_46 [100] \truncval_46 [92:48] 2'00 }
  connect \padr_49 { \p 39'000000000000000000000000000000000000000 }
  connect \padr_61 48'000000000000000000000000000000000101000001010000
  connect \padr_70 81'000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padr_77 35'00011010011001100000000000000000000
  connect \padr_93 { \toUsInt_96 10'0000000000 }
  connect \padr_97 { \truncval_100 [84:46] 1'0 }
  connect \padr_bits_1 20'00000000000000000000
  connect \padr_bits_104 36'000000000000000000000000000000000000
  connect \padr_bits_124 36'000000000000000000000000000000000000
  connect \padr_bits_163 7'0000000
  connect \padr_bits_173 20'00000000000000000000
  connect \padr_bits_175 1'0
  connect \padr_bits_190 51'000000000000000000000000000000000000000000000000000
  connect \padr_bits_198 1'0
  connect \padr_bits_210 41'00000000000000000000000000000000000000000
  connect \padr_bits_222 1'0
  connect \padr_bits_228 39'000000000000000000000000000000000000000
  connect \padr_bits_240 2'00
  connect \padr_bits_249 45'000000000000000000000000000000000000000000000
  connect \padr_bits_261 14'00000000000000
  connect \padr_bits_265 3'000
  connect \padr_bits_275 37'0000000000000000000000000000000000000
  connect \padr_bits_289 40'0000000000000000000000000000000000000000
  connect \padr_bits_301 2'00
  connect \padr_bits_32 41'00000000000000000000000000000000000000000
  connect \padr_bits_320 14'00000000000000
  connect \padr_bits_329 30'000000000000000000000000000000
  connect \padr_bits_339 21'000000000000000000000
  connect \padr_bits_354 51'000000000000000000000000000000000000000000000000000
  connect \padr_bits_44 2'00
  connect \padr_bits_50 39'000000000000000000000000000000000000000
  connect \padr_bits_62 4'0000
  connect \padr_bits_71 46'0000000000000000000000000000000000000000000000
  connect \padr_bits_78 20'00000000000000000000
  connect \padr_bits_94 10'0000000000
  connect \padr_bits_98 1'0
  connect \param_111 45'111111111111111111111111111111111101100100000
  connect \param_130 43'0000000000000000000000000000000010000001101
  connect \param_137 41'00000000000000000000000000000010000010010
  connect \param_217 50'11111111111111111111111111111111111111100100101000
  connect \param_235 48'111111111111111111111111111111111111110000010010
  connect \param_245 43'0000000000000000000000000000000010010100001
  connect \param_281 44'00000000000000000000000000000000010001101011
  connect \param_296 49'1111111111111111111111111111111111111101110100101
  connect \param_306 43'0000000000000000000000000000000010111111001
  connect \param_39 50'11111111111111111111111111111111111111101111110010
  connect \param_57 48'111111111111111111111111111111111111110000000100
  connect \param_67 42'000000000000000000000000000000010100000101
  connect \tau { \toUsInt_96 10'0000000000 }
  connect \tau_lh { \toUsInt_263 14'00000000000000 }
  connect \toSInt_105 1'0
  connect \toSInt_117 1'0
  connect \toSInt_135 1'0
  connect \toSInt_164 1'0
  connect \toSInt_184 1'0
  connect \toSInt_211 1'0
  connect \toSInt_229 1'0
  connect \toSInt_243 1'0
  connect \toSInt_250 1'0
  connect \toSInt_268 1'0
  connect \toSInt_290 1'0
  connect \toSInt_304 1'0
  connect \toSInt_323 1'0
  connect \toSInt_33 1'0
  connect \toSInt_330 1'0
  connect \toSInt_348 1'0
  connect \toSInt_5 1'0
  connect \toSInt_51 1'0
  connect \toSInt_65 1'0
  connect \toSInt_72 1'0
  connect \toSInt_82 1'0
  connect \toSInt_imm_106 { 1'0 \n }
  connect \toSInt_imm_118 \truncR_119 [56:45]
  connect \toSInt_imm_136 42'000000000000000000000000000000010000010010
  connect \toSInt_imm_165 { 1'0 \padl_160 [39:7] }
  connect \toSInt_imm_185 52'0000000000000000000000000000000000110110111110011011
  connect \toSInt_imm_212 { 1'0 \n }
  connect \toSInt_imm_230 { 1'0 \p }
  connect \toSInt_imm_244 44'00000000000000000000000000000000010010100001
  connect \toSInt_imm_251 35'00000000000000000100101010000001011
  connect \toSInt_imm_269 \truncR_270 [57:46]
  connect \toSInt_imm_291 { 1'0 \p }
  connect \toSInt_imm_305 44'00000000000000000000000000000000010111111001
  connect \toSInt_imm_324 19'0110100110011001100
  connect \toSInt_imm_331 { 1'0 \padl_bits_327 [62:35] \padl_326 [34:30] }
  connect \toSInt_imm_34 { 1'0 \n }
  connect \toSInt_imm_349 52'0000000000000000000000000000000000110110111110011011
  connect \toSInt_imm_52 { 1'0 \p }
  connect \toSInt_imm_6 19'0110100110011001100
  connect \toSInt_imm_66 43'0000000000000000000000000000000010100000101
  connect \toSInt_imm_73 35'00000000000000000100101010000001011
  connect \toSInt_imm_83 19'0110100110011001100
  connect \toUsInt_12 \o [34:20]
  connect \toUsInt_140 \o [34:20]
  connect \toUsInt_256 \o [34:20]
  connect \toUsInt_309 \o
  connect \toUsInt_89 \o [34:20]
  connect \truncR_10 \o [31:20]
  connect \truncR_119 [35:0] 36'000000000000000000000000000000000000
  connect \truncR_13 \o
  connect \truncR_138 \o [31:20]
  connect \truncR_141 \o
  connect \truncR_146 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_147 { \truncval_148 [82] \truncval_148 [48:7] 7'0000000 }
  connect \truncR_154 \o [34:20]
  connect \truncR_155 \o
  connect \truncR_178 { \truncval_179 [151] \truncval_179 [80:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncR_18 { 15'000000000000000 \truncR_21 [78:66] }
  connect \truncR_196 { \truncR_199 [75:64] 1'0 }
  connect \truncR_199 [44:0] 45'000000000000000000000000000000000000000000000
  connect \truncR_2 21'000110100110011001100
  connect \truncR_205 { \truncval_206 [104] \truncval_206 [96:44] 44'00000000000000000000000000000000000000000000 }
  connect \truncR_21 [45:0] 46'0000000000000000000000000000000000000000000000
  connect \truncR_223 { \truncval_224 [100] \truncval_224 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncR_254 \o [31:20]
  connect \truncR_257 \o
  connect \truncR_27 { \truncval_28 [104] \truncval_28 [96:42] 42'000000000000000000000000000000000000000000 }
  connect \truncR_270 [36:0] 37'0000000000000000000000000000000000000
  connect \truncR_284 [39:0] 40'0000000000000000000000000000000000000000
  connect \truncR_307 \o [31:0]
  connect \truncR_312 { \truncval_314 [128] \truncval_314 [95:60] }
  connect \truncR_313 { \truncval_314 [128] \truncval_314 [95:30] 30'000000000000000000000000000000 }
  connect \truncR_342 { \truncval_343 [152] \truncval_343 [79:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncR_45 { \truncval_46 [100] \truncval_46 [92:41] 41'00000000000000000000000000000000000000000 }
  connect \truncR_79 21'000110100110011001100
  connect \truncR_87 \o [31:20]
  connect \truncR_90 \o
  connect \truncR_99 [84:0] { \truncval_100 [84:41] 41'00000000000000000000000000000000000000000 }
  connect \truncR_imm_114 { \truncR_99 [87:85] \truncval_100 [84:46] }
  connect \truncR_imm_143 \o [34:20]
  connect \truncR_imm_15 \o [34:20]
  connect \truncR_imm_157 \o [34:20]
  connect \truncR_imm_159 \o [34:23]
  connect \truncR_imm_169 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_imm_171 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \truncR_imm_193 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \truncR_imm_220 { \truncval_206 [104] \truncval_206 [96:51] }
  connect \truncR_imm_238 { \truncval_224 [100] \truncval_224 [92:48] }
  connect \truncR_imm_259 \o [34:20]
  connect \truncR_imm_299 \truncR_284 [92:49]
  connect \truncR_imm_335 { \truncval_314 [128] \truncval_314 [95:60] }
  connect \truncR_imm_337 { \truncval_314 [128] \truncval_314 [95:84] }
  connect \truncR_imm_357 { \truncval_343 [152] \truncval_343 [79:69] }
  connect \truncR_imm_42 { \truncval_28 [104] \truncval_28 [96:50] }
  connect \truncR_imm_60 { \truncval_46 [100] \truncval_46 [92:48] }
  connect \truncR_imm_86 15'000110100110011
  connect \truncR_imm_9 15'000110100110011
  connect \truncR_imm_92 \o [34:20]
  connect \truncR_shift_113 { \truncR_99 [87:85] \truncval_100 [84:46] }
  connect \truncR_shift_14 \o [34:20]
  connect \truncR_shift_142 \o [34:20]
  connect \truncR_shift_156 \o [34:20]
  connect \truncR_shift_158 \o [34:23]
  connect \truncR_shift_168 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_shift_170 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \truncR_shift_192 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \truncR_shift_219 { \truncval_206 [104] \truncval_206 [96:51] }
  connect \truncR_shift_237 { \truncval_224 [100] \truncval_224 [92:48] }
  connect \truncR_shift_258 \o [34:20]
  connect \truncR_shift_298 \truncR_284 [92:49]
  connect \truncR_shift_334 { \truncval_314 [128] \truncval_314 [95:60] }
  connect \truncR_shift_336 { \truncval_314 [128] \truncval_314 [95:84] }
  connect \truncR_shift_356 { \truncval_343 [152] \truncval_343 [79:69] }
  connect \truncR_shift_41 { \truncval_28 [104] \truncval_28 [96:50] }
  connect \truncR_shift_59 { \truncval_46 [100] \truncval_46 [92:48] }
  connect \truncR_shift_8 15'000110100110011
  connect \truncR_shift_85 15'000110100110011
  connect \truncR_shift_91 \o [34:20]
  connect { \truncval_100 [94] \truncval_100 [86:85] \truncval_100 [40:0] } { \truncR_99 [87:85] 41'00000000000000000000000000000000000000000 }
  connect \truncval_11 \o [31:20]
  connect \truncval_120 { \truncR_119 [56:36] 36'000000000000000000000000000000000000 }
  connect \truncval_139 \o [31:20]
  connect \truncval_148 [6:0] 7'0000000
  connect \truncval_166 [32:0] \padl_160 [39:7]
  connect \truncval_179 [50:0] 51'000000000000000000000000000000000000000000000000000
  connect \truncval_200 [75:0] { \truncR_199 [75:45] 45'000000000000000000000000000000000000000000000 }
  connect \truncval_206 [43:0] 44'00000000000000000000000000000000000000000000
  connect \truncval_22 [78:0] { \truncR_21 [78:46] 46'0000000000000000000000000000000000000000000000 }
  connect \truncval_224 [39:0] 40'0000000000000000000000000000000000000000
  connect \truncval_255 \o [31:20]
  connect \truncval_262 { 2'00 \toUsInt_263 }
  connect \truncval_271 16'0000000000000000
  connect \truncval_28 [41:0] 42'000000000000000000000000000000000000000000
  connect \truncval_285 { \truncR_284 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_308 \o [31:0]
  connect \truncval_314 [29:0] 30'000000000000000000000000000000
  connect \truncval_332 [32:0] { \padl_bits_327 [62:35] \padl_326 [34:30] }
  connect \truncval_343 [50:0] 51'000000000000000000000000000000000000000000000000000
  connect \truncval_46 [40:0] 41'00000000000000000000000000000000000000000
  connect \truncval_88 \o [31:20]
  connect \truncval_95 { 2'00 \toUsInt_96 }
  connect \truncval_imm_112 { \truncR_99 [87:85] \truncval_100 [84:41] 41'00000000000000000000000000000000000000000 }
  connect \truncval_imm_167 { \truncval_148 [82] \truncval_148 [48:7] 7'0000000 }
  connect \truncval_imm_191 { \truncval_179 [151] \truncval_179 [80:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncval_imm_218 { \truncval_206 [104] \truncval_206 [96:44] 44'00000000000000000000000000000000000000000000 }
  connect \truncval_imm_236 { \truncval_224 [59:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_imm_297 [92:0] { \truncR_284 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_imm_333 { \truncval_314 [128] \truncval_314 [95:30] 30'000000000000000000000000000000 }
  connect \truncval_imm_355 { \truncval_343 [152] \truncval_343 [79:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncval_imm_40 { \truncval_28 [104] \truncval_28 [96:42] 42'000000000000000000000000000000000000000000 }
  connect \truncval_imm_58 { \truncval_46 [100] \truncval_46 [92:41] 41'00000000000000000000000000000000000000000 }
  connect \wait_time \truncR_21 [78:76]
  connect \wait_time_lh { 30'000000000000000000000000000000 \truncR_199 [75:74] }
end
attribute \src "./digital_to_analog_converter.v:3.1-77.10"
attribute \hdlname "\\digital_to_analog_converter"
module \digital_to_analog_converter
  attribute \src "./digital_to_analog_converter.v:5.9-5.12"
  wire input 1 \clk
  attribute \src "./digital_to_analog_converter.v:32.17-32.25"
  wire width 13 \const_18
  attribute \src "./digital_to_analog_converter.v:62.17-62.25"
  wire width 15 \const_30
  attribute \src "./digital_to_analog_converter.v:7.18-7.39"
  wire width 10 input 3 \input_voltage_digital
  attribute \src "./digital_to_analog_converter.v:8.19-8.38"
  wire width 10 output 4 \output_voltage_real
  attribute \src "./digital_to_analog_converter.v:28.17-28.24"
  wire width 42 \padl_14
  attribute \src "./digital_to_analog_converter.v:30.17-30.24"
  wire width 21 \padl_16
  attribute \src "./digital_to_analog_converter.v:14.16-14.22"
  wire width 9 \padl_2
  attribute \src "./digital_to_analog_converter.v:42.17-42.24"
  wire width 42 \padl_21
  attribute \src "./digital_to_analog_converter.v:58.17-58.24"
  wire width 52 \padl_26
  attribute \src "./digital_to_analog_converter.v:60.17-60.24"
  wire width 26 \padl_28
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padl_6
  attribute \src "./digital_to_analog_converter.v:29.17-29.29"
  wire width 21 \padl_bits_15
  attribute \src "./digital_to_analog_converter.v:31.17-31.29"
  wire width 13 \padl_bits_17
  attribute \src "./digital_to_analog_converter.v:43.17-43.29"
  wire width 21 \padl_bits_22
  attribute \src "./digital_to_analog_converter.v:59.17-59.29"
  wire width 26 \padl_bits_27
  attribute \src "./digital_to_analog_converter.v:61.17-61.29"
  wire width 15 \padl_bits_29
  attribute \src "./digital_to_analog_converter.v:15.16-15.27"
  wire width 8 \padl_bits_3
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padl_bits_7
  attribute \src "./digital_to_analog_converter.v:35.16-35.33"
  wire width 8 \padl_bits_zero_19
  attribute \src "./digital_to_analog_converter.v:39.17-39.34"
  wire width 21 \padl_bits_zero_20
  attribute \src "./digital_to_analog_converter.v:49.17-49.34"
  wire width 21 \padl_bits_zero_25
  attribute \src "./digital_to_analog_converter.v:71.16-71.33"
  wire \padl_bits_zero_31
  wire width 9 \padr_0
  attribute \src "./digital_to_analog_converter.v:44.17-44.24"
  wire width 21 \padr_23
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padr_8
  attribute \src "./digital_to_analog_converter.v:12.16-12.27"
  wire \padr_bits_1
  attribute \src "./digital_to_analog_converter.v:45.17-45.29"
  wire width 11 \padr_bits_24
  attribute \src "./digital_to_analog_converter.v:21.17-21.28"
  wire width 13 \padr_bits_9
  attribute \src "./digital_to_analog_converter.v:6.9-6.14"
  wire input 2 \reset
  attribute \src "./digital_to_analog_converter.v:23.16-23.25"
  wire \toSInt_10
  attribute \unused_bits "0 1 2 3"
  wire width 12 \toSInt_imm_11
  attribute \src "./digital_to_analog_converter.v:26.17-26.26"
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25"
  wire width 34 \truncR_12
  attribute \src "./digital_to_analog_converter.v:16.17-16.25"
  attribute \unused_bits "16 17 18 19"
  wire width 28 \truncR_4
  attribute \src "./digital_to_analog_converter.v:27.17-27.28"
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 34 35 36 37 38 39 40 41"
  wire width 42 \truncval_13
  attribute \src "./digital_to_analog_converter.v:17.17-17.27"
  attribute \unused_bits "16 17 18 19 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51"
  wire width 52 \truncval_5
  attribute \src "./digital_to_analog_converter.v:52.24-52.41"
  cell $mul $mul$./digital_to_analog_converter.v:52$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 22
    connect \A 12'110100110011
    connect \B \input_voltage_digital
    connect \Y \truncR_12 [33:12]
  end
  connect \const_18 13'1101001100110
  connect \const_30 15'000000000001000
  connect \output_voltage_real { 1'0 \truncR_12 [33:26] 1'0 }
  connect \padl_14 42'000000000000000000000000000001101001100110
  connect \padl_16 21'000000001101001100110
  connect \padl_2 { 1'0 \truncR_12 [33:26] }
  connect \padl_21 { 21'000000000000000000000 \input_voltage_digital 11'00000000000 }
  connect \padl_26 52'0000000000000000000000000000000000000000000000001000
  connect \padl_28 26'00000000000000000000001000
  connect \padl_6 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padl_bits_15 21'000000001101001100110
  connect \padl_bits_17 13'1101001100110
  connect \padl_bits_22 { \input_voltage_digital 11'00000000000 }
  connect \padl_bits_27 26'00000000000000000000001000
  connect \padl_bits_29 15'000000000001000
  connect \padl_bits_3 \truncR_12 [33:26]
  connect \padl_bits_7 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padl_bits_zero_19 8'00000000
  connect \padl_bits_zero_20 21'000000000000000000000
  connect \padl_bits_zero_25 21'000000000000000000000
  connect \padl_bits_zero_31 1'0
  connect \padr_0 { \truncR_12 [33:26] 1'0 }
  connect \padr_23 { \input_voltage_digital 11'00000000000 }
  connect \padr_8 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padr_bits_1 1'0
  connect \padr_bits_24 11'00000000000
  connect \padr_bits_9 13'0000000000000
  connect \toSInt_10 1'0
  connect \toSInt_imm_11 \truncR_12 [33:22]
  connect \truncR_12 [11:0] 12'000000000000
  connect \truncR_4 { \truncR_12 [33:22] 16'0000000000000000 }
  connect \truncval_13 [33:0] { \truncR_12 [33:12] 12'000000000000 }
  connect \truncval_5 [27:0] { \truncR_12 [33:22] 16'0000000000000000 }
end
attribute \src "./sample_and_hold.v:3.1-56.10"
attribute \hdlname "\\sample_and_hold"
module \sample_and_hold
  attribute \src "./sample_and_hold.v:26.3-53.6"
  wire width 32 $0\fsm[31:0]
  attribute \src "./sample_and_hold.v:26.3-53.6"
  wire width 10 $0\state_cap[9:0]
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$699
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$697
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$707
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$695
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$705
  wire $auto$rtlil.cc:2501:Eqx$702
  wire width 32 $procmux$325_Y
  wire width 32 $procmux$327_Y
  wire $procmux$328_CMP
  wire width 32 $procmux$329_Y
  wire $procmux$331_CMP
  wire width 10 $procmux$338_Y
  attribute \src "./sample_and_hold.v:5.9-5.12"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "./sample_and_hold.v:16.16-16.19"
  wire width 32 \fsm
  attribute \src "./sample_and_hold.v:10.17-10.38"
  wire input 6 \input_control_digital
  attribute \src "./sample_and_hold.v:8.18-8.36"
  wire width 10 input 4 \input_voltage_real
  attribute \src "./sample_and_hold.v:9.19-9.38"
  wire width 10 output 5 \output_voltage_real
  attribute \src "./sample_and_hold.v:6.9-6.14"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "./sample_and_hold.v:15.16-15.25"
  wire width 10 \state_cap
  attribute \src "./sample_and_hold.v:7.9-7.16"
  wire input 3 \sys_clk
  cell $mux $auto$clk2fflogic.cc:110:mux$703
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$695
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$697
    connect \S $auto$rtlil.cc:2501:Eqx$702
    connect \Y \fsm
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$713
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$705
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$707
    connect \S $auto$rtlil.cc:2501:Eqx$702
    connect \Y \state_cap
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$700
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$699
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$699 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$702
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$696
    parameter \WIDTH 32
    connect \D \fsm
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$695
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$698
    parameter \WIDTH 32
    connect \D $0\fsm[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$697
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$706
    parameter \WIDTH 10
    connect \D \state_cap
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$705
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$708
    parameter \WIDTH 10
    connect \D $0\state_cap[9:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$707
  end
  attribute \src "./sample_and_hold.v:47.14-47.36|./sample_and_hold.v:47.11-49.14"
  cell $mux $procmux$325
    parameter \WIDTH 32
    connect \A 0
    connect \B \fsm
    connect \S \input_control_digital
    connect \Y $procmux$325_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $pmux $procmux$327
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \fsm
    connect \B { $procmux$329_Y $procmux$325_Y }
    connect \S { $procmux$331_CMP $procmux$328_CMP }
    connect \Y $procmux$327_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $eq $procmux$328_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 1'1
    connect \Y $procmux$328_CMP
  end
  attribute \src "./sample_and_hold.v:37.14-37.35|./sample_and_hold.v:37.11-39.14"
  cell $mux $procmux$329
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 1
    connect \S \input_control_digital
    connect \Y $procmux$329_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $logic_not $procmux$331_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \Y $procmux$331_CMP
  end
  attribute \full_case 1
  attribute \src "./sample_and_hold.v:27.8-27.13|./sample_and_hold.v:27.5-52.8"
  cell $mux $procmux$333
    parameter \WIDTH 32
    connect \A $procmux$327_Y
    connect \B 0
    connect \S \reset
    connect \Y $0\fsm[31:0]
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $mux $procmux$338
    parameter \WIDTH 10
    connect \A \state_cap
    connect \B \input_voltage_real
    connect \S $procmux$331_CMP
    connect \Y $procmux$338_Y
  end
  attribute \full_case 1
  attribute \src "./sample_and_hold.v:27.8-27.13|./sample_and_hold.v:27.5-52.8"
  cell $mux $procmux$345
    parameter \WIDTH 10
    connect \A $procmux$338_Y
    connect \B \state_cap
    connect \S \reset
    connect \Y $0\state_cap[9:0]
  end
  connect \output_voltage_real \state_cap
end
attribute \src "sar_adc_nonideal_conv.sv:5.1-127.10"
attribute \top 1
attribute \hdlname "\\sar_tb_working"
attribute \keep 1
module \sar_tb_working
  attribute \src "sar_adc_nonideal_conv.sv:94.1-109.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63
  attribute \src "sar_adc_nonideal_conv.sv:94.1-109.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65
  attribute \src "sar_adc_nonideal_conv.sv:113.1-118.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80
  attribute \src "sar_adc_nonideal_conv.sv:113.1-118.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82
  attribute \src "sar_adc_nonideal_conv.sv:113.1-118.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84
  attribute \src "sar_adc_nonideal_conv.sv:120.1-125.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99
  attribute \src "sar_adc_nonideal_conv.sv:120.1-125.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:57$3_CHECK[0:0]$124
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:59$5_CHECK[0:0]$126
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:60$7_CHECK[0:0]$128
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:62$9_CHECK[0:0]$130
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:64$11_CHECK[0:0]$132
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:66$13_CHECK[0:0]$134
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:67$15_CHECK[0:0]$136
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_nonideal_conv.sv:68$17_CHECK[0:0]$138
  attribute \src "sar_adc_nonideal_conv.sv:73.1-84.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:76$19_CHECK[0:0]$36
  attribute \src "sar_adc_nonideal_conv.sv:73.1-84.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:77$20_CHECK[0:0]$38
  attribute \src "sar_adc_nonideal_conv.sv:73.1-84.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:77$21_CHECK[0:0]$40
  attribute \src "sar_adc_nonideal_conv.sv:73.1-84.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:80$22_CHECK[0:0]$42
  attribute \src "sar_adc_nonideal_conv.sv:73.1-84.4"
  wire $0$formal$sar_adc_nonideal_conv.sv:83$23_CHECK[0:0]$44
  attribute \src "sar_adc_nonideal_conv.sv:38.1-40.4"
  wire width 64 $0\cycles[63:0]
  attribute \src "sar_adc_nonideal_conv.sv:94.1-109.4"
  wire width 32 $0\eoc_high_counter[31:0]
  attribute \src "sar_adc_nonideal_conv.sv:120.1-125.4"
  wire width 10 $0\held_value[9:0]
  attribute \src "sar_adc_nonideal_conv.sv:43.1-45.4"
  wire width 32 $0\sys_counter[31:0]
  wire width 21 $add$sar_adc_nonideal_conv.sv:114$86_Y
  attribute \src "sar_adc_nonideal_conv.sv:95.66-95.86"
  wire width 32 $add$sar_adc_nonideal_conv.sv:95$70_Y
  attribute \src "sar_adc_nonideal_conv.sv:124.8-124.35"
  wire $and$sar_adc_nonideal_conv.sv:124$110_Y
  attribute \src "sar_adc_nonideal_conv.sv:124.8-124.53"
  wire $and$sar_adc_nonideal_conv.sv:124$112_Y
  attribute \src "sar_adc_nonideal_conv.sv:95.8-95.44"
  wire $and$sar_adc_nonideal_conv.sv:95$69_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$549
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\eoc#sampled$609
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$559
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63#sampled$587
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65#sampled$567
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80#sampled$637
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82#sampled$617
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84#sampled$607
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99#sampled$677
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101#sampled$657
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$547
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$597
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$$0\held_value[9:0]#sampled$687
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$557
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_CHECK#sampled$585
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_EN#sampled$575
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:103$25_CHECK#sampled$565
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_CHECK#sampled$635
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_EN#sampled$625
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:115$27_CHECK#sampled$615
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:116$28_CHECK#sampled$605
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_CHECK#sampled$675
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_EN#sampled$665
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:122$30_CHECK#sampled$655
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
  wire width 64 $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$545
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$595
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$\held_value#sampled$685
  wire $auto$clk2fflogic.cc:88:sample_data$\hit_eoc#sampled$645
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$555
  wire $auto$rtlil.cc:2501:Eqx$552
  wire $auto$rtlil.cc:2501:Eqx$562
  wire $auto$rtlil.cc:2501:Eqx$612
  attribute \src "sar_adc_nonideal_conv.sv:111.26-111.51"
  attribute \unused_bits "20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $div$sar_adc_nonideal_conv.sv:111$78_Y
  attribute \src "sar_adc_nonideal_conv.sv:101.24-101.61"
  wire $eq$sar_adc_nonideal_conv.sv:101$71_Y
  attribute \src "sar_adc_nonideal_conv.sv:121.30-121.53"
  wire $eq$sar_adc_nonideal_conv.sv:121$103_Y
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:101$24_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:101$24_EN
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:103$25_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:114$26_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:114$26_EN
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:115$27_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:116$28_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:121$29_CHECK
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:121$29_EN
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_nonideal_conv.sv:122$30_CHECK
  attribute \src "sar_adc_nonideal_conv.sv:77.29-77.45"
  wire $ge$sar_adc_nonideal_conv.sv:77$49_Y
  attribute \src "sar_adc_nonideal_conv.sv:115.28-115.76"
  wire $gt$sar_adc_nonideal_conv.sv:115$88_Y
  attribute \src "sar_adc_nonideal_conv.sv:115.82-115.154"
  wire $gt$sar_adc_nonideal_conv.sv:115$91_Y
  attribute \src "sar_adc_nonideal_conv.sv:116.83-116.108"
  wire $gt$sar_adc_nonideal_conv.sv:116$95_Y
  attribute \src "sar_adc_nonideal_conv.sv:80.16-80.26"
  wire $gt$sar_adc_nonideal_conv.sv:80$51_Y
  attribute \src "sar_adc_nonideal_conv.sv:83.35-83.59"
  wire $gt$sar_adc_nonideal_conv.sv:83$59_Y
  attribute \src "sar_adc_nonideal_conv.sv:116.28-116.77"
  wire $le$sar_adc_nonideal_conv.sv:116$93_Y
  attribute \src "sar_adc_nonideal_conv.sv:101.22-101.62"
  wire $logic_not$sar_adc_nonideal_conv.sv:101$72_Y
  attribute \src "sar_adc_nonideal_conv.sv:103.64-103.68"
  wire $logic_not$sar_adc_nonideal_conv.sv:103$75_Y
  attribute \src "sar_adc_nonideal_conv.sv:115.26-115.77"
  wire $logic_not$sar_adc_nonideal_conv.sv:115$89_Y
  attribute \src "sar_adc_nonideal_conv.sv:116.26-116.78"
  wire $logic_not$sar_adc_nonideal_conv.sv:116$94_Y
  attribute \src "sar_adc_nonideal_conv.sv:124.29-124.35"
  wire $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
  attribute \src "sar_adc_nonideal_conv.sv:80.14-80.27"
  wire $logic_not$sar_adc_nonideal_conv.sv:80$52_Y
  attribute \src "sar_adc_nonideal_conv.sv:81.29-81.55"
  wire $logic_not$sar_adc_nonideal_conv.sv:81$57_Y
  attribute \src "sar_adc_nonideal_conv.sv:95.9-95.34"
  wire $logic_or$sar_adc_nonideal_conv.sv:95$67_Y
  attribute \src "sar_adc_nonideal_conv.sv:76.38-76.53"
  wire $lt$sar_adc_nonideal_conv.sv:76$47_Y
  attribute \src "sar_adc_nonideal_conv.sv:83.64-83.88"
  wire $lt$sar_adc_nonideal_conv.sv:83$60_Y
  attribute \src "sar_adc_nonideal_conv.sv:60.14-60.30"
  wire $ne$sar_adc_nonideal_conv.sv:60$143_Y
  attribute \src "sar_adc_nonideal_conv.sv:115.106-115.154"
  wire width 32 $sub$sar_adc_nonideal_conv.sv:115$90_Y
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_566"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_566
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_586"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_586
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_606"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_606
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_616"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_616
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_636"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_636
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_656"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_656
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_676"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_676
  attribute \src "sar_adc_nonideal_conv.sv:6.17-6.20"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:31.18-31.24"
  wire width 64 \cycles
  attribute \src "sar_adc_nonideal_conv.sv:92.18-92.33"
  wire width 20 \digitized_value
  attribute \src "sar_adc_nonideal_conv.sv:11.18-11.21"
  wire output 6 \eoc
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:87.14-87.30"
  wire width 32 \eoc_high_counter
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:90.18-90.28"
  wire width 10 \held_value
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:88.7-88.14"
  wire \hit_eoc
  attribute \src "sar_adc_nonideal_conv.sv:8.17-8.35"
  wire input 3 \input_hold_digital
  attribute \src "sar_adc_nonideal_conv.sv:9.22-9.40"
  wire width 10 input 4 \input_voltage_real
  attribute \src "sar_adc_nonideal_conv.sv:10.23-10.44"
  wire width 10 output 5 \output_result_digital
  attribute \src "sar_adc_nonideal_conv.sv:7.17-7.22"
  wire input 2 \reset
  attribute \src "sar_adc_nonideal_conv.sv:32.7-32.14"
  wire \sys_clk
  attribute \keep 1
  attribute \src "sar_adc_nonideal_conv.sv:34.18-34.29"
  wire width 32 \sys_counter
  attribute \src "sar_adc_nonideal_conv.sv:114.51-114.99"
  cell $add $add$sar_adc_nonideal_conv.sv:114$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 21
    connect \A \digitized_value
    connect \B 9'100011110
    connect \Y $add$sar_adc_nonideal_conv.sv:114$86_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:39.15-39.25"
  cell $add $add$sar_adc_nonideal_conv.sv:39$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \cycles
    connect \B 1'1
    connect \Y $0\cycles[63:0]
  end
  attribute \src "sar_adc_nonideal_conv.sv:44.20-44.35"
  cell $add $add$sar_adc_nonideal_conv.sv:44$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \sys_counter
    connect \B 1'1
    connect \Y $0\sys_counter[31:0]
  end
  attribute \src "sar_adc_nonideal_conv.sv:95.66-95.86"
  cell $add $add$sar_adc_nonideal_conv.sv:95$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \eoc_high_counter
    connect \B 1'1
    connect \Y $add$sar_adc_nonideal_conv.sv:95$70_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:124.8-124.35"
  cell $and $and$sar_adc_nonideal_conv.sv:124$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_hold_digital
    connect \B $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
    connect \Y $and$sar_adc_nonideal_conv.sv:124$110_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:124.8-124.53"
  cell $and $and$sar_adc_nonideal_conv.sv:124$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$sar_adc_nonideal_conv.sv:124$110_Y
    connect \B $0$formal$sar_adc_nonideal_conv.sv:68$17_CHECK[0:0]$138
    connect \Y $and$sar_adc_nonideal_conv.sv:124$112_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:83.34-83.89"
  cell $and $and$sar_adc_nonideal_conv.sv:83$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_nonideal_conv.sv:83$59_Y
    connect \B $lt$sar_adc_nonideal_conv.sv:83$60_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:83$23_CHECK[0:0]$44
  end
  attribute \src "sar_adc_nonideal_conv.sv:95.8-95.44"
  cell $and $and$sar_adc_nonideal_conv.sv:95$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$sar_adc_nonideal_conv.sv:95$67_Y
    connect \B $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
    connect \Y $and$sar_adc_nonideal_conv.sv:95$69_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:57.14-59.41"
  cell $assume $assume$sar_adc_nonideal_conv.sv:57$113
    connect \A $0$formal$sar_adc_nonideal_conv.sv:57$3_CHECK[0:0]$124
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:59.42-60.40"
  cell $assume $assume$sar_adc_nonideal_conv.sv:59$114
    connect \A $0$formal$sar_adc_nonideal_conv.sv:59$5_CHECK[0:0]$126
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:60.41-62.30"
  cell $assume $assume$sar_adc_nonideal_conv.sv:60$115
    connect \A $0$formal$sar_adc_nonideal_conv.sv:60$7_CHECK[0:0]$128
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:62.31-64.25"
  cell $assume $assume$sar_adc_nonideal_conv.sv:62$116
    connect \A $0$formal$sar_adc_nonideal_conv.sv:62$9_CHECK[0:0]$130
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:64.26-66.26"
  cell $assume $assume$sar_adc_nonideal_conv.sv:64$117
    connect \A $0$formal$sar_adc_nonideal_conv.sv:64$11_CHECK[0:0]$132
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:66.27-67.35"
  cell $assume $assume$sar_adc_nonideal_conv.sv:66$118
    connect \A $0$formal$sar_adc_nonideal_conv.sv:66$13_CHECK[0:0]$134
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:67.36-68.26"
  cell $assume $assume$sar_adc_nonideal_conv.sv:67$119
    connect \A $0$formal$sar_adc_nonideal_conv.sv:67$15_CHECK[0:0]$136
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:68.27-69.29"
  cell $assume $assume$sar_adc_nonideal_conv.sv:68$120
    connect \A $0$formal$sar_adc_nonideal_conv.sv:68$17_CHECK[0:0]$138
    connect \EN $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:77.56-80.57"
  cell $assume $assume$sar_adc_nonideal_conv.sv:77$121
    connect \A $0$formal$sar_adc_nonideal_conv.sv:77$21_CHECK[0:0]$40
    connect \EN 1'1
  end
  attribute \src "sar_adc_nonideal_conv.sv:80.58-81.57"
  cell $assume $assume$sar_adc_nonideal_conv.sv:80$122
    connect \A $0$formal$sar_adc_nonideal_conv.sv:80$22_CHECK[0:0]$42
    connect \EN 1'1
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$553
    parameter \WIDTH 64
    connect \A $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$545
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$547
    connect \S $auto$rtlil.cc:2501:Eqx$552
    connect \Y \cycles
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$563
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$555
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$557
    connect \S $auto$rtlil.cc:2501:Eqx$562
    connect \Y \sys_counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$573
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:103$25_CHECK#sampled$565
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65#sampled$567
    connect \S $auto$rtlil.cc:2501:Eqx$562
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_566
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$583
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_EN#sampled$575
    connect \B $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
    connect \S $auto$rtlil.cc:2501:Eqx$562
    connect \Y $formal$sar_adc_nonideal_conv.sv:101$24_EN
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$593
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_CHECK#sampled$585
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63#sampled$587
    connect \S $auto$rtlil.cc:2501:Eqx$562
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_586
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$603
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$595
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$597
    connect \S $auto$rtlil.cc:2501:Eqx$562
    connect \Y \eoc_high_counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$613
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:116$28_CHECK#sampled$605
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84#sampled$607
    connect \S $auto$rtlil.cc:2501:Eqx$612
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_606
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$623
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:115$27_CHECK#sampled$615
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82#sampled$617
    connect \S $auto$rtlil.cc:2501:Eqx$612
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_616
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$633
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_EN#sampled$625
    connect \B $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
    connect \S $auto$rtlil.cc:2501:Eqx$612
    connect \Y $formal$sar_adc_nonideal_conv.sv:114$26_EN
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$643
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_CHECK#sampled$635
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80#sampled$637
    connect \S $auto$rtlil.cc:2501:Eqx$612
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_636
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$653
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\hit_eoc#sampled$645
    connect \B $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
    connect \S $auto$rtlil.cc:2501:Eqx$612
    connect \Y \hit_eoc
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$663
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:122$30_CHECK#sampled$655
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101#sampled$657
    connect \S $auto$rtlil.cc:2501:Eqx$552
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_656
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$673
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_EN#sampled$665
    connect \B $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
    connect \S $auto$rtlil.cc:2501:Eqx$552
    connect \Y $formal$sar_adc_nonideal_conv.sv:121$29_EN
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$683
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_CHECK#sampled$675
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99#sampled$677
    connect \S $auto$rtlil.cc:2501:Eqx$552
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_676
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$693
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:88:sample_data$\held_value#sampled$685
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\held_value[9:0]#sampled$687
    connect \S $auto$rtlil.cc:2501:Eqx$552
    connect \Y \held_value
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$550
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$549
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$560
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$559
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$610
    parameter \WIDTH 1
    connect \D \eoc
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\eoc#sampled$609
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$549 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$552
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$559 \sys_clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$562
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\eoc#sampled$609 \eoc }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$612
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$546
    parameter \WIDTH 64
    connect \D \cycles
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$545
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$548
    parameter \WIDTH 64
    connect \D $0\cycles[63:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$547
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$556
    parameter \WIDTH 32
    connect \D \sys_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$555
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$558
    parameter \WIDTH 32
    connect \D $0\sys_counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$557
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$566
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_566
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:103$25_CHECK#sampled$565
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$568
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65#sampled$567
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:95:sample_data$576
    parameter \WIDTH 1
    connect \D $formal$sar_adc_nonideal_conv.sv:101$24_EN
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_EN#sampled$575
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$578
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$577
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$586
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_586
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:101$24_CHECK#sampled$585
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$588
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63#sampled$587
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$596
    parameter \WIDTH 32
    connect \D \eoc_high_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$595
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$598
    parameter \WIDTH 32
    connect \D $0\eoc_high_counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$597
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$606
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_606
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:116$28_CHECK#sampled$605
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$608
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84#sampled$607
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$616
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_616
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:115$27_CHECK#sampled$615
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$618
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82#sampled$617
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:95:sample_data$626
    parameter \WIDTH 1
    connect \D $formal$sar_adc_nonideal_conv.sv:114$26_EN
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_EN#sampled$625
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$636
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_636
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:114$26_CHECK#sampled$635
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$638
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80#sampled$637
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$646
    parameter \WIDTH 1
    connect \D \hit_eoc
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\hit_eoc#sampled$645
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$656
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_656
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:122$30_CHECK#sampled$655
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$658
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101#sampled$657
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:95:sample_data$666
    parameter \WIDTH 1
    connect \D $formal$sar_adc_nonideal_conv.sv:121$29_EN
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_EN#sampled$665
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$676
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_676
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_nonideal_conv.sv:121$29_CHECK#sampled$675
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$678
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99#sampled$677
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$686
    parameter \WIDTH 10
    connect \D \held_value
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\held_value#sampled$685
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$688
    parameter \WIDTH 10
    connect \D $0\held_value[9:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\held_value[9:0]#sampled$687
  end
  attribute \src "sar_adc_nonideal_conv.sv:111.26-111.51"
  cell $div $div$sar_adc_nonideal_conv.sv:111$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 32
    connect \A { 12'000000000000 \held_value 10'0000000000 }
    connect \B 9'110100111
    connect \Y { $div$sar_adc_nonideal_conv.sv:111$78_Y [31:20] \digitized_value }
  end
  attribute \src "sar_adc_nonideal_conv.sv:101.24-101.61"
  cell $eq $eq$sar_adc_nonideal_conv.sv:101$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \eoc_high_counter
    connect \B 2'11
    connect \Y $eq$sar_adc_nonideal_conv.sv:101$71_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:121.30-121.53"
  cell $eq $eq$sar_adc_nonideal_conv.sv:121$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycles
    connect \B 5'10011
    connect \Y $eq$sar_adc_nonideal_conv.sv:121$103_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:124.38-124.53"
  cell $logic_not $eq$sar_adc_nonideal_conv.sv:124$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \held_value
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:68$17_CHECK[0:0]$138
  end
  attribute \src "sar_adc_nonideal_conv.sv:59.23-59.39"
  cell $logic_not $eq$sar_adc_nonideal_conv.sv:59$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:60$7_CHECK[0:0]$128
  end
  attribute \src "sar_adc_nonideal_conv.sv:64.13-64.24"
  cell $logic_not $eq$sar_adc_nonideal_conv.sv:64$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \cycles
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:62$9_CHECK[0:0]$130
  end
  attribute \src "sar_adc_nonideal_conv.sv:66.13-66.25"
  cell $not $eq$sar_adc_nonideal_conv.sv:66$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sys_clk
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:64$11_CHECK[0:0]$132
  end
  attribute \src "sar_adc_nonideal_conv.sv:67.13-67.34"
  cell $logic_not $eq$sar_adc_nonideal_conv.sv:67$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \eoc_high_counter
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:66$13_CHECK[0:0]$134
  end
  attribute \src "sar_adc_nonideal_conv.sv:68.13-68.25"
  cell $not $eq$sar_adc_nonideal_conv.sv:68$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hit_eoc
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:67$15_CHECK[0:0]$136
  end
  attribute \src "sar_adc_nonideal_conv.sv:77.29-77.45"
  cell $ge $ge$sar_adc_nonideal_conv.sv:77$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \B 2'10
    connect \Y $ge$sar_adc_nonideal_conv.sv:77$49_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.28-115.76"
  cell $gt $gt$sar_adc_nonideal_conv.sv:115$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \digitized_value
    connect \B 9'100011110
    connect \Y $gt$sar_adc_nonideal_conv.sv:115$88_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.82-115.154"
  cell $gt $gt$sar_adc_nonideal_conv.sv:115$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \output_result_digital
    connect \B { $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [19:0] }
    connect \Y $gt$sar_adc_nonideal_conv.sv:115$91_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:116.83-116.108"
  cell $gt $gt$sar_adc_nonideal_conv.sv:116$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \output_result_digital
    connect \B 1'0
    connect \Y $gt$sar_adc_nonideal_conv.sv:116$95_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:80.16-80.26"
  cell $gt $gt$sar_adc_nonideal_conv.sv:80$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycles
    connect \B 1'0
    connect \Y $gt$sar_adc_nonideal_conv.sv:80$51_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:83.35-83.59"
  cell $gt $gt$sar_adc_nonideal_conv.sv:83$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \input_voltage_real
    connect \B 7'1100100
    connect \Y $gt$sar_adc_nonideal_conv.sv:83$59_Y
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_nonideal_conv.sv:0.0-0.0"
  cell $initstate $initstate$10
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:57$3_EN[0:0]$125
  end
  attribute \src "sar_adc_nonideal_conv.sv:116.28-116.77"
  cell $le $le$sar_adc_nonideal_conv.sv:116$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \digitized_value
    connect \B 9'100011110
    connect \Y $le$sar_adc_nonideal_conv.sv:116$93_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:101.22-101.62"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:101$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$sar_adc_nonideal_conv.sv:101$71_Y
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:101$72_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:103.64-103.68"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:103$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \eoc
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:103$75_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.26-115.77"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:115$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_nonideal_conv.sv:115$88_Y
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:115$89_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:116.26-116.78"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:116$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$sar_adc_nonideal_conv.sv:116$93_Y
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:116$94_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:121.28-121.54"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:121$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$sar_adc_nonideal_conv.sv:121$103_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101
  end
  attribute \src "sar_adc_nonideal_conv.sv:124.29-124.35"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:124$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:80.14-80.27"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:80$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_nonideal_conv.sv:80$51_Y
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:80$52_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:81.29-81.55"
  cell $logic_not $logic_not$sar_adc_nonideal_conv.sv:81$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_hold_digital
    connect \Y $logic_not$sar_adc_nonideal_conv.sv:81$57_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:95.9-95.34"
  cell $logic_or $logic_or$sar_adc_nonideal_conv.sv:95$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_hold_digital
    connect \B \eoc
    connect \Y $logic_or$sar_adc_nonideal_conv.sv:95$67_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:114.27-114.99"
  cell $lt $lt$sar_adc_nonideal_conv.sv:114$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \output_result_digital
    connect \B $add$sar_adc_nonideal_conv.sv:114$86_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:114$26_CHECK[0:0]$80
  end
  attribute \src "sar_adc_nonideal_conv.sv:76.38-76.53"
  cell $lt $lt$sar_adc_nonideal_conv.sv:76$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \B 2'10
    connect \Y $lt$sar_adc_nonideal_conv.sv:76$47_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:83.64-83.88"
  cell $lt $lt$sar_adc_nonideal_conv.sv:83$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \input_voltage_real
    connect \B 9'110100111
    connect \Y $lt$sar_adc_nonideal_conv.sv:83$60_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:60.14-60.30"
  cell $reduce_bool $ne$sar_adc_nonideal_conv.sv:60$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \Y $ne$sar_adc_nonideal_conv.sv:60$143_Y
  end
  attribute \src "sar_adc_nonideal_conv.sv:101.22-101.68"
  cell $or $or$sar_adc_nonideal_conv.sv:101$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:101$72_Y
    connect \B \eoc
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:101$24_CHECK[0:0]$63
  end
  attribute \src "sar_adc_nonideal_conv.sv:103.22-103.68"
  cell $or $or$sar_adc_nonideal_conv.sv:103$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$sar_adc_nonideal_conv.sv:101$71_Y
    connect \B $logic_not$sar_adc_nonideal_conv.sv:103$75_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:103$25_CHECK[0:0]$65
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.26-115.155"
  cell $or $or$sar_adc_nonideal_conv.sv:115$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:115$89_Y
    connect \B $gt$sar_adc_nonideal_conv.sv:115$91_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:115$27_CHECK[0:0]$82
  end
  attribute \src "sar_adc_nonideal_conv.sv:116.26-116.109"
  cell $or $or$sar_adc_nonideal_conv.sv:116$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:116$94_Y
    connect \B $gt$sar_adc_nonideal_conv.sv:116$95_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:116$28_CHECK[0:0]$84
  end
  attribute \src "sar_adc_nonideal_conv.sv:121.28-121.71"
  cell $or $or$sar_adc_nonideal_conv.sv:121$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$sar_adc_nonideal_conv.sv:122$30_CHECK[0:0]$101
    connect \B \hit_eoc
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:121$29_CHECK[0:0]$99
  end
  attribute \src "sar_adc_nonideal_conv.sv:59.13-59.40"
  cell $or $or$sar_adc_nonideal_conv.sv:59$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
    connect \B $0$formal$sar_adc_nonideal_conv.sv:60$7_CHECK[0:0]$128
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:57$3_CHECK[0:0]$124
  end
  attribute \src "sar_adc_nonideal_conv.sv:60.13-60.39"
  cell $or $or$sar_adc_nonideal_conv.sv:60$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$sar_adc_nonideal_conv.sv:60$143_Y
    connect \B \reset
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:59$5_CHECK[0:0]$126
  end
  attribute \src "sar_adc_nonideal_conv.sv:76.28-76.54"
  cell $or $or$sar_adc_nonideal_conv.sv:76$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:124$109_Y
    connect \B $lt$sar_adc_nonideal_conv.sv:76$47_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:76$19_CHECK[0:0]$36
  end
  attribute \src "sar_adc_nonideal_conv.sv:77.28-77.54"
  cell $or $or$sar_adc_nonideal_conv.sv:77$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$sar_adc_nonideal_conv.sv:77$49_Y
    connect \B \reset
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:77$20_CHECK[0:0]$38
  end
  attribute \src "sar_adc_nonideal_conv.sv:80.14-80.55"
  cell $or $or$sar_adc_nonideal_conv.sv:80$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_nonideal_conv.sv:80$52_Y
    connect \B \input_hold_digital
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:77$21_CHECK[0:0]$40
  end
  attribute \src "sar_adc_nonideal_conv.sv:81.14-81.55"
  cell $or $or$sar_adc_nonideal_conv.sv:81$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_nonideal_conv.sv:80$51_Y
    connect \B $logic_not$sar_adc_nonideal_conv.sv:81$57_Y
    connect \Y $0$formal$sar_adc_nonideal_conv.sv:80$22_CHECK[0:0]$42
  end
  attribute \src "sar_adc_nonideal_conv.sv:124.8-124.53|sar_adc_nonideal_conv.sv:124.5-124.88"
  cell $mux $procmux$429
    parameter \WIDTH 10
    connect \A \held_value
    connect \B \input_voltage_real
    connect \S $and$sar_adc_nonideal_conv.sv:124$112_Y
    connect \Y $0\held_value[9:0]
  end
  attribute \full_case 1
  attribute \src "sar_adc_nonideal_conv.sv:95.8-95.44|sar_adc_nonideal_conv.sv:95.5-96.32"
  cell $mux $procmux$434
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$sar_adc_nonideal_conv.sv:95$70_Y
    connect \S $and$sar_adc_nonideal_conv.sv:95$69_Y
    connect \Y $0\eoc_high_counter[31:0]
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.106-115.154"
  cell $sub $sub$sar_adc_nonideal_conv.sv:115$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 21
    connect \A \digitized_value
    connect \B 9'100011110
    connect \Y { $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [19:0] }
  end
  attribute \src "sar_adc_nonideal_conv.sv:115.5-115.156"
  cell $assert \accuracy_ggz
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_616
    connect \EN $formal$sar_adc_nonideal_conv.sv:114$26_EN
  end
  attribute \src "sar_adc_nonideal_conv.sv:116.5-116.110"
  cell $assert \accuracy_glz
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_606
    connect \EN $formal$sar_adc_nonideal_conv.sv:114$26_EN
  end
  attribute \src "sar_adc_nonideal_conv.sv:114.5-114.103"
  cell $assert \accuracy_l
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_636
    connect \EN $formal$sar_adc_nonideal_conv.sv:114$26_EN
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_nonideal_conv.sv:20.42-28.2"
  cell $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000010 \adc_instance
    connect \clk \clk
    connect \eoc \eoc
    connect \input_hold_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_result_digital \output_result_digital
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \src "sar_adc_nonideal_conv.sv:103.5-103.69"
  cell $assert \bk_eoc
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_566
    connect \EN $formal$sar_adc_nonideal_conv.sv:101$24_EN
  end
  attribute \src "sar_adc_nonideal_conv.sv:121.5-121.72"
  cell $assert \bmc_range_for
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_676
    connect \EN $formal$sar_adc_nonideal_conv.sv:121$29_EN
  end
  attribute \src "sar_adc_nonideal_conv.sv:76.5-76.55"
  cell $assume \count_if_reset
    connect \A $0$formal$sar_adc_nonideal_conv.sv:76$19_CHECK[0:0]$36
    connect \EN 1'1
  end
  attribute \src "sar_adc_nonideal_conv.sv:122.5-122.52"
  cell $assert \dummy_fail
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_656
    connect \EN $formal$sar_adc_nonideal_conv.sv:121$29_EN
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_nonideal_conv.sv:47.38-53.2"
  cell $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000100 \fdiv
    connect \clk \clk
    connect \input_clk_digital \clk
    connect \output_clk_digital \sys_clk
    connect \reset \reset
  end
  attribute \src "sar_adc_nonideal_conv.sv:101.5-101.69"
  cell $assert \fwd_eoc
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_586
    connect \EN $formal$sar_adc_nonideal_conv.sv:101$24_EN
  end
  attribute \src "sar_adc_nonideal_conv.sv:83.5-83.90"
  cell $assume \input_voltage_bound
    connect \A $0$formal$sar_adc_nonideal_conv.sv:83$23_CHECK[0:0]$44
    connect \EN 1'1
  end
  attribute \src "sar_adc_nonideal_conv.sv:77.5-77.55"
  cell $assume \reset_if_count
    connect \A $0$formal$sar_adc_nonideal_conv.sv:77$20_CHECK[0:0]$38
    connect \EN 1'1
  end
  connect $div$sar_adc_nonideal_conv.sv:111$78_Y [19:0] \digitized_value
  connect $formal$sar_adc_nonideal_conv.sv:101$24_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_586
  connect $formal$sar_adc_nonideal_conv.sv:103$25_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_566
  connect $formal$sar_adc_nonideal_conv.sv:114$26_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_636
  connect $formal$sar_adc_nonideal_conv.sv:115$27_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_616
  connect $formal$sar_adc_nonideal_conv.sv:116$28_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_606
  connect $formal$sar_adc_nonideal_conv.sv:121$29_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_676
  connect $formal$sar_adc_nonideal_conv.sv:122$30_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_656
  connect $sub$sar_adc_nonideal_conv.sv:115$90_Y [30:20] { $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] $sub$sar_adc_nonideal_conv.sv:115$90_Y [31] }
end
