// Seed: 953229196
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3
);
  tri id_5;
  id_6 :
  assert property (@(posedge -1'b0) -1)
  else $signed(44);
  ;
  assign module_1.id_1 = 0;
  assign id_5 = 1'b0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd26
) (
    inout wor  _id_0,
    inout wire id_1
);
  wire id_3;
  logic ['h0 : id_0] id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
