/* ************************************************************************** */
/*                                                                            */
/*                                                        :::      ::::::::   */
/*   op.c                                               :+:      :+:    :+:   */
/*                                                    +:+ +:+         +:+     */
/*   By: vdanyliu <marvin@42.fr>                    +#+  +:+       +#+        */
/*                                                +#+#+#+#+#+   +#+           */
/*   Created: 2019/07/27 13:00:10 by vdanyliu          #+#    #+#             */
/*   Updated: 2019/07/27 13:01:33 by vdanyliu         ###   ########.fr       */
/*                                                                            */
/* ************************************************************************** */

#include "../includes/corewar.h"

t_op	g_op_tab[17] =
{
	{0, 0, {{0, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 0, 0, 0, 0, 0, 0},
	{"live", 1, {{T_DIR, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 1, 10,
		"alive", 0, 0, 4},
	{"ld", 2, {{T_DIR | T_IND, 0, 0, 0}, {T_REG, 0, 0, 0}}, 2, 5, "load",
		1, 0, 4},
	{"st", 2, {{T_REG, 0, 0, 0}, {T_IND | T_REG, 0, 0, 0}}, 3, 5, "store",
		1, 0, 4},
	{"add", 3, {{T_REG, 0, 0, 0}, {T_REG, 0, 0, 0}, {T_REG, 0, 0, 0}},
		4, 10, "addition", 1, 0, 4},
	{"sub", 3, {{T_REG, 0, 0, 0}, {T_REG, 0, 0, 0}, {T_REG, 0, 0, 0}},
		5, 10, "subtraction", 1, 0, 4},
	{"and", 3, {{T_REG | T_DIR | T_IND, 0, 0, 0}, {T_REG | T_IND | T_DIR,
				0, 0, 0}, {T_REG, 0, 0, 0}}, 6, 6,
		"et (and  r1, r2, r3   r1&r2 ->r3", 1, 0, 4},
	{"or", 3, {{T_REG | T_IND | T_DIR, 0, 0, 0}, {T_REG | T_IND | T_DIR,
				0, 0, 0}, {T_REG, 0, 0, 0}}, 7, 6,
		"ou  (or   r1, r2, r3   r1 | r2 -> r3", 1, 0, 4},
	{"xor", 3, {{T_REG | T_IND | T_DIR, 0, 0, 0}, {T_REG | T_IND | T_DIR,
				0, 0, 0}, {T_REG, 0, 0, 0}}, 8, 6,
		"ou (xor  r1, r2, r3   r1^r2 -> r3", 1, 0, 4},
	{"zjmp", 1, {{T_DIR, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 9, 20,
		"jump if zero", 0, 1, 2},
	{"ldi", 3, {{T_REG | T_DIR | T_IND, 0, 0, 0}, {T_DIR | T_REG, 0, 0, 0},
			{T_REG, 0, 0, 0}}, 10, 25, "load index", 1, 1, 2},
	{"sti", 3, {{T_REG, 0, 0, 0}, {T_REG | T_DIR | T_IND, 0, 0, 0},
			{T_DIR | T_REG, 0, 0, 0}}, 11, 25, "store index", 1, 1, 2},
	{"fork", 1, {{T_DIR, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 12, 800,
		"fork", 0, 1, 2},
	{"lld", 2, {{T_DIR | T_IND, 0, 0, 0}, {T_REG, 0, 0, 0}}, 13, 10,
		"long load", 1, 0, 4},
	{"lldi", 3, {{T_REG | T_DIR | T_IND, 0, 0, 0}, {T_DIR | T_REG, 0, 0, 0},
			{T_REG, 0, 0, 0}}, 14, 50, "long load index", 1, 1, 2},
	{"lfork", 1, {{T_DIR, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 15, 1000,
		"long fork", 0, 1, 2},
	{"aff", 1, {{T_REG, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}}, 16, 2, "aff",
		1, 0, 4},
};
