{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630627960806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630627960807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 02 21:12:40 2021 " "Processing started: Thu Sep 02 21:12:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630627960807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630627960807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extensor_de_sinal_simulation -c extensor_de_sinal_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off extensor_de_sinal_simulation -c extensor_de_sinal_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630627960807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630627961158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/extensor_de_sinal/extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/extensor_de_sinal/extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "../extensor_de_sinal/extensor_de_sinal.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal/extensor_de_sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630627961213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630627961213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "instruction_received INSTRUCTION_RECEIVED extensor_de_sinal_simulation.v(2) " "Verilog HDL Declaration information at extensor_de_sinal_simulation.v(2): object \"instruction_received\" differs only in case from object \"INSTRUCTION_RECEIVED\" in the same scope" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1630627961216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal_simulation " "Found entity 1: extensor_de_sinal_simulation" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630627961216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630627961216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extensor_de_sinal_simulation " "Elaborating entity \"extensor_de_sinal_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1630627961247 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock extensor_de_sinal_simulation.v(13) " "Verilog HDL warning at extensor_de_sinal_simulation.v(13): assignments to clock create a combinational loop" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 13 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1630627961248 "|extensor_de_sinal_simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "extensor_de_sinal_simulation.v(21) " "Verilog HDL warning at extensor_de_sinal_simulation.v(21): ignoring unsupported system task" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 21 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1630627961249 "|extensor_de_sinal_simulation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b extensor_de_sinal_simulation.v(1) " "Output port \"b\" at extensor_de_sinal_simulation.v(1) has no driver" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1630627961249 "|extensor_de_sinal_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:es " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:es\"" {  } { { "extensor_de_sinal_simulation.v" "es" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630627961252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1630627961543 "|extensor_de_sinal_simulation|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1630627961543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/extensor_de_sinal_simulation/output_files/extensor_de_sinal_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/extensor_de_sinal_simulation/output_files/extensor_de_sinal_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1630627961586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1630627961705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630627961705 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "extensor_de_sinal_simulation.v" "" { Text "C:/Users/darme/Desktop/extensor_de_sinal_simulation/extensor_de_sinal_simulation.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630627961751 "|extensor_de_sinal_simulation|a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1630627961751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1630627961752 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1630627961752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1630627961752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630627961778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 02 21:12:41 2021 " "Processing ended: Thu Sep 02 21:12:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630627961778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630627961778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630627961778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630627961778 ""}
