07:21:45.562000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
07:21:45.570000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
07:21:45.570000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
07:21:45.571000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
07:21:45.571000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
07:21:45.646000 INFO    : openta.testing.testenv :: Setup Ports
07:21:45.646000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
07:21:45.646000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
07:21:45.646000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
07:21:53.458000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
07:21:53.459000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
07:21:58.748000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
07:21:58.749000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
07:21:58.998000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state