<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_169_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27" VARIABLE="icmp_ln27" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_175_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27" VARIABLE="add_ln27" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_184_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28" VARIABLE="icmp_ln28" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_190_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27" VARIABLE="select_ln27" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_284_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27" VARIABLE="select_ln27_1" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_239_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:27" VARIABLE="select_ln27_2" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln35_fu_202_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:35" VARIABLE="icmp_ln35" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_265_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:40" VARIABLE="icmp_ln40" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_fu_208_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46" VARIABLE="icmp_ln46" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_214_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:28" VARIABLE="add_ln28" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_312_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp:46" VARIABLE="select_ln46" MODULE="hyst_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2" LOOP="VITIS_LOOP_27_1_VITIS_LOOP_28_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="hyst" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="hyst" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="hyst" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
