# Marc Marcos 

## Hi ğŸ‘‹, 
I'm Marc Marcos, I'm a computer engineering student ğŸ‘¨â€ğŸ’» who is passionate about hardware, embedded systems and open source development.

- ğŸ”­ Iâ€™m currently working on a ![Von Neumann computer in Verilog](https://github.com/marc-marcos/von-neumann-cpu-verilog)
- ğŸŒ± Iâ€™m currently learning Verilog and computer architecture 
- âš¡ Languages: C, C++, Verilog, Python and Rust

<br>

<img src="https://myreadme.vercel.app/api/embed/marc-marcos?panels=userstatistics,toprepositories,toplanguages,commitgraph" alt="reimaginedreadme" />
