library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Unidade_Controle is
  port   (
    -- Input ports
	 opCode  :  in  std_logic_vector(4 downto 0);
	 flagZero: in std_logic;
	 
    -- Output ports
    palavraControle  :  out std_logic_vector(1 downto 0)
  );
end entity;


architecture arch_name of Unidade_Controle is

  alias controleULA : std_logic is palavraControle(1);
  alias controleEscreveRegC : std_logic is palavraControle(0);
  
  constant add : std_logic_vector(5 downto 0) := "100000"; -- 0x20
  constant sub : std_logic_vector(5 downto 0) := "100010"; -- 0x22

  begin

  
  HabEscritaRegistradores <= '1' when opCode = load else '0';
  selOperacaoULA <= '1' when opCode = sub else
						  '0' when opCode = soma else
						  '1';
						  
end architecture;