name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg_0_7_0_0 loc=>  SLICE_X133Y10 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r1_0_1_1_1 loc=>  SLICE_X133Y1 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_0_0 loc=>  SLICE_X133Y1 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_1_1 loc=>  SLICE_X133Y1 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_15_0_0 loc=>  SLICE_X133Y2 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_15_1_1 loc=>  SLICE_X133Y2 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r2_0_15_1_1 loc=>  SLICE_X133Y2 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0 loc=>  SLICE_X85Y11 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_1_1 loc=>  SLICE_X85Y11 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_2_2 loc=>  SLICE_X85Y11 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_3_3 loc=>  SLICE_X85Y11 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_4_4 loc=>  SLICE_X85Y11 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_5_5 loc=>  SLICE_X85Y11 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_6_6 loc=>  SLICE_X85Y11 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_7_7 loc=>  SLICE_X85Y11 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_8_8 loc=>  SLICE_X85Y10 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_9_9 loc=>  SLICE_X85Y10 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_0_0 loc=>  SLICE_X101Y27 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_10_10 loc=>  SLICE_X101Y27 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_11_11 loc=>  SLICE_X101Y27 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_12_12 loc=>  SLICE_X101Y27 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_13_13 loc=>  SLICE_X101Y27 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_14_14 loc=>  SLICE_X101Y27 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_15_15 loc=>  SLICE_X101Y27 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_16_16 loc=>  SLICE_X101Y27 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_17_17 loc=>  SLICE_X101Y28 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_18_18 loc=>  SLICE_X101Y28 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_19_19 loc=>  SLICE_X101Y28 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_1_1 loc=>  SLICE_X101Y28 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_20_20 loc=>  SLICE_X101Y28 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_21_21 loc=>  SLICE_X101Y28 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_22_22 loc=>  SLICE_X101Y28 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_23_23 loc=>  SLICE_X101Y28 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_24_24 loc=>  SLICE_X101Y26 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_2_2 loc=>  SLICE_X101Y26 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_3_3 loc=>  SLICE_X101Y26 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_4_4 loc=>  SLICE_X101Y26 bel=>  SLICEM.E5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_5_5 loc=>  SLICE_X101Y26 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_6_6 loc=>  SLICE_X101Y26 bel=>  SLICEM.C5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_7_7 loc=>  SLICE_X101Y26 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_8_8 loc=>  SLICE_X101Y26 bel=>  SLICEM.A5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_15_9_9 loc=>  SLICE_X101Y22 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg_0_3_0_0 loc=>  SLICE_X110Y15 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wcp_chn_q_reg_0_15_0_0 loc=>  SLICE_X123Y13 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wcp_eor_q_reg_0_15_0_0 loc=>  SLICE_X123Y13 bel=>  SLICEM.G5LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0 loc=>  SLICE_X110Y43 bel=>  SLICEM.H6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_1_1 loc=>  SLICE_X110Y43 bel=>  SLICEM.G6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_2_2 loc=>  SLICE_X110Y43 bel=>  SLICEM.F6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_3_3 loc=>  SLICE_X110Y43 bel=>  SLICEM.E6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_4_4 loc=>  SLICE_X110Y43 bel=>  SLICEM.D6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_5_5 loc=>  SLICE_X110Y43 bel=>  SLICEM.C6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_6_6 loc=>  SLICE_X110Y43 bel=>  SLICEM.B6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_7_7 loc=>  SLICE_X110Y43 bel=>  SLICEM.A6LUT
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_8_8 loc=>  SLICE_X110Y42 bel=>  SLICEM.H6LUT
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to loc=>  SLICE_X85Y71 bel=>  SLICEM.DFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 loc=>  SLICE_X85Y71 bel=>  SLICEM.AFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 loc=>  SLICE_X85Y71 bel=>  SLICEM.BFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 loc=>  SLICE_X85Y71 bel=>  SLICEM.CFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to loc=>  SLICE_X81Y76 bel=>  SLICEL.DFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 loc=>  SLICE_X81Y76 bel=>  SLICEL.AFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 loc=>  SLICE_X81Y76 bel=>  SLICEL.BFF2
name=> design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 loc=>  SLICE_X81Y76 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y16 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y16 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y16 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y16 bel=>  SLICEM.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0] loc=>  SLICE_X127Y2 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1] loc=>  SLICE_X127Y2 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[0] loc=>  SLICE_X129Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[1] loc=>  SLICE_X129Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X124Y44 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X124Y44 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X124Y44 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X124Y51 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X124Y51 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X124Y51 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y25 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y25 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y25 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y24 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y24 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y24 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y23 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y23 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y23 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y24 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y24 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y24 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y21 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y21 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y21 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y21 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y21 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y21 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y20 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y20 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y20 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y20 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y20 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y20 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y18 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y18 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y18 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y16 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y16 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y16 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y18 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y18 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y18 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y17 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y17 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y17 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y18 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y18 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y18 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y17 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y17 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y17 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y18 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y18 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y18 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y17 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y17 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y17 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y15 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y15 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y15 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y16 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y16 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y16 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y18 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y18 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y18 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y16 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y16 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y16 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y16 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y16 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y16 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y17 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y17 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y17 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X133Y16 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X133Y16 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X133Y16 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X132Y15 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X132Y15 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X132Y15 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y13 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y13 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y13 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y10 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y10 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y10 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y12 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y12 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y12 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y15 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y15 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y15 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y15 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y15 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y15 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y11 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y11 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y11 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y13 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y13 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y13 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y8 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y8 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y8 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X125Y0 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X125Y0 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X125Y0 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X125Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X125Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X125Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y2 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y2 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y2 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y4 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y4 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y4 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y4 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y4 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y4 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y2 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y2 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y2 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y1 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y1 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y1 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y2 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y2 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y2 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X130Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X130Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X130Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[0] loc=>  SLICE_X136Y4 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[1] loc=>  SLICE_X136Y4 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[2] loc=>  SLICE_X136Y4 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[3] loc=>  SLICE_X136Y4 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[4] loc=>  SLICE_X136Y4 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[5] loc=>  SLICE_X136Y4 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[6] loc=>  SLICE_X136Y4 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[0] loc=>  SLICE_X138Y66 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[1] loc=>  SLICE_X138Y66 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[2] loc=>  SLICE_X138Y66 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[3] loc=>  SLICE_X138Y66 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[4] loc=>  SLICE_X138Y66 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[5] loc=>  SLICE_X138Y66 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[6] loc=>  SLICE_X138Y66 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y73 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y73 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y73 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X137Y73 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y102 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y102 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y102 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y102 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y92 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y92 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y92 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y92 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y79 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y79 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y79 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y79 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y64 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y64 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y64 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y64 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y69 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y69 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y69 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y69 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y72 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y72 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y72 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y72 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y68 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y68 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y68 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X138Y68 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y68 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y68 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y68 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y68 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y65 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y65 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y65 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y65 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y105 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y105 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y105 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y105 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y101 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y101 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y101 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y101 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y101 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y101 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y101 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y101 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y91 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y91 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y91 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y91 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y100 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y100 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y100 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y100 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y99 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y99 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y99 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y99 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y100 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y100 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y100 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y100 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y94 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y94 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y94 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y94 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y92 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y92 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y92 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y92 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y98 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y98 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y98 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y98 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y105 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y105 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y105 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y105 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y90 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y90 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y90 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y90 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y74 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y74 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y74 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y74 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y63 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y63 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y63 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y63 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0] loc=>  SLICE_X139Y71 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[1] loc=>  SLICE_X139Y71 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[0] loc=>  SLICE_X121Y24 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[1] loc=>  SLICE_X121Y24 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[2] loc=>  SLICE_X121Y24 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[3] loc=>  SLICE_X121Y24 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0] loc=>  SLICE_X127Y2 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1] loc=>  SLICE_X127Y2 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[0] loc=>  SLICE_X129Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[1] loc=>  SLICE_X129Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[0] loc=>  SLICE_X121Y24 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[1] loc=>  SLICE_X121Y24 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[2] loc=>  SLICE_X121Y24 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc/syncstages_ff_reg[3] loc=>  SLICE_X121Y24 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[0] loc=>  SLICE_X127Y16 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[1] loc=>  SLICE_X128Y16 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[2] loc=>  SLICE_X127Y16 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[3] loc=>  SLICE_X127Y16 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[4] loc=>  SLICE_X127Y17 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/cfg_ltssm_state_reg0_reg[5] loc=>  SLICE_X127Y16 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y16 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y16 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y16 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y16 bel=>  SLICEM.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X124Y44 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X124Y44 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X124Y44 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X124Y51 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X124Y51 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X124Y51 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y25 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y25 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y25 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y24 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y24 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y24 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y23 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y23 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y23 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y24 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y24 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y24 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y21 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y21 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y21 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y21 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y21 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y21 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y20 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y20 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y20 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y20 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y20 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y20 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y18 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y18 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y18 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y19 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y19 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y16 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y16 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y16 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y18 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y18 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y18 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y17 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y17 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y17 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y18 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y18 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y18 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y17 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y17 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y17 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y18 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y18 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y18 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y17 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y17 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y17 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y15 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y15 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y15 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y16 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y16 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y16 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y18 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y18 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y18 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y16 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y16 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y16 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y16 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y16 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y16 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y17 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y17 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y17 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X133Y16 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X133Y16 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X133Y16 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X132Y15 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X132Y15 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X132Y15 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y13 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y13 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y13 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y10 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y10 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y10 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y12 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y12 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y12 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y15 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y15 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y15 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y12 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y12 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y12 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y15 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y15 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y15 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y11 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y11 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y11 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y13 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y13 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y13 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y8 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y8 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y8 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X125Y0 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X125Y0 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X125Y0 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X125Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X125Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X125Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y2 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y2 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y2 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y4 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y4 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y4 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y4 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y4 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y4 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y2 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y2 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y2 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X135Y1 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X135Y1 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X135Y1 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X134Y2 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X134Y2 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X134Y2 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X130Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X130Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X130Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y3 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y3 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y3 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X136Y3 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X136Y3 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X136Y3 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[0] loc=>  SLICE_X136Y4 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[1] loc=>  SLICE_X136Y4 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[2] loc=>  SLICE_X136Y4 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[3] loc=>  SLICE_X136Y4 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[4] loc=>  SLICE_X136Y4 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[5] loc=>  SLICE_X136Y4 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg[6] loc=>  SLICE_X136Y4 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/prst_n_r_reg_reg loc=>  SLICE_X136Y4 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[0] loc=>  SLICE_X138Y66 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[1] loc=>  SLICE_X138Y66 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[2] loc=>  SLICE_X138Y66 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[3] loc=>  SLICE_X138Y66 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[4] loc=>  SLICE_X138Y66 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[5] loc=>  SLICE_X138Y66 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg[6] loc=>  SLICE_X138Y66 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X137Y73 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X137Y73 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X137Y73 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X137Y73 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y102 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y102 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y102 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y102 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y92 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y92 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y92 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y92 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y79 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y79 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y79 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y79 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y64 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y64 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y64 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y64 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y69 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y69 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y69 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y69 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y72 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y72 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y72 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y72 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X138Y68 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X138Y68 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X138Y68 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X138Y68 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y68 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y68 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y68 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y68 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y65 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y65 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y65 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y65 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y105 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y105 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y105 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y105 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y101 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y101 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y101 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y101 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y101 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y101 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y101 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y101 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y91 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y91 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y91 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y91 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y100 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y100 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y100 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y100 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y99 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y99 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y99 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y99 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y100 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y100 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y100 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y100 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y94 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y94 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y94 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y94 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y92 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y92 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y92 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y92 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y98 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y98 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y98 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y98 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y105 bel=>  SLICEM.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y105 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y105 bel=>  SLICEM.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y105 bel=>  SLICEM.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y90 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y90 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y90 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y90 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y74 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y74 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y74 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y74 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0] loc=>  SLICE_X139Y63 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[1] loc=>  SLICE_X139Y63 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[2] loc=>  SLICE_X139Y63 bel=>  SLICEM.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[3] loc=>  SLICE_X139Y63 bel=>  SLICEM.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0] loc=>  SLICE_X139Y71 bel=>  SLICEM.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[1] loc=>  SLICE_X139Y71 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[0] loc=>  SLICE_X114Y6 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1] loc=>  SLICE_X130Y5 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2] loc=>  SLICE_X119Y19 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0] loc=>  SLICE_X130Y5 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep loc=>  SLICE_X130Y40 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0 loc=>  SLICE_X126Y28 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1 loc=>  SLICE_X130Y5 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10 loc=>  SLICE_X116Y48 bel=>  SLICEM.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11 loc=>  SLICE_X122Y36 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12 loc=>  SLICE_X100Y38 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13 loc=>  SLICE_X109Y41 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14 loc=>  SLICE_X131Y34 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15 loc=>  SLICE_X122Y4 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16 loc=>  SLICE_X130Y9 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17 loc=>  SLICE_X128Y45 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2 loc=>  SLICE_X130Y5 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3 loc=>  SLICE_X125Y6 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4 loc=>  SLICE_X127Y7 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5 loc=>  SLICE_X130Y40 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6 loc=>  SLICE_X111Y46 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7 loc=>  SLICE_X98Y29 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8 loc=>  SLICE_X98Y26 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9 loc=>  SLICE_X123Y41 bel=>  SLICEM.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1] loc=>  SLICE_X127Y7 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep loc=>  SLICE_X123Y11 bel=>  SLICEM.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0 loc=>  SLICE_X127Y7 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1 loc=>  SLICE_X125Y6 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2 loc=>  SLICE_X122Y4 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2] loc=>  SLICE_X119Y19 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep loc=>  SLICE_X119Y19 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0 loc=>  SLICE_X119Y19 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[0] loc=>  SLICE_X114Y6 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1] loc=>  SLICE_X130Y5 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2] loc=>  SLICE_X91Y20 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.reg_space_reg_reg[0] loc=>  SLICE_X113Y8 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[2] loc=>  SLICE_X113Y8 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[3] loc=>  SLICE_X113Y8 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[4] loc=>  SLICE_X114Y8 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[5] loc=>  SLICE_X113Y7 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[6] loc=>  SLICE_X114Y7 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[7] loc=>  SLICE_X113Y7 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_address_reg_reg[8] loc=>  SLICE_X113Y9 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_be_reg_reg[0] loc=>  SLICE_X113Y7 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_be_reg_reg[1] loc=>  SLICE_X113Y7 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_be_reg_reg[2] loc=>  SLICE_X113Y7 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_be_reg_reg[3] loc=>  SLICE_X114Y8 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_read_reg_reg[0] loc=>  SLICE_X113Y7 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_read_reg_reg[1] loc=>  SLICE_X113Y7 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_read_reg_reg[2] loc=>  SLICE_X114Y8 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[0] loc=>  SLICE_X113Y8 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[10] loc=>  SLICE_X113Y9 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[11] loc=>  SLICE_X113Y11 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[12] loc=>  SLICE_X114Y9 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[13] loc=>  SLICE_X113Y9 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[14] loc=>  SLICE_X113Y11 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[15] loc=>  SLICE_X113Y11 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[16] loc=>  SLICE_X114Y9 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[17] loc=>  SLICE_X113Y11 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[18] loc=>  SLICE_X114Y8 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[19] loc=>  SLICE_X112Y12 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[1] loc=>  SLICE_X113Y7 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[20] loc=>  SLICE_X113Y9 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[21] loc=>  SLICE_X113Y8 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[22] loc=>  SLICE_X114Y9 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[23] loc=>  SLICE_X114Y8 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[24] loc=>  SLICE_X114Y9 bel=>  SLICEL.CFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[25] loc=>  SLICE_X114Y8 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[26] loc=>  SLICE_X113Y9 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[27] loc=>  SLICE_X113Y11 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[28] loc=>  SLICE_X113Y9 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[29] loc=>  SLICE_X113Y9 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[2] loc=>  SLICE_X113Y9 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[30] loc=>  SLICE_X112Y12 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[31] loc=>  SLICE_X114Y9 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[3] loc=>  SLICE_X114Y10 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[4] loc=>  SLICE_X114Y9 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[5] loc=>  SLICE_X114Y9 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[6] loc=>  SLICE_X113Y7 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[7] loc=>  SLICE_X114Y9 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[8] loc=>  SLICE_X114Y9 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_wrdat_reg_reg[9] loc=>  SLICE_X113Y11 bel=>  SLICEL.DFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/dma_2rp_disable.register_write_reg_reg loc=>  SLICE_X114Y8 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0] loc=>  SLICE_X96Y20 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep loc=>  SLICE_X96Y19 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0 loc=>  SLICE_X96Y19 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1 loc=>  SLICE_X96Y20 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2 loc=>  SLICE_X96Y20 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3 loc=>  SLICE_X96Y19 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4 loc=>  SLICE_X96Y20 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg loc=>  SLICE_X105Y28 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep loc=>  SLICE_X98Y28 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0 loc=>  SLICE_X99Y18 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1 loc=>  SLICE_X104Y31 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2 loc=>  SLICE_X105Y24 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3 loc=>  SLICE_X94Y30 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0] loc=>  SLICE_X96Y19 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep loc=>  SLICE_X96Y19 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0 loc=>  SLICE_X96Y19 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1 loc=>  SLICE_X96Y20 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2 loc=>  SLICE_X96Y20 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[0] loc=>  SLICE_X96Y19 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_rst_2ff_reg[2] loc=>  SLICE_X96Y19 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_non_inc_nn1_reg loc=>  SLICE_X103Y25 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[0] loc=>  SLICE_X83Y24 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[1] loc=>  SLICE_X83Y26 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[2] loc=>  SLICE_X81Y33 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[3] loc=>  SLICE_X83Y33 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[4] loc=>  SLICE_X83Y27 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[5] loc=>  SLICE_X82Y30 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[6] loc=>  SLICE_X83Y32 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[7] loc=>  SLICE_X83Y27 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[8] loc=>  SLICE_X83Y27 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[9] loc=>  SLICE_X83Y26 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[0] loc=>  SLICE_X89Y17 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[1] loc=>  SLICE_X87Y19 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[2] loc=>  SLICE_X89Y17 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[3] loc=>  SLICE_X87Y19 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[4] loc=>  SLICE_X88Y19 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_non_inc_nn1_reg loc=>  SLICE_X111Y22 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[6] loc=>  SLICE_X95Y17 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[7] loc=>  SLICE_X93Y24 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[8] loc=>  SLICE_X96Y22 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_hd_out_nn1_reg[9] loc=>  SLICE_X94Y21 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[0] loc=>  SLICE_X93Y22 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[1] loc=>  SLICE_X95Y22 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[2] loc=>  SLICE_X95Y22 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_out_nn1_reg[3] loc=>  SLICE_X93Y18 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[10] loc=>  SLICE_X113Y32 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[11] loc=>  SLICE_X113Y32 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[12] loc=>  SLICE_X112Y38 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[13] loc=>  SLICE_X112Y38 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[14] loc=>  SLICE_X115Y38 bel=>  SLICEM.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[15] loc=>  SLICE_X115Y38 bel=>  SLICEM.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[16] loc=>  SLICE_X114Y36 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[17] loc=>  SLICE_X114Y36 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[18] loc=>  SLICE_X114Y42 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[19] loc=>  SLICE_X112Y42 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[20] loc=>  SLICE_X115Y40 bel=>  SLICEM.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[21] loc=>  SLICE_X114Y41 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[22] loc=>  SLICE_X118Y39 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[23] loc=>  SLICE_X118Y39 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[24] loc=>  SLICE_X117Y40 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[25] loc=>  SLICE_X117Y40 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[26] loc=>  SLICE_X115Y38 bel=>  SLICEM.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[27] loc=>  SLICE_X115Y38 bel=>  SLICEM.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[28] loc=>  SLICE_X118Y43 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[29] loc=>  SLICE_X118Y43 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[30] loc=>  SLICE_X118Y43 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[31] loc=>  SLICE_X118Y43 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[32] loc=>  SLICE_X118Y28 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[33] loc=>  SLICE_X118Y28 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[34] loc=>  SLICE_X117Y31 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[35] loc=>  SLICE_X115Y30 bel=>  SLICEM.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[36] loc=>  SLICE_X118Y28 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[37] loc=>  SLICE_X118Y28 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[38] loc=>  SLICE_X115Y30 bel=>  SLICEM.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[39] loc=>  SLICE_X117Y31 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[40] loc=>  SLICE_X114Y34 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[41] loc=>  SLICE_X114Y34 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[42] loc=>  SLICE_X118Y29 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[43] loc=>  SLICE_X118Y29 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[44] loc=>  SLICE_X117Y33 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[45] loc=>  SLICE_X117Y33 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[46] loc=>  SLICE_X117Y37 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[47] loc=>  SLICE_X117Y36 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[48] loc=>  SLICE_X114Y34 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[49] loc=>  SLICE_X114Y35 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[50] loc=>  SLICE_X118Y39 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[51] loc=>  SLICE_X118Y39 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[52] loc=>  SLICE_X113Y35 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[53] loc=>  SLICE_X114Y36 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[54] loc=>  SLICE_X119Y33 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[55] loc=>  SLICE_X119Y33 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[56] loc=>  SLICE_X117Y31 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[57] loc=>  SLICE_X117Y33 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[58] loc=>  SLICE_X118Y36 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[59] loc=>  SLICE_X117Y37 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[5] loc=>  SLICE_X115Y31 bel=>  SLICEM.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[60] loc=>  SLICE_X118Y36 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[61] loc=>  SLICE_X118Y36 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[62] loc=>  SLICE_X117Y36 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[63] loc=>  SLICE_X117Y36 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[6] loc=>  SLICE_X111Y35 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[7] loc=>  SLICE_X113Y35 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[8] loc=>  SLICE_X113Y35 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_out_nn1_reg[9] loc=>  SLICE_X113Y35 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_chn_out_nn1_reg[0] loc=>  SLICE_X110Y37 bel=>  SLICEM.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[0] loc=>  SLICE_X105Y40 bel=>  SLICEL.DFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[1] loc=>  SLICE_X105Y40 bel=>  SLICEL.CFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[2] loc=>  SLICE_X106Y40 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[3] loc=>  SLICE_X105Y40 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[4] loc=>  SLICE_X105Y40 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[5] loc=>  SLICE_X106Y40 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[6] loc=>  SLICE_X105Y42 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_did_out_nn1_reg[7] loc=>  SLICE_X106Y40 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[3] loc=>  SLICE_X107Y39 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[4] loc=>  SLICE_X107Y40 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[5] loc=>  SLICE_X107Y39 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[6] loc=>  SLICE_X108Y37 bel=>  SLICEL.AFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[7] loc=>  SLICE_X108Y37 bel=>  SLICEL.AFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[8] loc=>  SLICE_X108Y37 bel=>  SLICEL.BFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_len_out_nn1_reg[9] loc=>  SLICE_X108Y37 bel=>  SLICEL.BFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_vld_out_nn1_reg loc=>  SLICE_X109Y43 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[0] loc=>  SLICE_X122Y37 bel=>  SLICEL.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[0]_rep loc=>  SLICE_X122Y37 bel=>  SLICEL.EFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[0]_rep__0 loc=>  SLICE_X122Y37 bel=>  SLICEL.FFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[0]_rep__1 loc=>  SLICE_X122Y37 bel=>  SLICEL.FFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[1] loc=>  SLICE_X122Y37 bel=>  SLICEL.GFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[1]_rep loc=>  SLICE_X122Y37 bel=>  SLICEL.GFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[1]_rep__0 loc=>  SLICE_X122Y37 bel=>  SLICEL.HFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr_reg[1]_rep__1 loc=>  SLICE_X122Y37 bel=>  SLICEL.HFF2
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr_reg[0] loc=>  SLICE_X115Y19 bel=>  SLICEM.EFF
name=> design_1_i/xilinx_dma_pcie_ep_0/inst/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr_reg[1] loc=>  SLICE_X115Y19 bel=>  SLICEM.EFF2
