Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 12 21:46:59 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-440814526.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                11741        0.046        0.000                      0                11739        0.264        0.000                       0                  3733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           2.974        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.813        0.000                      0                11726        0.046        0.000                      0                11726        3.750        0.000                       0                  3637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.715        0.000                      0                    1                                                                        
                sys_clk               2.436        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.642ns (31.316%)  route 1.408ns (68.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.443    soc_reset_counter[0]
    SLICE_X162Y173       LUT1 (Prop_lut1_I0_O)        0.124     8.567 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.567    soc_reset_counter0[0]
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.077    11.541    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.347%)  route 1.406ns (68.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.441    soc_reset_counter[0]
    SLICE_X162Y173       LUT3 (Prop_lut3_I1_O)        0.124     8.565 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.565    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.081    11.545    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.666ns (32.111%)  route 1.408ns (67.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.443    soc_reset_counter[0]
    SLICE_X162Y173       LUT2 (Prop_lut2_I0_O)        0.148     8.591 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.591    soc_reset_counter[1]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.118    11.582    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.668ns (32.208%)  route 1.406ns (67.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.441    soc_reset_counter[0]
    SLICE_X162Y173       LUT4 (Prop_lut4_I1_O)        0.150     8.591 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.591    soc_reset_counter[3]_i_2_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_D)        0.118    11.582    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.582    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.231    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y173       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.478ns (46.959%)  route 0.540ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.540     7.536    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X162Y173       FDSE (Setup_fdse_C_S)       -0.695    10.747    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.478ns (46.959%)  route 0.540ns (53.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.540     7.536    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X162Y173       FDSE (Setup_fdse_C_S)       -0.695    10.747    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.227    soc_reset_counter[0]
    SLICE_X163Y173       LUT6 (Prop_lut6_I1_O)        0.045     2.272 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.272    soc_ic_reset_i_1_n_0
    SLICE_X163Y173       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDRE (Hold_fdre_C_D)         0.091     2.043    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    soc_reset_counter[2]
    SLICE_X162Y173       LUT4 (Prop_lut4_I0_O)        0.048     2.325 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    soc_reset_counter[3]_i_2_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.131     2.070    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    soc_reset_counter[2]
    SLICE_X162Y173       LUT3 (Prop_lut3_I2_O)        0.045     2.322 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.322    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.121     2.060    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.324%)  route 0.186ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.275    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.044     1.908    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.324%)  route 0.186ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.275    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.044     1.908    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.324%)  route 0.186ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.275    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.044     1.908    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.324%)  route 0.186ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.186     2.275    clk200_rst
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDSE (Hold_fdse_C_S)        -0.044     1.908    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.209    soc_reset_counter[3]
    SLICE_X162Y173       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.209    soc_reset_counter[3]
    SLICE_X162Y173       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.209    soc_reset_counter[3]
    SLICE_X162Y173       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y173       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 2.763ns (31.069%)  route 6.130ns (68.931%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          1.036    10.704    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X156Y155       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.701    11.701    sys_clk
    SLICE_X156Y155       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]/C
                         clock pessimism              0.078    11.779    
                         clock uncertainty           -0.057    11.722    
    SLICE_X156Y155       FDRE (Setup_fdre_C_CE)      -0.205    11.517    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.763ns (31.104%)  route 6.120ns (68.896%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          1.026    10.694    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X160Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.763ns (31.104%)  route 6.120ns (68.896%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          1.026    10.694    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X160Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.763ns (31.104%)  route 6.120ns (68.896%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          1.026    10.694    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[17]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X160Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.763ns (31.104%)  route 6.120ns (68.896%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          1.026    10.694    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X160Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X160Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 3.668ns (41.406%)  route 5.191ns (58.594%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.666     1.666    sys_clk
    SLICE_X137Y178       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y178       FDRE (Prop_fdre_C_Q)         0.456     2.122 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.678     2.800    soc_bridge_address[1]
    SLICE_X137Y178       LUT2 (Prop_lut2_I0_O)        0.124     2.924 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     2.924    tag_mem_reg_i_42_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.474 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.474    tag_mem_reg_i_33_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.588 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.588    tag_mem_reg_i_32_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.702 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.702    tag_mem_reg_i_31_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.816 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.816    tag_mem_reg_i_37_n_0
    SLICE_X137Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.930 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.930    tag_mem_reg_i_36_n_0
    SLICE_X137Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.044 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.044    tag_mem_reg_i_35_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.357 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.313     4.670    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[27]
    SLICE_X138Y183       LUT5 (Prop_lut5_I0_O)        0.306     4.976 r  lm32_cpu/load_store_unit/tag_mem_reg_i_29/O
                         net (fo=13, routed)          0.984     5.961    lm32_cpu/load_store_unit/soc_basesoc_tag_port_dat_w[16]
    SLICE_X140Y181       LUT6 (Prop_lut6_I3_O)        0.124     6.085 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.085    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.618 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.785     7.403    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X141Y181       LUT4 (Prop_lut4_I2_O)        0.118     7.521 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.654     8.175    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X135Y181       LUT6 (Prop_lut6_I5_O)        0.326     8.501 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.463     8.964    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X135Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.088 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.320     9.408    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I5_O)        0.124     9.532 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.992    10.525    lm32_cpu_n_71
    SLICE_X137Y187       FDRE                                         r  soc_bridge_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.557    11.557    sys_clk
    SLICE_X137Y187       FDRE                                         r  soc_bridge_data_reg[29]/C
                         clock pessimism              0.094    11.651    
                         clock uncertainty           -0.057    11.594    
    SLICE_X137Y187       FDRE (Setup_fdre_C_CE)      -0.205    11.389    soc_bridge_data_reg[29]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 2.763ns (31.224%)  route 6.086ns (68.776%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.991    10.660    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X161Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X161Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X161Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 2.763ns (31.224%)  route 6.086ns (68.776%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.991    10.660    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X161Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X161Y157       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[12]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X161Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 2.763ns (31.236%)  route 6.083ns (68.764%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.988    10.657    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X160Y158       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.702    11.702    sys_clk
    SLICE_X160Y158       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]/C
                         clock pessimism              0.092    11.794    
                         clock uncertainty           -0.057    11.737    
    SLICE_X160Y158       FDRE (Setup_fdre_C_CE)      -0.205    11.532    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.763ns (31.570%)  route 5.989ns (68.430%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        1.811     1.811    sys_clk
    SLICE_X161Y167       FDRE                                         r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y167       FDRE (Prop_fdre_C_Q)         0.456     2.267 r  soc_basesoc_sdram_bankmachine6_openrow_reg[2]/Q
                         net (fo=1, routed)           1.004     3.271    soc_basesoc_sdram_bankmachine6_openrow_reg_n_0_[2]
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124     3.395 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13/O
                         net (fo=1, routed)           0.000     3.395    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_13_n_0
    SLICE_X160Y167       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.927 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.927    soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X160Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.198 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.518     4.716    soc_basesoc_sdram_bankmachine6_hit
    SLICE_X156Y170       LUT5 (Prop_lut5_I2_O)        0.373     5.089 r  soc_basesoc_sdram_dfi_p1_we_n_i_16/O
                         net (fo=1, routed)           0.667     5.756    soc_basesoc_sdram_dfi_p1_we_n_i_16_n_0
    SLICE_X156Y170       LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  soc_basesoc_sdram_dfi_p1_we_n_i_7/O
                         net (fo=1, routed)           0.000     5.880    soc_basesoc_sdram_dfi_p1_we_n_i_7_n_0
    SLICE_X156Y170       MUXF7 (Prop_muxf7_I0_O)      0.212     6.092 r  soc_basesoc_sdram_dfi_p1_we_n_reg_i_3/O
                         net (fo=1, routed)           1.020     7.112    soc_basesoc_sdram_dfi_p1_we_n_reg_i_3_n_0
    SLICE_X147Y170       LUT6 (Prop_lut6_I0_O)        0.299     7.411 f  soc_basesoc_sdram_dfi_p1_we_n_i_2/O
                         net (fo=9, routed)           0.348     7.759    soc_basesoc_sdram_dfi_p1_we_n_i_2_n_0
    SLICE_X147Y171       LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=19, routed)          0.754     8.637    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X152Y171       LUT6 (Prop_lut6_I5_O)        0.124     8.761 f  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=11, routed)          0.783     9.544    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X152Y165       LUT6 (Prop_lut6_I4_O)        0.124     9.668 r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_1/O
                         net (fo=24, routed)          0.895    10.563    soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce
    SLICE_X159Y156       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3638, routed)        1.701    11.701    sys_clk
    SLICE_X159Y156       FDRE                                         r  soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]/C
                         clock pessimism              0.078    11.779    
                         clock uncertainty           -0.057    11.722    
    SLICE_X159Y156       FDRE (Setup_fdre_C_CE)      -0.205    11.517    soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.614     0.614    sys_clk
    SLICE_X143Y187       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.983    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y187       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.884     0.884    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y187       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.258     0.627    
    SLICE_X142Y187       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.613     0.613    sys_clk
    SLICE_X145Y166       FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X144Y166       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.882     0.882    storage_3_reg_0_7_0_5/WCLK
    SLICE_X144Y166       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X144Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.613     0.613    sys_clk
    SLICE_X145Y166       FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X144Y166       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3638, routed)        0.882     0.882    storage_3_reg_0_7_0_5/WCLK
    SLICE_X144Y166       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X144Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y78     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y76     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y32    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y29    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y160  storage_6_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y159  storage_6_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y159  storage_6_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y160  storage_4_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y160  storage_4_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y161  storage_4_reg_0_7_18_22/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.035     3.781    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.715    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y172       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3638, routed)        0.636     2.636    sys_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X163Y172       FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.593 (r) | FAST    |     3.892 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.578 (r) | SLOW    |    -0.047 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     6.968 (r) | SLOW    |    -2.615 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.947 (r) | SLOW    |    -2.209 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |    11.046 (r) | SLOW    |    -2.442 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.565 (r) | SLOW    |      1.555 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.849 (r) | SLOW    |      1.650 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.555 (r) | SLOW    |      1.537 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.738 (r) | SLOW    |      1.660 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.588 (r) | SLOW    |      1.606 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.695 (r) | SLOW    |      1.597 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.416 (r) | SLOW    |      1.500 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.554 (r) | SLOW    |      1.530 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.729 (r) | SLOW    |      1.649 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.496 (r) | SLOW    |      2.010 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.741 (r) | SLOW    |      1.651 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.034 (r) | SLOW    |      1.796 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.499 (r) | SLOW    |      2.006 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.639 (r) | SLOW    |      2.077 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.184 (r) | SLOW    |      1.854 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.641 (r) | SLOW    |      2.072 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.253 (r) | SLOW    |      1.398 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.345 (r) | SLOW    |      1.909 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.254 (r) | SLOW    |      1.401 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.346 (r) | SLOW    |      1.906 (r) | FAST    |                   |
sys_clk   | oled_dc          | FDRE           | -     |     11.693 (r) | SLOW    |      4.042 (r) | FAST    |                   |
sys_clk   | oled_res         | FDRE           | -     |     14.094 (r) | SLOW    |      5.440 (r) | FAST    |                   |
sys_clk   | oled_sclk        | FDRE           | -     |     14.119 (r) | SLOW    |      5.442 (r) | FAST    |                   |
sys_clk   | oled_sdin        | FDRE           | -     |     13.977 (r) | SLOW    |      5.405 (r) | FAST    |                   |
sys_clk   | oled_vbat        | FDRE           | -     |     14.007 (r) | SLOW    |      5.427 (r) | FAST    |                   |
sys_clk   | oled_vdd         | FDRE           | -     |     11.457 (r) | SLOW    |      3.981 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     14.175 (r) | SLOW    |      5.506 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.584 (r) | SLOW    |      5.415 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     14.644 (r) | SLOW    |      5.437 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.026 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.187 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.225 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.565 (r) | SLOW    |   1.555 (r) | FAST    |    0.149 |
ddram_dq[1]        |   6.849 (r) | SLOW    |   1.650 (r) | FAST    |    0.433 |
ddram_dq[2]        |   6.555 (r) | SLOW    |   1.537 (r) | FAST    |    0.139 |
ddram_dq[3]        |   6.738 (r) | SLOW    |   1.660 (r) | FAST    |    0.322 |
ddram_dq[4]        |   6.588 (r) | SLOW    |   1.606 (r) | FAST    |    0.172 |
ddram_dq[5]        |   6.695 (r) | SLOW    |   1.597 (r) | FAST    |    0.279 |
ddram_dq[6]        |   6.416 (r) | SLOW    |   1.500 (r) | FAST    |    0.000 |
ddram_dq[7]        |   6.554 (r) | SLOW    |   1.530 (r) | FAST    |    0.138 |
ddram_dq[8]        |   6.729 (r) | SLOW    |   1.649 (r) | FAST    |    0.313 |
ddram_dq[9]        |   7.496 (r) | SLOW    |   2.010 (r) | FAST    |    1.080 |
ddram_dq[10]       |   6.741 (r) | SLOW    |   1.651 (r) | FAST    |    0.325 |
ddram_dq[11]       |   7.034 (r) | SLOW    |   1.796 (r) | FAST    |    0.618 |
ddram_dq[12]       |   7.499 (r) | SLOW    |   2.006 (r) | FAST    |    1.083 |
ddram_dq[13]       |   7.639 (r) | SLOW    |   2.077 (r) | FAST    |    1.223 |
ddram_dq[14]       |   7.184 (r) | SLOW    |   1.854 (r) | FAST    |    0.768 |
ddram_dq[15]       |   7.641 (r) | SLOW    |   2.072 (r) | FAST    |    1.225 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.641 (r) | SLOW    |   1.500 (r) | FAST    |    1.225 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.094 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.253 (r) | SLOW    |   1.398 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.345 (r) | SLOW    |   1.909 (r) | FAST    |    1.093 |
ddram_dqs_p[0]     |   6.254 (r) | SLOW    |   1.401 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.346 (r) | SLOW    |   1.906 (r) | FAST    |    1.094 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.346 (r) | SLOW    |   1.398 (r) | FAST    |    1.094 |
-------------------+-------------+---------+-------------+---------+----------+




