#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  7 13:59:35 2021
# Process ID: 10428
# Current directory: C:/Users/TDC/Desktop/TDC/project_21/project_21.runs/synth_1
# Command line: vivado.exe -log DISP8ON.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DISP8ON.tcl
# Log file: C:/Users/TDC/Desktop/TDC/project_21/project_21.runs/synth_1/DISP8ON.vds
# Journal file: C:/Users/TDC/Desktop/TDC/project_21/project_21.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DISP8ON.tcl -notrace
Command: synth_design -top DISP8ON -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 342.961 ; gain = 100.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DISP8ON' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:51]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter FREQ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'PRESCALER_1Hz' declared at 'C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_20/project_20.srcs/sources_1/new/PRESCALER_1Hz.vhd:34' bound to instance 'PRESCALER_1kHz' of component 'PRESCALER_1Hz' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:95]
INFO: [Synth 8-638] synthesizing module 'PRESCALER_1Hz' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_20/project_20.srcs/sources_1/new/PRESCALER_1Hz.vhd:41]
	Parameter FREQ bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PRESCALER_1Hz' (1#1) [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_20/project_20.srcs/sources_1/new/PRESCALER_1Hz.vhd:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_N_bits' declared at 'C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_17/project_17.srcs/sources_1/new/COUNTER_N_bits.vhd:34' bound to instance 'COUNTER' of component 'COUNTER_N_bits' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:103]
INFO: [Synth 8-638] synthesizing module 'COUNTER_N_bits' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_17/project_17.srcs/sources_1/new/COUNTER_N_bits.vhd:42]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER_N_bits' (2#1) [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_17/project_17.srcs/sources_1/new/COUNTER_N_bits.vhd:42]
WARNING: [Synth 8-5640] Port 'b_i' is missing in component declaration [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:68]
WARNING: [Synth 8-5640] Port 'd_i' is missing in component declaration [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:68]
WARNING: [Synth 8-5640] Port 'f_i' is missing in component declaration [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:68]
WARNING: [Synth 8-5640] Port 'h_i' is missing in component declaration [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:68]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX4' declared at 'C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_07/project_07.srcs/sources_1/new/MUX4.vhd:34' bound to instance 'MUX8' of component 'MUX4' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
INFO: [Synth 8-638] synthesizing module 'MUX4' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_07/project_07.srcs/sources_1/new/MUX4.vhd:48]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX4' (3#1) [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_07/project_07.srcs/sources_1/new/MUX4.vhd:48]
INFO: [Synth 8-3491] module 'DISP7SEG' declared at 'C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_08/project_08.srcs/sources_1/new/DISP7SEG.vhd:34' bound to instance 'DISP7' of component 'DISP7SEG' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:126]
INFO: [Synth 8-638] synthesizing module 'DISP7SEG' [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_08/project_08.srcs/sources_1/new/DISP7SEG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DISP7SEG' (4#1) [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/imports/TDC/project_08/project_08.srcs/sources_1/new/DISP7SEG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DISP8ON' (5#1) [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 397.625 ; gain = 155.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MUX8:B_i[3] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:B_i[2] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:B_i[1] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:B_i[0] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:D_i[3] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:D_i[2] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:D_i[1] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:D_i[0] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:F_i[3] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:F_i[2] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:F_i[1] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:F_i[0] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:H_i[3] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:H_i[2] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:H_i[1] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
WARNING: [Synth 8-3295] tying undriven pin MUX8:H_i[0] to constant 0 [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/sources_1/new/DISP8ON.vhd:112]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 397.625 ; gain = 155.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 397.625 ; gain = 155.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/constrs_1/imports/project_21/DISP8ON.xdc]
Finished Parsing XDC File [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/constrs_1/imports/project_21/DISP8ON.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/TDC/Desktop/TDC/project_21/project_21.srcs/constrs_1/imports/project_21/DISP8ON.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DISP8ON_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DISP8ON_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 723.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.953 ; gain = 481.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 723.953 ; gain = 481.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 723.953 ; gain = 481.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 723.953 ; gain = 481.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PRESCALER_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module COUNTER_N_bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module DISP7SEG 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "PRESCALER_1kHz/clk_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 723.953 ; gain = 481.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 735.852 ; gain = 493.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     9|
|5     |LUT4   |    16|
|6     |LUT5   |     1|
|7     |LUT6   |    21|
|8     |FDCE   |    21|
|9     |IBUF   |    18|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   107|
|2     |  COUNTER        |COUNTER_N_bits |    29|
|3     |  PRESCALER_1kHz |PRESCALER_1Hz  |    44|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 755.426 ; gain = 186.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 755.426 ; gain = 512.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 758.340 ; gain = 528.980
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TDC/Desktop/TDC/project_21/project_21.runs/synth_1/DISP8ON.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DISP8ON_utilization_synth.rpt -pb DISP8ON_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 758.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 14:00:09 2021...
