
MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000031a8  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  004031a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002944  2000043c  004035e4  0002043c  2**2
                  ALLOC
  3 .stack        00000400  20002d80  00405f28  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20003180  00406328  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   00003b37  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a16  00000000  00000000  00023ff6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000c8c  00000000  00000000  00024a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000188  00000000  00000000  00025698  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  00025820  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000fe8b  00000000  00000000  00025988  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002889  00000000  00000000  00035813  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000432a2  00000000  00000000  0003809c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000b80  00000000  00000000  0007b340  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	80 31 00 20 dd 01 40 00 d9 01 40 00 d9 01 40 00     .1. ..@...@...@.
  400010:	d9 01 40 00 d9 01 40 00 d9 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 01 40 00 d9 01 40 00 00 00 00 00 d9 01 40 00     ..@...@.......@.
  40003c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40004c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40005c:	00 00 00 00 99 06 40 00 d9 01 40 00 00 00 00 00     ......@...@.....
  40006c:	d9 01 40 00 d9 01 40 00 00 00 00 00 d9 01 40 00     ..@...@.......@.
  40007c:	d9 01 40 00 00 00 00 00 00 00 00 00 d9 01 40 00     ..@...........@.
  40008c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  40009c:	d9 01 40 00 d9 01 40 00 d9 01 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	d9 01 40 00 d9 01 40 00 d9 01 40 00 d9 01 40 00     ..@...@...@...@.
  4000c4:	d9 01 40 00 d9 01 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000043c 	.word	0x2000043c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004031a8 	.word	0x004031a8

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004031a8 	.word	0x004031a8
  40012c:	20000440 	.word	0x20000440
  400130:	004031a8 	.word	0x004031a8
  400134:	00000000 	.word	0x00000000

00400138 <_Z8ADC_Initv>:
#include "sam.h"

void ADC_Init()
{
  400138:	b510      	push	{r4, lr}
	//DO NOT USE CH6 AND CH7 IN ADC IF USING UART1
	//enable ADC channel 4, channel 5 and channel 15
	REG_ADC_CHER |= ADC_CHER_CH4 | ADC_CHER_CH5;
  40013a:	4b1d      	ldr	r3, [pc, #116]	; (4001b0 <_Z8ADC_Initv+0x78>)
  40013c:	681a      	ldr	r2, [r3, #0]
  40013e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
  400142:	601a      	str	r2, [r3, #0]
	REG_ADC_CHER |= ADC_CHER_CH6 | ADC_CHER_CH7;
  400144:	681a      	ldr	r2, [r3, #0]
  400146:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
  40014a:	601a      	str	r2, [r3, #0]
	//set ADC clock to 1 MHz
	REG_ADC_ACR |= ADC_ACR_IBCTL(1);
  40014c:	4a19      	ldr	r2, [pc, #100]	; (4001b4 <_Z8ADC_Initv+0x7c>)
  40014e:	6813      	ldr	r3, [r2, #0]
  400150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400154:	6013      	str	r3, [r2, #0]
	//clock prescaler = (fcpu / (2 * adc_freq)) - 1
	uint8_t PRS = SystemCoreClock / (2 * 1E6) - 1;
  400156:	4b18      	ldr	r3, [pc, #96]	; (4001b8 <_Z8ADC_Initv+0x80>)
  400158:	6818      	ldr	r0, [r3, #0]
  40015a:	4b18      	ldr	r3, [pc, #96]	; (4001bc <_Z8ADC_Initv+0x84>)
  40015c:	4798      	blx	r3
  40015e:	a312      	add	r3, pc, #72	; (adr r3, 4001a8 <_Z8ADC_Initv+0x70>)
  400160:	e9d3 2300 	ldrd	r2, r3, [r3]
  400164:	4c16      	ldr	r4, [pc, #88]	; (4001c0 <_Z8ADC_Initv+0x88>)
  400166:	47a0      	blx	r4
  400168:	2200      	movs	r2, #0
  40016a:	4b16      	ldr	r3, [pc, #88]	; (4001c4 <_Z8ADC_Initv+0x8c>)
  40016c:	4c16      	ldr	r4, [pc, #88]	; (4001c8 <_Z8ADC_Initv+0x90>)
  40016e:	47a0      	blx	r4
  400170:	4b16      	ldr	r3, [pc, #88]	; (4001cc <_Z8ADC_Initv+0x94>)
  400172:	4798      	blx	r3
  400174:	b2c0      	uxtb	r0, r0
	REG_ADC_MR |= ADC_MR_PRESCAL(PRS);
  400176:	4a16      	ldr	r2, [pc, #88]	; (4001d0 <_Z8ADC_Initv+0x98>)
  400178:	6813      	ldr	r3, [r2, #0]
  40017a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  40017e:	6010      	str	r0, [r2, #0]
	//Enable ADC interrupts for end of conversion
	REG_ADC_IER |= ADC_IER_EOC4 | ADC_IER_EOC5 | ADC_IER_EOC6 | ADC_IER_EOC7;
  400180:	3220      	adds	r2, #32
  400182:	6813      	ldr	r3, [r2, #0]
  400184:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
  400188:	6013      	str	r3, [r2, #0]
	//enable clock for ADC
	REG_PMC_PCER0|= PMC_PCER0_PID29;
  40018a:	f502 2228 	add.w	r2, r2, #688128	; 0xa8000
  40018e:	f502 727b 	add.w	r2, r2, #1004	; 0x3ec
  400192:	6813      	ldr	r3, [r2, #0]
  400194:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400198:	6013      	str	r3, [r2, #0]
	//ADC software reset
	//REG_ADC_CR |= ADC_CR_SWRST;
	//Autocalibration
	REG_ADC_CR |= ADC_CR_AUTOCAL;
  40019a:	4a0e      	ldr	r2, [pc, #56]	; (4001d4 <_Z8ADC_Initv+0x9c>)
  40019c:	6813      	ldr	r3, [r2, #0]
  40019e:	f043 0308 	orr.w	r3, r3, #8
  4001a2:	6013      	str	r3, [r2, #0]
  4001a4:	bd10      	pop	{r4, pc}
  4001a6:	bf00      	nop
  4001a8:	00000000 	.word	0x00000000
  4001ac:	413e8480 	.word	0x413e8480
  4001b0:	40038010 	.word	0x40038010
  4001b4:	40038094 	.word	0x40038094
  4001b8:	20000000 	.word	0x20000000
  4001bc:	00402209 	.word	0x00402209
  4001c0:	00402549 	.word	0x00402549
  4001c4:	3ff00000 	.word	0x3ff00000
  4001c8:	00401f8d 	.word	0x00401f8d
  4001cc:	00402855 	.word	0x00402855
  4001d0:	40038004 	.word	0x40038004
  4001d4:	40038000 	.word	0x40038000

004001d8 <Dummy_Handler>:
  4001d8:	e7fe      	b.n	4001d8 <Dummy_Handler>
	...

004001dc <Reset_Handler>:
  4001dc:	b508      	push	{r3, lr}
  4001de:	4b10      	ldr	r3, [pc, #64]	; (400220 <Reset_Handler+0x44>)
  4001e0:	4a10      	ldr	r2, [pc, #64]	; (400224 <Reset_Handler+0x48>)
  4001e2:	429a      	cmp	r2, r3
  4001e4:	d009      	beq.n	4001fa <Reset_Handler+0x1e>
  4001e6:	4b0e      	ldr	r3, [pc, #56]	; (400220 <Reset_Handler+0x44>)
  4001e8:	4a0e      	ldr	r2, [pc, #56]	; (400224 <Reset_Handler+0x48>)
  4001ea:	e003      	b.n	4001f4 <Reset_Handler+0x18>
  4001ec:	6811      	ldr	r1, [r2, #0]
  4001ee:	6019      	str	r1, [r3, #0]
  4001f0:	3304      	adds	r3, #4
  4001f2:	3204      	adds	r2, #4
  4001f4:	490c      	ldr	r1, [pc, #48]	; (400228 <Reset_Handler+0x4c>)
  4001f6:	428b      	cmp	r3, r1
  4001f8:	d3f8      	bcc.n	4001ec <Reset_Handler+0x10>
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <Reset_Handler+0x50>)
  4001fc:	e002      	b.n	400204 <Reset_Handler+0x28>
  4001fe:	2200      	movs	r2, #0
  400200:	601a      	str	r2, [r3, #0]
  400202:	3304      	adds	r3, #4
  400204:	4a0a      	ldr	r2, [pc, #40]	; (400230 <Reset_Handler+0x54>)
  400206:	4293      	cmp	r3, r2
  400208:	d3f9      	bcc.n	4001fe <Reset_Handler+0x22>
  40020a:	4a0a      	ldr	r2, [pc, #40]	; (400234 <Reset_Handler+0x58>)
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <Reset_Handler+0x5c>)
  40020e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400212:	6093      	str	r3, [r2, #8]
  400214:	4b09      	ldr	r3, [pc, #36]	; (40023c <Reset_Handler+0x60>)
  400216:	4798      	blx	r3
  400218:	4b09      	ldr	r3, [pc, #36]	; (400240 <Reset_Handler+0x64>)
  40021a:	4798      	blx	r3
  40021c:	e7fe      	b.n	40021c <Reset_Handler+0x40>
  40021e:	bf00      	nop
  400220:	20000000 	.word	0x20000000
  400224:	004031a8 	.word	0x004031a8
  400228:	2000043c 	.word	0x2000043c
  40022c:	2000043c 	.word	0x2000043c
  400230:	20002d80 	.word	0x20002d80
  400234:	e000ed00 	.word	0xe000ed00
  400238:	00400000 	.word	0x00400000
  40023c:	00402f55 	.word	0x00402f55
  400240:	00400519 	.word	0x00400519

00400244 <_Z8CLK_Inithhhh>:
#define rc 0
#define xtal 1
#define osc 2
void CLK_Init(uint8_t source,uint8_t fsource, uint8_t num, uint8_t den)
{
  400244:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  400246:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  40024a:	4c5e      	ldr	r4, [pc, #376]	; (4003c4 <_Z8CLK_Inithhhh+0x180>)
  40024c:	6065      	str	r5, [r4, #4]
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  40024e:	4d5e      	ldr	r5, [pc, #376]	; (4003c8 <_Z8CLK_Inithhhh+0x184>)
  400250:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  400254:	6025      	str	r5, [r4, #0]
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
	#endif
	switch(source)
  400256:	2801      	cmp	r0, #1
  400258:	d058      	beq.n	40030c <_Z8CLK_Inithhhh+0xc8>
  40025a:	b1a0      	cbz	r0, 400286 <_Z8CLK_Inithhhh+0x42>
  40025c:	2802      	cmp	r0, #2
  40025e:	d075      	beq.n	40034c <_Z8CLK_Inithhhh+0x108>
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  400260:	b112      	cbz	r2, 400268 <_Z8CLK_Inithhhh+0x24>
  400262:	2b00      	cmp	r3, #0
  400264:	f040 808e 	bne.w	400384 <_Z8CLK_Inithhhh+0x140>
	{
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  400268:	2201      	movs	r2, #1
  40026a:	4b58      	ldr	r3, [pc, #352]	; (4003cc <_Z8CLK_Inithhhh+0x188>)
  40026c:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  40026e:	4b58      	ldr	r3, [pc, #352]	; (4003d0 <_Z8CLK_Inithhhh+0x18c>)
  400270:	fb03 f101 	mul.w	r1, r3, r1
  400274:	4b57      	ldr	r3, [pc, #348]	; (4003d4 <_Z8CLK_Inithhhh+0x190>)
  400276:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while (!(REG_PMC_SR & PMC_SR_MCKRDY));
  400278:	4b57      	ldr	r3, [pc, #348]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  40027a:	681b      	ldr	r3, [r3, #0]
  40027c:	f013 0f08 	tst.w	r3, #8
  400280:	d0fa      	beq.n	400278 <_Z8CLK_Inithhhh+0x34>
}
  400282:	bc70      	pop	{r4, r5, r6}
  400284:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400286:	4c55      	ldr	r4, [pc, #340]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400288:	6820      	ldr	r0, [r4, #0]
  40028a:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  40028e:	f040 0008 	orr.w	r0, r0, #8
  400292:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400294:	4c52      	ldr	r4, [pc, #328]	; (4003e0 <_Z8CLK_Inithhhh+0x19c>)
  400296:	4853      	ldr	r0, [pc, #332]	; (4003e4 <_Z8CLK_Inithhhh+0x1a0>)
  400298:	6204      	str	r4, [r0, #32]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40029a:	484f      	ldr	r0, [pc, #316]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  40029c:	6800      	ldr	r0, [r0, #0]
  40029e:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4002a2:	d0fa      	beq.n	40029a <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  4002a4:	2904      	cmp	r1, #4
  4002a6:	d00d      	beq.n	4002c4 <_Z8CLK_Inithhhh+0x80>
  4002a8:	2908      	cmp	r1, #8
  4002aa:	d023      	beq.n	4002f4 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002ac:	4c4b      	ldr	r4, [pc, #300]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002ae:	6820      	ldr	r0, [r4, #0]
  4002b0:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002b4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  4002b8:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002bc:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002c0:	6020      	str	r0, [r4, #0]
			break;
  4002c2:	e008      	b.n	4002d6 <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002c4:	4c45      	ldr	r4, [pc, #276]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002c6:	6820      	ldr	r0, [r4, #0]
  4002c8:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002cc:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  4002d0:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002d4:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4002d6:	4840      	ldr	r0, [pc, #256]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  4002d8:	6800      	ldr	r0, [r0, #0]
  4002da:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4002de:	d0fa      	beq.n	4002d6 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4002e0:	4c3e      	ldr	r4, [pc, #248]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002e2:	6820      	ldr	r0, [r4, #0]
  4002e4:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  4002e8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  4002ec:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002f0:	6020      	str	r0, [r4, #0]
		break;
  4002f2:	e7b5      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4002f4:	4c39      	ldr	r4, [pc, #228]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  4002f6:	6820      	ldr	r0, [r4, #0]
  4002f8:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002fc:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  400300:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400304:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400308:	6020      	str	r0, [r4, #0]
			break;
  40030a:	e7e4      	b.n	4002d6 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  40030c:	4c33      	ldr	r4, [pc, #204]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40030e:	6825      	ldr	r5, [r4, #0]
  400310:	4835      	ldr	r0, [pc, #212]	; (4003e8 <_Z8CLK_Inithhhh+0x1a4>)
  400312:	4328      	orrs	r0, r5
  400314:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCXTS));
  400316:	4830      	ldr	r0, [pc, #192]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400318:	6800      	ldr	r0, [r0, #0]
  40031a:	f010 0f01 	tst.w	r0, #1
  40031e:	d0fa      	beq.n	400316 <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400320:	4c2e      	ldr	r4, [pc, #184]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400322:	6820      	ldr	r0, [r4, #0]
  400324:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400328:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  40032c:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40032e:	482a      	ldr	r0, [pc, #168]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400330:	6800      	ldr	r0, [r0, #0]
  400332:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400336:	d0fa      	beq.n	40032e <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400338:	4c28      	ldr	r4, [pc, #160]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40033a:	6820      	ldr	r0, [r4, #0]
  40033c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400340:	f020 0008 	bic.w	r0, r0, #8
  400344:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400348:	6020      	str	r0, [r4, #0]
		break;
  40034a:	e789      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  40034c:	4c23      	ldr	r4, [pc, #140]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  40034e:	6820      	ldr	r0, [r4, #0]
  400350:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400354:	f040 0002 	orr.w	r0, r0, #2
  400358:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40035a:	6820      	ldr	r0, [r4, #0]
  40035c:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400360:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  400364:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  400366:	481c      	ldr	r0, [pc, #112]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  400368:	6800      	ldr	r0, [r0, #0]
  40036a:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  40036e:	d0fa      	beq.n	400366 <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400370:	4c1a      	ldr	r4, [pc, #104]	; (4003dc <_Z8CLK_Inithhhh+0x198>)
  400372:	6820      	ldr	r0, [r4, #0]
  400374:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400378:	f020 0008 	bic.w	r0, r0, #8
  40037c:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400380:	6020      	str	r0, [r4, #0]
		break;
  400382:	e76d      	b.n	400260 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  400384:	4e19      	ldr	r6, [pc, #100]	; (4003ec <_Z8CLK_Inithhhh+0x1a8>)
  400386:	6830      	ldr	r0, [r6, #0]
  400388:	1e54      	subs	r4, r2, #1
  40038a:	4d19      	ldr	r5, [pc, #100]	; (4003f0 <_Z8CLK_Inithhhh+0x1ac>)
  40038c:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  400390:	431c      	orrs	r4, r3
  400392:	4320      	orrs	r0, r4
  400394:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  400398:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  40039c:	6030      	str	r0, [r6, #0]
		while (!(REG_PMC_SR & PMC_SR_LOCKA));
  40039e:	480e      	ldr	r0, [pc, #56]	; (4003d8 <_Z8CLK_Inithhhh+0x194>)
  4003a0:	6800      	ldr	r0, [r0, #0]
  4003a2:	f010 0f02 	tst.w	r0, #2
  4003a6:	d0fa      	beq.n	40039e <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  4003a8:	2402      	movs	r4, #2
  4003aa:	4808      	ldr	r0, [pc, #32]	; (4003cc <_Z8CLK_Inithhhh+0x188>)
  4003ac:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  4003ae:	fb02 f101 	mul.w	r1, r2, r1
  4003b2:	fb91 f3f3 	sdiv	r3, r1, r3
  4003b6:	4a06      	ldr	r2, [pc, #24]	; (4003d0 <_Z8CLK_Inithhhh+0x18c>)
  4003b8:	fb02 f303 	mul.w	r3, r2, r3
  4003bc:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <_Z8CLK_Inithhhh+0x190>)
  4003be:	6013      	str	r3, [r2, #0]
  4003c0:	e75a      	b.n	400278 <_Z8CLK_Inithhhh+0x34>
  4003c2:	bf00      	nop
  4003c4:	400e1450 	.word	0x400e1450
  4003c8:	04000700 	.word	0x04000700
  4003cc:	400e0430 	.word	0x400e0430
  4003d0:	000f4240 	.word	0x000f4240
  4003d4:	20000000 	.word	0x20000000
  4003d8:	400e0468 	.word	0x400e0468
  4003dc:	400e0420 	.word	0x400e0420
  4003e0:	00370008 	.word	0x00370008
  4003e4:	400e0400 	.word	0x400e0400
  4003e8:	0037ff01 	.word	0x0037ff01
  4003ec:	400e0428 	.word	0x400e0428
  4003f0:	07ff0000 	.word	0x07ff0000

004003f4 <_Z14UART0_fullInitm>:
}

void UART0_fullInit(uint32_t baudrate)
{
	// Disable watchdog
	REG_WDT_MR |= WDT_MR_WDDIS;
  4003f4:	4a15      	ldr	r2, [pc, #84]	; (40044c <_Z14UART0_fullInitm+0x58>)
  4003f6:	6813      	ldr	r3, [r2, #0]
  4003f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4003fc:	6013      	str	r3, [r2, #0]
	// Configure PIO controller A
	REG_PIOA_PDR |= PIO_PDR_P9 | PIO_PDR_P10;
  4003fe:	f5a2 62ca 	sub.w	r2, r2, #1616	; 0x650
  400402:	6813      	ldr	r3, [r2, #0]
  400404:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  400408:	6013      	str	r3, [r2, #0]
	
	// Configure PMC UART Clock
	REG_PMC_PCER0 |= PMC_PCER0_PID8;
  40040a:	f6a2 12f4 	subw	r2, r2, #2548	; 0x9f4
  40040e:	6813      	ldr	r3, [r2, #0]
  400410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400414:	6013      	str	r3, [r2, #0]
	
	// Configure baud rate
	REG_UART0_BRGR = SystemCoreClock / (baudrate * 16);
  400416:	0100      	lsls	r0, r0, #4
  400418:	4b0d      	ldr	r3, [pc, #52]	; (400450 <_Z14UART0_fullInitm+0x5c>)
  40041a:	681b      	ldr	r3, [r3, #0]
  40041c:	fbb3 f0f0 	udiv	r0, r3, r0
  400420:	4b0c      	ldr	r3, [pc, #48]	; (400454 <_Z14UART0_fullInitm+0x60>)
  400422:	6018      	str	r0, [r3, #0]
	
	// Configure Mode Register (Parity and Channel mode)
	REG_UART0_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;
  400424:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400428:	3b1c      	subs	r3, #28
  40042a:	601a      	str	r2, [r3, #0]

	// Configure Control Register (enable/disable TX/RX)
	REG_UART0_CR |= UART_CR_TXEN | UART_CR_RXEN;
  40042c:	4a0a      	ldr	r2, [pc, #40]	; (400458 <_Z14UART0_fullInitm+0x64>)
  40042e:	6813      	ldr	r3, [r2, #0]
  400430:	f043 0350 	orr.w	r3, r3, #80	; 0x50
  400434:	6013      	str	r3, [r2, #0]

	// Enable interrupt on receive
	REG_UART0_IER |= UART_IER_RXRDY;
  400436:	3208      	adds	r2, #8
  400438:	6813      	ldr	r3, [r2, #0]
  40043a:	f043 0301 	orr.w	r3, r3, #1
  40043e:	6013      	str	r3, [r2, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400440:	f44f 7280 	mov.w	r2, #256	; 0x100
  400444:	4b05      	ldr	r3, [pc, #20]	; (40045c <_Z14UART0_fullInitm+0x68>)
  400446:	601a      	str	r2, [r3, #0]
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	400e1454 	.word	0x400e1454
  400450:	20000000 	.word	0x20000000
  400454:	400e0620 	.word	0x400e0620
  400458:	400e0600 	.word	0x400e0600
  40045c:	e000e100 	.word	0xe000e100

00400460 <_Z10UART0_byteh>:
	NVIC_EnableIRQ(UART0_IRQn);
}

void UART0_byte(uint8_t data)
{
		while (!(REG_UART0_SR & UART_SR_TXRDY));	// Wait for transmitter to be ready
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <_Z10UART0_byteh+0x14>)
  400462:	681b      	ldr	r3, [r3, #0]
  400464:	f013 0f02 	tst.w	r3, #2
  400468:	d0fa      	beq.n	400460 <_Z10UART0_byteh>
		REG_UART0_THR |= data;						// Put data into buffer, sends the data
  40046a:	4b03      	ldr	r3, [pc, #12]	; (400478 <_Z10UART0_byteh+0x18>)
  40046c:	681a      	ldr	r2, [r3, #0]
  40046e:	4310      	orrs	r0, r2
  400470:	6018      	str	r0, [r3, #0]
  400472:	4770      	bx	lr
  400474:	400e0614 	.word	0x400e0614
  400478:	400e061c 	.word	0x400e061c

0040047c <_Z9I2C_writeh>:


void I2C_write(uint8_t data)
{
	//write data or slave register to THR
	REG_TWI0_THR |= data;
  40047c:	4a04      	ldr	r2, [pc, #16]	; (400490 <_Z9I2C_writeh+0x14>)
  40047e:	6813      	ldr	r3, [r2, #0]
  400480:	4318      	orrs	r0, r3
  400482:	6010      	str	r0, [r2, #0]
	//wait for ack
	while(!(REG_TWI0_SR & TWI_SR_TXRDY));
  400484:	4b03      	ldr	r3, [pc, #12]	; (400494 <_Z9I2C_writeh+0x18>)
  400486:	681b      	ldr	r3, [r3, #0]
  400488:	f013 0f04 	tst.w	r3, #4
  40048c:	d0fa      	beq.n	400484 <_Z9I2C_writeh+0x8>
}
  40048e:	4770      	bx	lr
  400490:	40018034 	.word	0x40018034
  400494:	40018020 	.word	0x40018020

00400498 <_Z15I2C_master_Initt>:

// UPDATED LIBRARIES
void I2C_master_Init(uint16_t i2cclock)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  400498:	4a10      	ldr	r2, [pc, #64]	; (4004dc <_Z15I2C_master_Initt+0x44>)
  40049a:	6813      	ldr	r3, [r2, #0]
  40049c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  4004a0:	6013      	str	r3, [r2, #0]
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  4004a2:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  4004a6:	6813      	ldr	r3, [r2, #0]
  4004a8:	f043 0318 	orr.w	r3, r3, #24
  4004ac:	6013      	str	r3, [r2, #0]
	
	// Configure Clock Waveform Generator Register
	// CLDIV = ((fmclk/fclk) -4)/(2^CKDIV); for 120 MHz, fclk = 400 KHz; ckdiv = 3, cldiv = 37
	uint8_t cldiv = ((SystemCoreClock / (i2cclock*1000))-4)/8;
  4004ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4004b2:	fb03 f300 	mul.w	r3, r3, r0
  4004b6:	4a0a      	ldr	r2, [pc, #40]	; (4004e0 <_Z15I2C_master_Initt+0x48>)
  4004b8:	6810      	ldr	r0, [r2, #0]
  4004ba:	fbb0 f0f3 	udiv	r0, r0, r3
  4004be:	3804      	subs	r0, #4
  4004c0:	08c0      	lsrs	r0, r0, #3
	REG_TWI0_CWGR = TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(cldiv)| TWI_CWGR_CKDIV(3);
  4004c2:	0203      	lsls	r3, r0, #8
  4004c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4004c8:	b2c0      	uxtb	r0, r0
  4004ca:	4318      	orrs	r0, r3
  4004cc:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
  4004d0:	4b04      	ldr	r3, [pc, #16]	; (4004e4 <_Z15I2C_master_Initt+0x4c>)
  4004d2:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_SVDIS | TWI_CR_MSEN;
  4004d4:	2224      	movs	r2, #36	; 0x24
  4004d6:	3b10      	subs	r3, #16
  4004d8:	601a      	str	r2, [r3, #0]
  4004da:	4770      	bx	lr
  4004dc:	400e0410 	.word	0x400e0410
  4004e0:	20000000 	.word	0x20000000
  4004e4:	40018010 	.word	0x40018010

004004e8 <_Z21I2C_beginTransmissionh>:
}

void I2C_beginTransmission(uint8_t ID)
{
	// Configure Master Mode Register
	REG_TWI0_MMR = TWI_MMR_DADR(ID);
  4004e8:	0400      	lsls	r0, r0, #16
  4004ea:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  4004ee:	4b04      	ldr	r3, [pc, #16]	; (400500 <_Z21I2C_beginTransmissionh+0x18>)
  4004f0:	6018      	str	r0, [r3, #0]
	//send start
	REG_TWI0_CR |= TWI_CR_START;
  4004f2:	4a04      	ldr	r2, [pc, #16]	; (400504 <_Z21I2C_beginTransmissionh+0x1c>)
  4004f4:	6813      	ldr	r3, [r2, #0]
  4004f6:	f043 0301 	orr.w	r3, r3, #1
  4004fa:	6013      	str	r3, [r2, #0]
  4004fc:	4770      	bx	lr
  4004fe:	bf00      	nop
  400500:	40018004 	.word	0x40018004
  400504:	40018000 	.word	0x40018000

00400508 <_Z19I2C_endTransmissionv>:
	REG_TWI0_CR |= TWI_CR_START;
}

void I2C_endTransmission()
{
	REG_TWI0_CR |= TWI_CR_STOP;
  400508:	4a02      	ldr	r2, [pc, #8]	; (400514 <_Z19I2C_endTransmissionv+0xc>)
  40050a:	6813      	ldr	r3, [r2, #0]
  40050c:	f043 0302 	orr.w	r3, r3, #2
  400510:	6013      	str	r3, [r2, #0]
  400512:	4770      	bx	lr
  400514:	40018000 	.word	0x40018000

00400518 <main>:

uint8_t r1 = 0;
uint8_t r2 = 0;				

int main(void)
{
  400518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int contadorSaltosTelemetria = 0;

	// Inicializaciones
	CLK_Init(osc, FOSC, 15, 2);
  40051a:	2302      	movs	r3, #2
  40051c:	220f      	movs	r2, #15
  40051e:	2110      	movs	r1, #16
  400520:	4618      	mov	r0, r3
  400522:	4c4f      	ldr	r4, [pc, #316]	; (400660 <main+0x148>)
  400524:	47a0      	blx	r4
	I2C_master_Init(I2CCLOCK);
  400526:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40052a:	4b4e      	ldr	r3, [pc, #312]	; (400664 <main+0x14c>)
  40052c:	4798      	blx	r3
	ADC_Init();
  40052e:	4b4e      	ldr	r3, [pc, #312]	; (400668 <main+0x150>)
  400530:	4798      	blx	r3
	UART0_fullInit(BAUDRATE);
  400532:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
  400536:	4b4d      	ldr	r3, [pc, #308]	; (40066c <main+0x154>)
  400538:	4798      	blx	r3

	DPIN->PIO_OER |= ENA | END;
  40053a:	4b4d      	ldr	r3, [pc, #308]	; (400670 <main+0x158>)
  40053c:	691a      	ldr	r2, [r3, #16]
  40053e:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
  400542:	611a      	str	r2, [r3, #16]
	
	// Se enciende el DC-DC al encender el sistema
	DPIN->PIO_SODR |= END;
  400544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400546:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  40054a:	631a      	str	r2, [r3, #48]	; 0x30
	
	apagarEtapaPotencia();
  40054c:	4b49      	ldr	r3, [pc, #292]	; (400674 <main+0x15c>)
  40054e:	4798      	blx	r3
	int contadorSaltosTelemetria = 0;
  400550:	2700      	movs	r7, #0
  400552:	e042      	b.n	4005da <main+0xc2>
				contadorSaltosTelemetria++;
			}
			else
			{
				contadorSaltosTelemetria = 0;
				procesarTelemetria();
  400554:	4b48      	ldr	r3, [pc, #288]	; (400678 <main+0x160>)
  400556:	4798      	blx	r3
				contadorSaltosTelemetria = 0;
  400558:	2700      	movs	r7, #0
  40055a:	e044      	b.n	4005e6 <main+0xce>
				case 2:					
	
					// Envio de configuracion de parametros de inhibicion al esclavo
					I2C_beginTransmission(IDR1);
					I2C_write(W << 3 | 2);
					for(uint8_t i = 0; i < W; i++)
  40055c:	3601      	adds	r6, #1
  40055e:	b2f6      	uxtb	r6, r6
  400560:	4635      	mov	r5, r6
  400562:	4b46      	ldr	r3, [pc, #280]	; (40067c <main+0x164>)
  400564:	789b      	ldrb	r3, [r3, #2]
  400566:	429e      	cmp	r6, r3
  400568:	da0f      	bge.n	40058a <main+0x72>
					{
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  40056a:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
  40056e:	b2e4      	uxtb	r4, r4
  400570:	1c6b      	adds	r3, r5, #1
  400572:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400576:	429c      	cmp	r4, r3
  400578:	daf0      	bge.n	40055c <main+0x44>
						{
							I2C_write(reg[u]);
  40057a:	4b40      	ldr	r3, [pc, #256]	; (40067c <main+0x164>)
  40057c:	4423      	add	r3, r4
  40057e:	7918      	ldrb	r0, [r3, #4]
  400580:	4b3f      	ldr	r3, [pc, #252]	; (400680 <main+0x168>)
  400582:	4798      	blx	r3
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  400584:	3401      	adds	r4, #1
  400586:	b2e4      	uxtb	r4, r4
  400588:	e7f2      	b.n	400570 <main+0x58>
					{
						I2C_write(reg[i]);
					}
#endif
					// Fin
					I2C_endTransmission();
  40058a:	4b3e      	ldr	r3, [pc, #248]	; (400684 <main+0x16c>)
  40058c:	4798      	blx	r3
					
					thROE = reg[9 * W] << 8 | reg[9 * W + 1];
  40058e:	4a3b      	ldr	r2, [pc, #236]	; (40067c <main+0x164>)
  400590:	7893      	ldrb	r3, [r2, #2]
  400592:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400596:	18d1      	adds	r1, r2, r3
  400598:	790c      	ldrb	r4, [r1, #4]
  40059a:	1c59      	adds	r1, r3, #1
  40059c:	4411      	add	r1, r2
  40059e:	7908      	ldrb	r0, [r1, #4]
  4005a0:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  4005a4:	4938      	ldr	r1, [pc, #224]	; (400688 <main+0x170>)
  4005a6:	8008      	strh	r0, [r1, #0]
					thTemp = reg[9 * W + 2] << 8 | reg[9 * W + 3];
  4005a8:	1c98      	adds	r0, r3, #2
  4005aa:	4410      	add	r0, r2
  4005ac:	7904      	ldrb	r4, [r0, #4]
  4005ae:	1cd8      	adds	r0, r3, #3
  4005b0:	4410      	add	r0, r2
  4005b2:	7900      	ldrb	r0, [r0, #4]
  4005b4:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  4005b8:	8048      	strh	r0, [r1, #2]
					thIdc = reg[9 * W + 4] << 8 | reg[9 * W + 5];
  4005ba:	1d18      	adds	r0, r3, #4
  4005bc:	4410      	add	r0, r2
  4005be:	7900      	ldrb	r0, [r0, #4]
  4005c0:	3305      	adds	r3, #5
  4005c2:	4413      	add	r3, r2
  4005c4:	791b      	ldrb	r3, [r3, #4]
  4005c6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  4005ca:	808b      	strh	r3, [r1, #4]
					I2C_beginTransmission(IDR1);
					I2C_write(0x07);
					I2C_endTransmission();
				break;
			}
			locki2c = false;
  4005cc:	2200      	movs	r2, #0
  4005ce:	4b2b      	ldr	r3, [pc, #172]	; (40067c <main+0x164>)
  4005d0:	701a      	strb	r2, [r3, #0]
  4005d2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005d6:	4b2d      	ldr	r3, [pc, #180]	; (40068c <main+0x174>)
  4005d8:	601a      	str	r2, [r3, #0]
		if(isTelemetriaActiva)
  4005da:	4b2d      	ldr	r3, [pc, #180]	; (400690 <main+0x178>)
  4005dc:	781b      	ldrb	r3, [r3, #0]
  4005de:	b113      	cbz	r3, 4005e6 <main+0xce>
			if(contadorSaltosTelemetria < SKIP_TELEMETRIA)
  4005e0:	2f13      	cmp	r7, #19
  4005e2:	dcb7      	bgt.n	400554 <main+0x3c>
				contadorSaltosTelemetria++;
  4005e4:	3701      	adds	r7, #1
		if(locki2c)
  4005e6:	4b25      	ldr	r3, [pc, #148]	; (40067c <main+0x164>)
  4005e8:	781b      	ldrb	r3, [r3, #0]
  4005ea:	2b00      	cmp	r3, #0
  4005ec:	d035      	beq.n	40065a <main+0x142>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4005ee:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005f2:	4b26      	ldr	r3, [pc, #152]	; (40068c <main+0x174>)
  4005f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4005f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4005fc:	f3bf 8f6f 	isb	sy
			switch(command)
  400600:	4b1e      	ldr	r3, [pc, #120]	; (40067c <main+0x164>)
  400602:	785b      	ldrb	r3, [r3, #1]
  400604:	2b04      	cmp	r3, #4
  400606:	d011      	beq.n	40062c <main+0x114>
  400608:	2b07      	cmp	r3, #7
  40060a:	d01d      	beq.n	400648 <main+0x130>
  40060c:	2b02      	cmp	r3, #2
  40060e:	d1dd      	bne.n	4005cc <main+0xb4>
					I2C_beginTransmission(IDR1);
  400610:	2001      	movs	r0, #1
  400612:	4b20      	ldr	r3, [pc, #128]	; (400694 <main+0x17c>)
  400614:	4798      	blx	r3
					I2C_write(W << 3 | 2);
  400616:	4b19      	ldr	r3, [pc, #100]	; (40067c <main+0x164>)
  400618:	7898      	ldrb	r0, [r3, #2]
  40061a:	00c0      	lsls	r0, r0, #3
  40061c:	f040 0002 	orr.w	r0, r0, #2
  400620:	f000 00fa 	and.w	r0, r0, #250	; 0xfa
  400624:	4b16      	ldr	r3, [pc, #88]	; (400680 <main+0x168>)
  400626:	4798      	blx	r3
					for(uint8_t i = 0; i < W; i++)
  400628:	2600      	movs	r6, #0
  40062a:	e799      	b.n	400560 <main+0x48>
					I2C_beginTransmission(IDR1);
  40062c:	2001      	movs	r0, #1
  40062e:	4b19      	ldr	r3, [pc, #100]	; (400694 <main+0x17c>)
  400630:	4798      	blx	r3
					I2C_write(r1);
  400632:	4d12      	ldr	r5, [pc, #72]	; (40067c <main+0x164>)
  400634:	f895 0064 	ldrb.w	r0, [r5, #100]	; 0x64
  400638:	4c11      	ldr	r4, [pc, #68]	; (400680 <main+0x168>)
  40063a:	47a0      	blx	r4
					I2C_write(r2);
  40063c:	f895 0065 	ldrb.w	r0, [r5, #101]	; 0x65
  400640:	47a0      	blx	r4
					I2C_endTransmission();
  400642:	4b10      	ldr	r3, [pc, #64]	; (400684 <main+0x16c>)
  400644:	4798      	blx	r3
				break;
  400646:	e7c1      	b.n	4005cc <main+0xb4>
					I2C_beginTransmission(IDR1);
  400648:	2001      	movs	r0, #1
  40064a:	4b12      	ldr	r3, [pc, #72]	; (400694 <main+0x17c>)
  40064c:	4798      	blx	r3
					I2C_write(0x07);
  40064e:	2007      	movs	r0, #7
  400650:	4b0b      	ldr	r3, [pc, #44]	; (400680 <main+0x168>)
  400652:	4798      	blx	r3
					I2C_endTransmission();
  400654:	4b0b      	ldr	r3, [pc, #44]	; (400684 <main+0x16c>)
  400656:	4798      	blx	r3
				break;
  400658:	e7b8      	b.n	4005cc <main+0xb4>
			NVIC_EnableIRQ(UART0_IRQn);
		}
		else
		{
			asm("nop");
  40065a:	bf00      	nop
  40065c:	e7bd      	b.n	4005da <main+0xc2>
  40065e:	bf00      	nop
  400660:	00400245 	.word	0x00400245
  400664:	00400499 	.word	0x00400499
  400668:	00400139 	.word	0x00400139
  40066c:	004003f5 	.word	0x004003f5
  400670:	400e0e00 	.word	0x400e0e00
  400674:	004008f1 	.word	0x004008f1
  400678:	00400a51 	.word	0x00400a51
  40067c:	20000458 	.word	0x20000458
  400680:	0040047d 	.word	0x0040047d
  400684:	00400509 	.word	0x00400509
  400688:	20000004 	.word	0x20000004
  40068c:	e000e100 	.word	0xe000e100
  400690:	20002d28 	.word	0x20002d28
  400694:	004004e9 	.word	0x004004e9

00400698 <UART0_Handler>:
 *  \brief UART0 Interrupt handler.
 */
void UART0_Handler(void) 
{
	// when we receive a byte, transmit that byte back
	uint32_t status = REG_UART0_SR;
  400698:	4b65      	ldr	r3, [pc, #404]	; (400830 <UART0_Handler+0x198>)
  40069a:	681b      	ldr	r3, [r3, #0]
	if(status & UART_SR_RXRDY)
  40069c:	f013 0f01 	tst.w	r3, #1
  4006a0:	d024      	beq.n	4006ec <UART0_Handler+0x54>
	{
		// read receive holding register
		readByte = REG_UART0_RHR;
  4006a2:	4b64      	ldr	r3, [pc, #400]	; (400834 <UART0_Handler+0x19c>)
  4006a4:	6818      	ldr	r0, [r3, #0]
  4006a6:	b2c0      	uxtb	r0, r0
  4006a8:	4b63      	ldr	r3, [pc, #396]	; (400838 <UART0_Handler+0x1a0>)
  4006aa:	f883 0066 	strb.w	r0, [r3, #102]	; 0x66
		if(lockRS232)
  4006ae:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
  4006b2:	b33b      	cbz	r3, 400704 <UART0_Handler+0x6c>
		{
			if(command == 2) 
  4006b4:	4b60      	ldr	r3, [pc, #384]	; (400838 <UART0_Handler+0x1a0>)
  4006b6:	785b      	ldrb	r3, [r3, #1]
  4006b8:	2b02      	cmp	r3, #2
  4006ba:	d008      	beq.n	4006ce <UART0_Handler+0x36>
					regAlarm = 0;
				}
			}
			else // Activacion/desactivacion de tonos/ventanas de barrido
			{				
				r2 = readByte;
  4006bc:	4b5e      	ldr	r3, [pc, #376]	; (400838 <UART0_Handler+0x1a0>)
  4006be:	f883 0065 	strb.w	r0, [r3, #101]	; 0x65
				lockRS232 = false;
  4006c2:	2200      	movs	r2, #0
  4006c4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
				locki2c = true;
  4006c8:	2201      	movs	r2, #1
  4006ca:	701a      	strb	r2, [r3, #0]
  4006cc:	4770      	bx	lr
				reg[it] = readByte;
  4006ce:	4a5a      	ldr	r2, [pc, #360]	; (400838 <UART0_Handler+0x1a0>)
  4006d0:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  4006d4:	18d1      	adds	r1, r2, r3
  4006d6:	7108      	strb	r0, [r1, #4]
				it++;
  4006d8:	3301      	adds	r3, #1
  4006da:	b2db      	uxtb	r3, r3
  4006dc:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
				if(it == 9 * W + 6)
  4006e0:	7892      	ldrb	r2, [r2, #2]
  4006e2:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  4006e6:	3206      	adds	r2, #6
  4006e8:	4293      	cmp	r3, r2
  4006ea:	d000      	beq.n	4006ee <UART0_Handler+0x56>
  4006ec:	4770      	bx	lr
					it = 0;
  4006ee:	4a52      	ldr	r2, [pc, #328]	; (400838 <UART0_Handler+0x1a0>)
  4006f0:	2300      	movs	r3, #0
  4006f2:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
					lockRS232 = false;
  4006f6:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
					locki2c = true;
  4006fa:	2101      	movs	r1, #1
  4006fc:	7011      	strb	r1, [r2, #0]
					regAlarm = 0;
  4006fe:	4a4f      	ldr	r2, [pc, #316]	; (40083c <UART0_Handler+0x1a4>)
  400700:	7013      	strb	r3, [r2, #0]
  400702:	4770      	bx	lr
{
  400704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			}
		}
		else
		{
			command  = readByte & 7;
  400708:	f000 0307 	and.w	r3, r0, #7
  40070c:	4a4a      	ldr	r2, [pc, #296]	; (400838 <UART0_Handler+0x1a0>)
  40070e:	7053      	strb	r3, [r2, #1]
			switch(command) 
  400710:	2b07      	cmp	r3, #7
  400712:	f200 8086 	bhi.w	400822 <UART0_Handler+0x18a>
  400716:	e8df f003 	tbb	[pc, r3]
  40071a:	0d04      	.short	0x0d04
  40071c:	71692016 	.word	0x71692016
  400720:	7b76      	.short	0x7b76
			{
				case 0: // Encender etapa de potencia del modulo
					encenderEtapaPotencia();
  400722:	4b47      	ldr	r3, [pc, #284]	; (400840 <UART0_Handler+0x1a8>)
  400724:	4798      	blx	r3
					UART0_byte(readByte);
  400726:	4b44      	ldr	r3, [pc, #272]	; (400838 <UART0_Handler+0x1a0>)
  400728:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40072c:	4b45      	ldr	r3, [pc, #276]	; (400844 <UART0_Handler+0x1ac>)
  40072e:	4798      	blx	r3
				break;
  400730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 1: // Apagar etapa de potencia del modulo
					apagarEtapaPotencia();
  400734:	4b44      	ldr	r3, [pc, #272]	; (400848 <UART0_Handler+0x1b0>)
  400736:	4798      	blx	r3
					UART0_byte(readByte);
  400738:	4b3f      	ldr	r3, [pc, #252]	; (400838 <UART0_Handler+0x1a0>)
  40073a:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40073e:	4b41      	ldr	r3, [pc, #260]	; (400844 <UART0_Handler+0x1ac>)
  400740:	4798      	blx	r3
				break;
  400742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 2: // 1er byte de configuracion de parametros de inhibicion
					W = readByte >> 3;	//N = NUMBER OF WINDOWS
  400746:	08c2      	lsrs	r2, r0, #3
  400748:	4b3b      	ldr	r3, [pc, #236]	; (400838 <UART0_Handler+0x1a0>)
  40074a:	709a      	strb	r2, [r3, #2]
					lockRS232 = true;
  40074c:	2201      	movs	r2, #1
  40074e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					UART0_byte(readByte);
  400752:	4b3c      	ldr	r3, [pc, #240]	; (400844 <UART0_Handler+0x1ac>)
  400754:	4798      	blx	r3
				break;
  400756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						PR
							Entero sin signo directamente. W
					*/
					
					// Resolucion ROE: 0.003
					UART0_byte((uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) >> 8) & 0xFF);
  40075a:	f8df 8110 	ldr.w	r8, [pc, #272]	; 40086c <UART0_Handler+0x1d4>
  40075e:	4f3b      	ldr	r7, [pc, #236]	; (40084c <UART0_Handler+0x1b4>)
  400760:	f8d8 0000 	ldr.w	r0, [r8]
  400764:	47b8      	blx	r7
  400766:	4e3a      	ldr	r6, [pc, #232]	; (400850 <UART0_Handler+0x1b8>)
  400768:	a32f      	add	r3, pc, #188	; (adr r3, 400828 <UART0_Handler+0x190>)
  40076a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40076e:	47b0      	blx	r6
  400770:	4d38      	ldr	r5, [pc, #224]	; (400854 <UART0_Handler+0x1bc>)
  400772:	47a8      	blx	r5
  400774:	f3c0 2007 	ubfx	r0, r0, #8, #8
  400778:	4c32      	ldr	r4, [pc, #200]	; (400844 <UART0_Handler+0x1ac>)
  40077a:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) & 0xFF);
  40077c:	f8d8 0000 	ldr.w	r0, [r8]
  400780:	47b8      	blx	r7
  400782:	a329      	add	r3, pc, #164	; (adr r3, 400828 <UART0_Handler+0x190>)
  400784:	e9d3 2300 	ldrd	r2, r3, [r3]
  400788:	47b0      	blx	r6
  40078a:	47a8      	blx	r5
  40078c:	b2c0      	uxtb	r0, r0
  40078e:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaTemp) >> 8) & 0xFF);
  400790:	4e31      	ldr	r6, [pc, #196]	; (400858 <UART0_Handler+0x1c0>)
  400792:	4d32      	ldr	r5, [pc, #200]	; (40085c <UART0_Handler+0x1c4>)
  400794:	6830      	ldr	r0, [r6, #0]
  400796:	47a8      	blx	r5
  400798:	f3c0 2007 	ubfx	r0, r0, #8, #8
  40079c:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaTemp) & 0xFF);
  40079e:	6830      	ldr	r0, [r6, #0]
  4007a0:	47a8      	blx	r5
  4007a2:	b2c0      	uxtb	r0, r0
  4007a4:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaIdc) >> 8) & 0xFF);
  4007a6:	4e2e      	ldr	r6, [pc, #184]	; (400860 <UART0_Handler+0x1c8>)
  4007a8:	6830      	ldr	r0, [r6, #0]
  4007aa:	47a8      	blx	r5
  4007ac:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007b0:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaIdc) & 0xFF);
  4007b2:	6830      	ldr	r0, [r6, #0]
  4007b4:	47a8      	blx	r5
  4007b6:	b2c0      	uxtb	r0, r0
  4007b8:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPD) >> 8) & 0xFF);
  4007ba:	4e2a      	ldr	r6, [pc, #168]	; (400864 <UART0_Handler+0x1cc>)
  4007bc:	6830      	ldr	r0, [r6, #0]
  4007be:	47a8      	blx	r5
  4007c0:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007c4:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPD) & 0xFF);
  4007c6:	6830      	ldr	r0, [r6, #0]
  4007c8:	47a8      	blx	r5
  4007ca:	b2c0      	uxtb	r0, r0
  4007cc:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPR) >> 8) & 0xFF);
  4007ce:	4e26      	ldr	r6, [pc, #152]	; (400868 <UART0_Handler+0x1d0>)
  4007d0:	6830      	ldr	r0, [r6, #0]
  4007d2:	47a8      	blx	r5
  4007d4:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4007d8:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPR) & 0xFF);
  4007da:	6830      	ldr	r0, [r6, #0]
  4007dc:	47a8      	blx	r5
  4007de:	b2c0      	uxtb	r0, r0
  4007e0:	47a0      	blx	r4
					UART0_byte(regAlarm);
  4007e2:	4b16      	ldr	r3, [pc, #88]	; (40083c <UART0_Handler+0x1a4>)
  4007e4:	7818      	ldrb	r0, [r3, #0]
  4007e6:	47a0      	blx	r4
					UART0_byte((uintMediaPD >> 8) & 0xFF);
					UART0_byte(uintMediaPD & 0xFF);
					UART0_byte((uintMediaPR >> 8) & 0xFF);
					UART0_byte(uintMediaPR & 0xFF);
#endif
				break;
  4007e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 4: // Activacion/Desactivacion ventanas
					lockRS232 = true;
  4007ec:	4b12      	ldr	r3, [pc, #72]	; (400838 <UART0_Handler+0x1a0>)
  4007ee:	2201      	movs	r2, #1
  4007f0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					r1 = readByte;
  4007f4:	f883 0064 	strb.w	r0, [r3, #100]	; 0x64
				break;	
  4007f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 5: // Test alarma
					alarmTest = readByte;
  4007fc:	4b0e      	ldr	r3, [pc, #56]	; (400838 <UART0_Handler+0x1a0>)
  4007fe:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
				break;
  400802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 6: // Comprobar ID
					UART0_byte(IDG);
  400806:	204a      	movs	r0, #74	; 0x4a
  400808:	4b0e      	ldr	r3, [pc, #56]	; (400844 <UART0_Handler+0x1ac>)
  40080a:	4798      	blx	r3
				break;
  40080c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 7: // Apagado de la generadora (modo bajo consumo)
					apagarEtapaPotencia();
  400810:	4b0d      	ldr	r3, [pc, #52]	; (400848 <UART0_Handler+0x1b0>)
  400812:	4798      	blx	r3
					locki2c = true;
  400814:	4b08      	ldr	r3, [pc, #32]	; (400838 <UART0_Handler+0x1a0>)
  400816:	2201      	movs	r2, #1
  400818:	701a      	strb	r2, [r3, #0]
					UART0_byte(readByte);
  40081a:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  40081e:	4b09      	ldr	r3, [pc, #36]	; (400844 <UART0_Handler+0x1ac>)
  400820:	4798      	blx	r3
  400822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400826:	bf00      	nop
  400828:	cccccccd 	.word	0xcccccccd
  40082c:	40747acc 	.word	0x40747acc
  400830:	400e0614 	.word	0x400e0614
  400834:	400e0618 	.word	0x400e0618
  400838:	20000458 	.word	0x20000458
  40083c:	20000523 	.word	0x20000523
  400840:	00400871 	.word	0x00400871
  400844:	00400461 	.word	0x00400461
  400848:	004008f1 	.word	0x004008f1
  40084c:	0040224d 	.word	0x0040224d
  400850:	004022f5 	.word	0x004022f5
  400854:	00402855 	.word	0x00402855
  400858:	20002d30 	.word	0x20002d30
  40085c:	00402f09 	.word	0x00402f09
  400860:	20002d34 	.word	0x20002d34
  400864:	20002d48 	.word	0x20002d48
  400868:	20002d4c 	.word	0x20002d4c
  40086c:	20002d2c 	.word	0x20002d2c

00400870 <_Z21encenderEtapaPotenciav>:
float bufferIdc[BUFFER_SIZE] = {};
float bufferTemp[BUFFER_SIZE] = {};
float bufferROE[BUFFER_SIZE] = {};

void encenderEtapaPotencia()
{
  400870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_CODR |= ENA;
#else
	DPIN->PIO_SODR |= ENA;
  400872:	4b1a      	ldr	r3, [pc, #104]	; (4008dc <_Z21encenderEtapaPotenciav+0x6c>)
  400874:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400876:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  40087a:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	DPIN->PIO_SODR |= END;
  40087c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40087e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400882:	631a      	str	r2, [r3, #48]	; 0x30

	// Reseteo de alarmas
	flagROE	= false;
  400884:	4d16      	ldr	r5, [pc, #88]	; (4008e0 <_Z21encenderEtapaPotenciav+0x70>)
  400886:	2400      	movs	r4, #0
  400888:	702c      	strb	r4, [r5, #0]
	flagTemp = false;
  40088a:	706c      	strb	r4, [r5, #1]
	flagIdc = false;
  40088c:	70ac      	strb	r4, [r5, #2]
	regAlarm = 0;
  40088e:	70ec      	strb	r4, [r5, #3]
	
	contadorAlarmasTemp = 0; 
  400890:	712c      	strb	r4, [r5, #4]
	contadorAlarmasIdc = 0;
  400892:	716c      	strb	r4, [r5, #5]
	contadorAlarmasROE = 0;
  400894:	71ac      	strb	r4, [r5, #6]
	
	// Limpieza de bufferes
	memset(bufferPD, 0.0, sizeof bufferPD);
  400896:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40089a:	463a      	mov	r2, r7
  40089c:	4621      	mov	r1, r4
  40089e:	f105 0008 	add.w	r0, r5, #8
  4008a2:	4e10      	ldr	r6, [pc, #64]	; (4008e4 <_Z21encenderEtapaPotenciav+0x74>)
  4008a4:	47b0      	blx	r6
	memset(bufferPR, 0.0, sizeof bufferPR);
  4008a6:	463a      	mov	r2, r7
  4008a8:	4621      	mov	r1, r4
  4008aa:	f605 0008 	addw	r0, r5, #2056	; 0x808
  4008ae:	47b0      	blx	r6
	memset(bufferIdc, 0.0, sizeof bufferIdc);
  4008b0:	4d0d      	ldr	r5, [pc, #52]	; (4008e8 <_Z21encenderEtapaPotenciav+0x78>)
  4008b2:	463a      	mov	r2, r7
  4008b4:	4621      	mov	r1, r4
  4008b6:	f1a5 00f0 	sub.w	r0, r5, #240	; 0xf0
  4008ba:	47b0      	blx	r6
	memset(bufferTemp, 0.0, sizeof bufferTemp);
  4008bc:	463a      	mov	r2, r7
  4008be:	4621      	mov	r1, r4
  4008c0:	f505 60e2 	add.w	r0, r5, #1808	; 0x710
  4008c4:	47b0      	blx	r6
	memset(bufferROE, 0.0, sizeof bufferROE);
  4008c6:	463a      	mov	r2, r7
  4008c8:	4621      	mov	r1, r4
  4008ca:	f505 6071 	add.w	r0, r5, #3856	; 0xf10
  4008ce:	47b0      	blx	r6
	
	// Activacion de telemetria
	isTelemetriaActiva = true;	
  4008d0:	2201      	movs	r2, #1
  4008d2:	4b06      	ldr	r3, [pc, #24]	; (4008ec <_Z21encenderEtapaPotenciav+0x7c>)
  4008d4:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  4008d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4008da:	bf00      	nop
  4008dc:	400e0e00 	.word	0x400e0e00
  4008e0:	20000520 	.word	0x20000520
  4008e4:	00402fa5 	.word	0x00402fa5
  4008e8:	20001618 	.word	0x20001618
  4008ec:	20002710 	.word	0x20002710

004008f0 <_Z19apagarEtapaPotenciav>:
void apagarEtapaPotencia()
{
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_SODR |= ENA;
#else
	DPIN->PIO_CODR |= ENA;
  4008f0:	4a04      	ldr	r2, [pc, #16]	; (400904 <_Z19apagarEtapaPotenciav+0x14>)
  4008f2:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4008f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4008f8:	6353      	str	r3, [r2, #52]	; 0x34
#endif

	// Desactivacion de telemetria
	isTelemetriaActiva = false;
  4008fa:	2200      	movs	r2, #0
  4008fc:	4b02      	ldr	r3, [pc, #8]	; (400908 <_Z19apagarEtapaPotenciav+0x18>)
  4008fe:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  400902:	4770      	bx	lr
  400904:	400e0e00 	.word	0x400e0e00
  400908:	20002710 	.word	0x20002710

0040090c <_Z8alarmSetv>:

/*
 * Comprobacion de alarmas
 */
void alarmSet()
{	
  40090c:	b508      	push	{r3, lr}
	if(alarmTest == 0)	//Alarm test not enabled
  40090e:	4b35      	ldr	r3, [pc, #212]	; (4009e4 <_Z8alarmSetv+0xd8>)
  400910:	781b      	ldrb	r3, [r3, #0]
  400912:	2b00      	cmp	r3, #0
  400914:	d13c      	bne.n	400990 <_Z8alarmSetv+0x84>
	{
		if(floatMediaROE > thROE)
  400916:	4b34      	ldr	r3, [pc, #208]	; (4009e8 <_Z8alarmSetv+0xdc>)
  400918:	8818      	ldrh	r0, [r3, #0]
  40091a:	4b34      	ldr	r3, [pc, #208]	; (4009ec <_Z8alarmSetv+0xe0>)
  40091c:	4798      	blx	r3
  40091e:	4b34      	ldr	r3, [pc, #208]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400920:	f8d3 161c 	ldr.w	r1, [r3, #1564]	; 0x61c
  400924:	4b33      	ldr	r3, [pc, #204]	; (4009f4 <_Z8alarmSetv+0xe8>)
  400926:	4798      	blx	r3
  400928:	b148      	cbz	r0, 40093e <_Z8alarmSetv+0x32>
		{
			contadorAlarmasROE++;
  40092a:	4a33      	ldr	r2, [pc, #204]	; (4009f8 <_Z8alarmSetv+0xec>)
  40092c:	7993      	ldrb	r3, [r2, #6]
  40092e:	3301      	adds	r3, #1
  400930:	b2db      	uxtb	r3, r3
  400932:	7193      	strb	r3, [r2, #6]
			if(contadorAlarmasROE >= UMBRAL_ALARMAS)
  400934:	2b04      	cmp	r3, #4
  400936:	dd02      	ble.n	40093e <_Z8alarmSetv+0x32>
			{
				flagROE = true;					
  400938:	2201      	movs	r2, #1
  40093a:	4b2f      	ldr	r3, [pc, #188]	; (4009f8 <_Z8alarmSetv+0xec>)
  40093c:	701a      	strb	r2, [r3, #0]
			}			
		}
		if(floatMediaTemp > thTemp)
  40093e:	4b2f      	ldr	r3, [pc, #188]	; (4009fc <_Z8alarmSetv+0xf0>)
  400940:	8818      	ldrh	r0, [r3, #0]
  400942:	4b2a      	ldr	r3, [pc, #168]	; (4009ec <_Z8alarmSetv+0xe0>)
  400944:	4798      	blx	r3
  400946:	4b2a      	ldr	r3, [pc, #168]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400948:	f8d3 1620 	ldr.w	r1, [r3, #1568]	; 0x620
  40094c:	4b29      	ldr	r3, [pc, #164]	; (4009f4 <_Z8alarmSetv+0xe8>)
  40094e:	4798      	blx	r3
  400950:	b148      	cbz	r0, 400966 <_Z8alarmSetv+0x5a>
		{
			contadorAlarmasTemp++;
  400952:	4a29      	ldr	r2, [pc, #164]	; (4009f8 <_Z8alarmSetv+0xec>)
  400954:	7913      	ldrb	r3, [r2, #4]
  400956:	3301      	adds	r3, #1
  400958:	b2db      	uxtb	r3, r3
  40095a:	7113      	strb	r3, [r2, #4]
			if(contadorAlarmasTemp >= UMBRAL_ALARMAS)
  40095c:	2b04      	cmp	r3, #4
  40095e:	dd02      	ble.n	400966 <_Z8alarmSetv+0x5a>
			{
				flagTemp = true;
  400960:	2201      	movs	r2, #1
  400962:	4b25      	ldr	r3, [pc, #148]	; (4009f8 <_Z8alarmSetv+0xec>)
  400964:	705a      	strb	r2, [r3, #1]
			}
		}
		if(floatMediaIdc > thIdc)
  400966:	4b26      	ldr	r3, [pc, #152]	; (400a00 <_Z8alarmSetv+0xf4>)
  400968:	8818      	ldrh	r0, [r3, #0]
  40096a:	4b20      	ldr	r3, [pc, #128]	; (4009ec <_Z8alarmSetv+0xe0>)
  40096c:	4798      	blx	r3
  40096e:	4b20      	ldr	r3, [pc, #128]	; (4009f0 <_Z8alarmSetv+0xe4>)
  400970:	f8d3 1624 	ldr.w	r1, [r3, #1572]	; 0x624
  400974:	4b1f      	ldr	r3, [pc, #124]	; (4009f4 <_Z8alarmSetv+0xe8>)
  400976:	4798      	blx	r3
  400978:	b1d8      	cbz	r0, 4009b2 <_Z8alarmSetv+0xa6>
		{
			contadorAlarmasIdc++;
  40097a:	4a1f      	ldr	r2, [pc, #124]	; (4009f8 <_Z8alarmSetv+0xec>)
  40097c:	7953      	ldrb	r3, [r2, #5]
  40097e:	3301      	adds	r3, #1
  400980:	b2db      	uxtb	r3, r3
  400982:	7153      	strb	r3, [r2, #5]
			if(contadorAlarmasIdc >= UMBRAL_ALARMAS)
  400984:	2b04      	cmp	r3, #4
  400986:	dd14      	ble.n	4009b2 <_Z8alarmSetv+0xa6>
			{
				flagIdc = true;
  400988:	2201      	movs	r2, #1
  40098a:	4b1b      	ldr	r3, [pc, #108]	; (4009f8 <_Z8alarmSetv+0xec>)
  40098c:	709a      	strb	r2, [r3, #2]
  40098e:	e010      	b.n	4009b2 <_Z8alarmSetv+0xa6>
			}
		}
	}
	else	//Alarm test enabled
	{
		flagROE = (alarmTest >> 7) & 1;
  400990:	09d8      	lsrs	r0, r3, #7
  400992:	4919      	ldr	r1, [pc, #100]	; (4009f8 <_Z8alarmSetv+0xec>)
  400994:	7008      	strb	r0, [r1, #0]
		flagTemp = (alarmTest >> 6) & 1;
  400996:	f3c3 1280 	ubfx	r2, r3, #6, #1
  40099a:	704a      	strb	r2, [r1, #1]
		flagIdc = (alarmTest >> 5) & 1;
  40099c:	f3c3 1340 	ubfx	r3, r3, #5, #1
  4009a0:	708b      	strb	r3, [r1, #2]
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  4009a2:	0052      	lsls	r2, r2, #1
  4009a4:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  4009a8:	4313      	orrs	r3, r2
  4009aa:	70cb      	strb	r3, [r1, #3]
		alarmTest = 0;
  4009ac:	2200      	movs	r2, #0
  4009ae:	4b0d      	ldr	r3, [pc, #52]	; (4009e4 <_Z8alarmSetv+0xd8>)
  4009b0:	701a      	strb	r2, [r3, #0]
	}
	if(flagROE || flagTemp || flagIdc)
  4009b2:	4b11      	ldr	r3, [pc, #68]	; (4009f8 <_Z8alarmSetv+0xec>)
  4009b4:	7819      	ldrb	r1, [r3, #0]
  4009b6:	b921      	cbnz	r1, 4009c2 <_Z8alarmSetv+0xb6>
  4009b8:	785b      	ldrb	r3, [r3, #1]
  4009ba:	b913      	cbnz	r3, 4009c2 <_Z8alarmSetv+0xb6>
  4009bc:	4b0e      	ldr	r3, [pc, #56]	; (4009f8 <_Z8alarmSetv+0xec>)
  4009be:	789b      	ldrb	r3, [r3, #2]
  4009c0:	b17b      	cbz	r3, 4009e2 <_Z8alarmSetv+0xd6>
	{
		// En los estandares actuales de C, se entiende que un bool true es 1
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  4009c2:	4a0d      	ldr	r2, [pc, #52]	; (4009f8 <_Z8alarmSetv+0xec>)
  4009c4:	7853      	ldrb	r3, [r2, #1]
  4009c6:	005b      	lsls	r3, r3, #1
  4009c8:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  4009cc:	b25b      	sxtb	r3, r3
  4009ce:	7891      	ldrb	r1, [r2, #2]
  4009d0:	430b      	orrs	r3, r1
  4009d2:	70d3      	strb	r3, [r2, #3]
		DPIN->PIO_CODR |= END;
  4009d4:	4a0b      	ldr	r2, [pc, #44]	; (400a04 <_Z8alarmSetv+0xf8>)
  4009d6:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4009d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009dc:	6353      	str	r3, [r2, #52]	; 0x34
		apagarEtapaPotencia();
  4009de:	4b0a      	ldr	r3, [pc, #40]	; (400a08 <_Z8alarmSetv+0xfc>)
  4009e0:	4798      	blx	r3
  4009e2:	bd08      	pop	{r3, pc}
  4009e4:	200004c1 	.word	0x200004c1
  4009e8:	20000004 	.word	0x20000004
  4009ec:	00402aa9 	.word	0x00402aa9
  4009f0:	20002710 	.word	0x20002710
  4009f4:	00402e8d 	.word	0x00402e8d
  4009f8:	20000520 	.word	0x20000520
  4009fc:	20000006 	.word	0x20000006
  400a00:	20000008 	.word	0x20000008
  400a04:	400e0e00 	.word	0x400e0e00
  400a08:	004008f1 	.word	0x004008f1

00400a0c <_Z26insertarTelemetriaEnBufferPffPi>:
	De esta manera nos evitamos movimientos costosos de memoria y el unico overhead en la memoria es la de un
	puntero. (O quiz, ms que usar un puntero valga con guardar el valor de indice)
*/
void insertarTelemetriaEnBuffer(float buffer[], float telemetria, int * bufferBottom)
{
	buffer[*bufferBottom] = telemetria;
  400a0c:	6813      	ldr	r3, [r2, #0]
  400a0e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	(*bufferBottom)++;
  400a12:	6813      	ldr	r3, [r2, #0]
  400a14:	3301      	adds	r3, #1
  400a16:	6013      	str	r3, [r2, #0]
	if((*bufferBottom) >= BUFFER_SIZE)
  400a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  400a1c:	db01      	blt.n	400a22 <_Z26insertarTelemetriaEnBufferPffPi+0x16>
	{
		*bufferBottom = 0;
  400a1e:	2300      	movs	r3, #0
  400a20:	6013      	str	r3, [r2, #0]
  400a22:	4770      	bx	lr

00400a24 <_Z10mediaMovilPf>:
	}
}

float mediaMovil(float buffer[])
{
  400a24:	b538      	push	{r3, r4, r5, lr}
  400a26:	4605      	mov	r5, r0
	float acumulador = 0;
	
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a28:	2400      	movs	r4, #0
	float acumulador = 0;
  400a2a:	2000      	movs	r0, #0
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a2c:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  400a30:	da05      	bge.n	400a3e <_Z10mediaMovilPf+0x1a>
	{
		acumulador += buffer[i];
  400a32:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  400a36:	4b04      	ldr	r3, [pc, #16]	; (400a48 <_Z10mediaMovilPf+0x24>)
  400a38:	4798      	blx	r3
	for(int i = 0; i < BUFFER_SIZE; i++)
  400a3a:	3401      	adds	r4, #1
  400a3c:	e7f6      	b.n	400a2c <_Z10mediaMovilPf+0x8>
	}
	
	return acumulador / BUFFER_SIZE;
  400a3e:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
  400a42:	4b02      	ldr	r3, [pc, #8]	; (400a4c <_Z10mediaMovilPf+0x28>)
  400a44:	4798      	blx	r3
}
  400a46:	bd38      	pop	{r3, r4, r5, pc}
  400a48:	00402941 	.word	0x00402941
  400a4c:	00402b51 	.word	0x00402b51

00400a50 <_Z18procesarTelemetriav>:
	tambien con la corriente, la temperatura y las potencias
	acordando un margen util de estas magnitudes y haciendo que los limites
	de este margen coincidan con el margen 0-65535 de los 16 bits
*/
void procesarTelemetria()
{	
  400a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a54:	b083      	sub	sp, #12
	uint16_t uintPD = 65535, uintPR = 65535, uintIdc = 65535, uintTemp = 65535;
	
	// PD = Potencia directa; PR = Potencia reflejada
	float floatPD = 0, floatPR = 0, floatIdc = 0, floatTemp = 0;
	
	REG_ADC_CR |= ADC_CR_START;
  400a56:	4a8a      	ldr	r2, [pc, #552]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400a58:	6813      	ldr	r3, [r2, #0]
  400a5a:	f043 0302 	orr.w	r3, r3, #2
  400a5e:	6013      	str	r3, [r2, #0]
	while (!(REG_ADC_ISR & ADC_IMR_EOC4));
  400a60:	4b88      	ldr	r3, [pc, #544]	; (400c84 <_Z18procesarTelemetriav+0x234>)
  400a62:	681b      	ldr	r3, [r3, #0]
  400a64:	f013 0f10 	tst.w	r3, #16
  400a68:	d0fa      	beq.n	400a60 <_Z18procesarTelemetriav+0x10>
	while (!(REG_ADC_ISR & ADC_IMR_EOC5));
  400a6a:	4b86      	ldr	r3, [pc, #536]	; (400c84 <_Z18procesarTelemetriav+0x234>)
  400a6c:	681b      	ldr	r3, [r3, #0]
  400a6e:	f013 0f20 	tst.w	r3, #32
  400a72:	d0fa      	beq.n	400a6a <_Z18procesarTelemetriav+0x1a>
	while (!(REG_ADC_ISR & ADC_IMR_EOC6));
  400a74:	4b83      	ldr	r3, [pc, #524]	; (400c84 <_Z18procesarTelemetriav+0x234>)
  400a76:	681b      	ldr	r3, [r3, #0]
  400a78:	f013 0f40 	tst.w	r3, #64	; 0x40
  400a7c:	d0fa      	beq.n	400a74 <_Z18procesarTelemetriav+0x24>
	while (!(REG_ADC_ISR & ADC_IMR_EOC7));
  400a7e:	4b81      	ldr	r3, [pc, #516]	; (400c84 <_Z18procesarTelemetriav+0x234>)
  400a80:	681b      	ldr	r3, [r3, #0]
  400a82:	f013 0f80 	tst.w	r3, #128	; 0x80
  400a86:	d0fa      	beq.n	400a7e <_Z18procesarTelemetriav+0x2e>
					
	uintPD = ADC->ADC_CDR[4];
  400a88:	4b7d      	ldr	r3, [pc, #500]	; (400c80 <_Z18procesarTelemetriav+0x230>)
  400a8a:	6e18      	ldr	r0, [r3, #96]	; 0x60
	uintPR = ADC->ADC_CDR[5];
  400a8c:	6e5e      	ldr	r6, [r3, #100]	; 0x64
	uintIdc = ADC->ADC_CDR[6];
  400a8e:	6e9d      	ldr	r5, [r3, #104]	; 0x68
	uintTemp = ADC->ADC_CDR[7];
  400a90:	6edc      	ldr	r4, [r3, #108]	; 0x6c
					
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400a92:	b283      	uxth	r3, r0
  400a94:	f640 40e4 	movw	r0, #3300	; 0xce4
  400a98:	fb00 f003 	mul.w	r0, r0, r3
  400a9c:	2800      	cmp	r0, #0
  400a9e:	f2c0 80d6 	blt.w	400c4e <_Z18procesarTelemetriav+0x1fe>
  400aa2:	1300      	asrs	r0, r0, #12
  400aa4:	4b78      	ldr	r3, [pc, #480]	; (400c88 <_Z18procesarTelemetriav+0x238>)
  400aa6:	4798      	blx	r3
  400aa8:	4607      	mov	r7, r0
	floatPR = uintPR * ANALOG_REF / 4096;
  400aaa:	b2b6      	uxth	r6, r6
  400aac:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ab0:	fb00 f006 	mul.w	r0, r0, r6
  400ab4:	2800      	cmp	r0, #0
  400ab6:	f2c0 80cd 	blt.w	400c54 <_Z18procesarTelemetriav+0x204>
  400aba:	1300      	asrs	r0, r0, #12
  400abc:	4b72      	ldr	r3, [pc, #456]	; (400c88 <_Z18procesarTelemetriav+0x238>)
  400abe:	4798      	blx	r3
  400ac0:	4606      	mov	r6, r0
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400ac2:	b2ad      	uxth	r5, r5
  400ac4:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ac8:	fb00 f005 	mul.w	r0, r0, r5
  400acc:	2800      	cmp	r0, #0
  400ace:	f2c0 80c4 	blt.w	400c5a <_Z18procesarTelemetriav+0x20a>
  400ad2:	1300      	asrs	r0, r0, #12
  400ad4:	4b6c      	ldr	r3, [pc, #432]	; (400c88 <_Z18procesarTelemetriav+0x238>)
  400ad6:	4798      	blx	r3
  400ad8:	4605      	mov	r5, r0
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400ada:	b2a4      	uxth	r4, r4
  400adc:	f640 40e4 	movw	r0, #3300	; 0xce4
  400ae0:	fb00 f004 	mul.w	r0, r0, r4
  400ae4:	2800      	cmp	r0, #0
  400ae6:	f2c0 80bb 	blt.w	400c60 <_Z18procesarTelemetriav+0x210>
  400aea:	1300      	asrs	r0, r0, #12
  400aec:	4b66      	ldr	r3, [pc, #408]	; (400c88 <_Z18procesarTelemetriav+0x238>)
  400aee:	4798      	blx	r3
  400af0:	9000      	str	r0, [sp, #0]
					
#elif defined(MALETA_4A) || defined(MALETA_5A)

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 40 [dB] = P_EP [dBm]
	floatPD = (-floatPD * 41.7e-3 + 73.3);
  400af2:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
  400af6:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 400ce0 <_Z18procesarTelemetriav+0x290>
  400afa:	47c8      	blx	r9
  400afc:	4c63      	ldr	r4, [pc, #396]	; (400c8c <_Z18procesarTelemetriav+0x23c>)
  400afe:	a35c      	add	r3, pc, #368	; (adr r3, 400c70 <_Z18procesarTelemetriav+0x220>)
  400b00:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b04:	47a0      	blx	r4
  400b06:	4f62      	ldr	r7, [pc, #392]	; (400c90 <_Z18procesarTelemetriav+0x240>)
  400b08:	a35b      	add	r3, pc, #364	; (adr r3, 400c78 <_Z18procesarTelemetriav+0x228>)
  400b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b0e:	47b8      	blx	r7
  400b10:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 400ce4 <_Z18procesarTelemetriav+0x294>
  400b14:	47c0      	blx	r8
  400b16:	4682      	mov	sl, r0

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 40 [dB] = P_EP [dBm]
	floatPR = (-floatPR * 41.7e-3 + 73.3);
  400b18:	f106 4000 	add.w	r0, r6, #2147483648	; 0x80000000
  400b1c:	47c8      	blx	r9
  400b1e:	a354      	add	r3, pc, #336	; (adr r3, 400c70 <_Z18procesarTelemetriav+0x220>)
  400b20:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b24:	47a0      	blx	r4
  400b26:	a354      	add	r3, pc, #336	; (adr r3, 400c78 <_Z18procesarTelemetriav+0x228>)
  400b28:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b2c:	47b8      	blx	r7
  400b2e:	47c0      	blx	r8
  400b30:	9001      	str	r0, [sp, #4]

	// [Sensor Voltage [mV]] * 10 = [Current [mV]]
	floatIdc = 10 * floatIdc;
  400b32:	4958      	ldr	r1, [pc, #352]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b34:	4628      	mov	r0, r5
  400b36:	4b58      	ldr	r3, [pc, #352]	; (400c98 <_Z18procesarTelemetriav+0x248>)
  400b38:	4798      	blx	r3
  400b3a:	4683      	mov	fp, r0

	// ([Sensor Voltage [mV]] - 500 mV) / 10 = [Temperature [C]]
	floatTemp = (floatTemp - 500) / 10;
  400b3c:	4957      	ldr	r1, [pc, #348]	; (400c9c <_Z18procesarTelemetriav+0x24c>)
  400b3e:	9800      	ldr	r0, [sp, #0]
  400b40:	4b57      	ldr	r3, [pc, #348]	; (400ca0 <_Z18procesarTelemetriav+0x250>)
  400b42:	4798      	blx	r3
  400b44:	4d57      	ldr	r5, [pc, #348]	; (400ca4 <_Z18procesarTelemetriav+0x254>)
  400b46:	4953      	ldr	r1, [pc, #332]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b48:	47a8      	blx	r5
	floatTemp = floatTemp * 85 / ANALOG_REF;

	floatIdc = floatIdc * 8000 / ANALOG_REF;
#endif
	
	insertarTelemetriaEnBuffer(bufferTemp, floatTemp, &bufferTempBottom);
  400b4a:	4c57      	ldr	r4, [pc, #348]	; (400ca8 <_Z18procesarTelemetriav+0x258>)
  400b4c:	4e57      	ldr	r6, [pc, #348]	; (400cac <_Z18procesarTelemetriav+0x25c>)
  400b4e:	f504 62c5 	add.w	r2, r4, #1576	; 0x628
  400b52:	4601      	mov	r1, r0
  400b54:	f506 60e2 	add.w	r0, r6, #1808	; 0x710
  400b58:	4f55      	ldr	r7, [pc, #340]	; (400cb0 <_Z18procesarTelemetriav+0x260>)
  400b5a:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferIdc, floatIdc, &bufferIdcBottom);
  400b5c:	f1a6 03f0 	sub.w	r3, r6, #240	; 0xf0
  400b60:	f204 622c 	addw	r2, r4, #1580	; 0x62c
  400b64:	4659      	mov	r1, fp
  400b66:	9300      	str	r3, [sp, #0]
  400b68:	4618      	mov	r0, r3
  400b6a:	47b8      	blx	r7

#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3) || \
	defined(MALETA_4A) || defined(MALETA_5A)
	
	// Al guardar en el buffer, se pasa la potencia a [W] para hacer una media con sentido fisico
	insertarTelemetriaEnBuffer(bufferPD, pow(10, floatPD / 10) / 1000, &bufferPDBottom);
  400b6c:	4949      	ldr	r1, [pc, #292]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b6e:	4650      	mov	r0, sl
  400b70:	47a8      	blx	r5
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  400b72:	47c8      	blx	r9
  400b74:	4602      	mov	r2, r0
  400b76:	460b      	mov	r3, r1
  400b78:	2000      	movs	r0, #0
  400b7a:	494e      	ldr	r1, [pc, #312]	; (400cb4 <_Z18procesarTelemetriav+0x264>)
  400b7c:	f8df b168 	ldr.w	fp, [pc, #360]	; 400ce8 <_Z18procesarTelemetriav+0x298>
  400b80:	47d8      	blx	fp
  400b82:	f8df a168 	ldr.w	sl, [pc, #360]	; 400cec <_Z18procesarTelemetriav+0x29c>
  400b86:	2200      	movs	r2, #0
  400b88:	4b4b      	ldr	r3, [pc, #300]	; (400cb8 <_Z18procesarTelemetriav+0x268>)
  400b8a:	47d0      	blx	sl
  400b8c:	47c0      	blx	r8
  400b8e:	4e4b      	ldr	r6, [pc, #300]	; (400cbc <_Z18procesarTelemetriav+0x26c>)
  400b90:	f504 62c6 	add.w	r2, r4, #1584	; 0x630
  400b94:	4601      	mov	r1, r0
  400b96:	f106 0008 	add.w	r0, r6, #8
  400b9a:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferPR, pow(10, floatPR / 10) / 1000, &bufferPRBottom);
  400b9c:	493d      	ldr	r1, [pc, #244]	; (400c94 <_Z18procesarTelemetriav+0x244>)
  400b9e:	9801      	ldr	r0, [sp, #4]
  400ba0:	47a8      	blx	r5
  400ba2:	47c8      	blx	r9
  400ba4:	4602      	mov	r2, r0
  400ba6:	460b      	mov	r3, r1
  400ba8:	2000      	movs	r0, #0
  400baa:	4942      	ldr	r1, [pc, #264]	; (400cb4 <_Z18procesarTelemetriav+0x264>)
  400bac:	47d8      	blx	fp
  400bae:	2200      	movs	r2, #0
  400bb0:	4b41      	ldr	r3, [pc, #260]	; (400cb8 <_Z18procesarTelemetriav+0x268>)
  400bb2:	47d0      	blx	sl
  400bb4:	47c0      	blx	r8
  400bb6:	f606 0608 	addw	r6, r6, #2056	; 0x808
  400bba:	f204 6234 	addw	r2, r4, #1588	; 0x634
  400bbe:	4601      	mov	r1, r0
  400bc0:	4630      	mov	r0, r6
  400bc2:	47b8      	blx	r7
	// Potencia en [mW]
	insertarTelemetriaEnBuffer(bufferPD, floatPD, &bufferPDBottom);
	insertarTelemetriaEnBuffer(bufferPR, floatPR, &bufferPRBottom);
#endif

	floatMediaTemp = mediaMovil(bufferTemp);
  400bc4:	483e      	ldr	r0, [pc, #248]	; (400cc0 <_Z18procesarTelemetriav+0x270>)
  400bc6:	4f3f      	ldr	r7, [pc, #252]	; (400cc4 <_Z18procesarTelemetriav+0x274>)
  400bc8:	47b8      	blx	r7
  400bca:	f8c4 0620 	str.w	r0, [r4, #1568]	; 0x620
	floatMediaIdc = mediaMovil(bufferIdc);
  400bce:	9800      	ldr	r0, [sp, #0]
  400bd0:	47b8      	blx	r7
  400bd2:	f8c4 0624 	str.w	r0, [r4, #1572]	; 0x624
	floatMediaPD = mediaMovil(bufferPD);
  400bd6:	f5a6 6000 	sub.w	r0, r6, #2048	; 0x800
  400bda:	47b8      	blx	r7
  400bdc:	4680      	mov	r8, r0
  400bde:	f8c4 0638 	str.w	r0, [r4, #1592]	; 0x638
	floatMediaPR = mediaMovil(bufferPR);
  400be2:	4630      	mov	r0, r6
  400be4:	47b8      	blx	r7
  400be6:	f8c4 063c 	str.w	r0, [r4, #1596]	; 0x63c
#if !defined(MALETA_4B) && !defined(ENRACKABLE_4B) && \
	!defined(MALETA_5B) && !defined(ENRACKABLE_5B)
	
	// El valor maximo de ROE es ROE_MAX
	// En esta ecuacion la potencia es en dimensiones lineales, no en dB
	floatROEtemp = (1 + sqrt(floatMediaPR / floatMediaPD)) / (1 - sqrt(floatMediaPR / floatMediaPD));
  400bea:	4641      	mov	r1, r8
  400bec:	47a8      	blx	r5
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
  400bee:	4e36      	ldr	r6, [pc, #216]	; (400cc8 <_Z18procesarTelemetriav+0x278>)
  400bf0:	47b0      	blx	r6
  400bf2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400bf6:	4b35      	ldr	r3, [pc, #212]	; (400ccc <_Z18procesarTelemetriav+0x27c>)
  400bf8:	4798      	blx	r3
  400bfa:	4607      	mov	r7, r0
  400bfc:	f8d4 1638 	ldr.w	r1, [r4, #1592]	; 0x638
  400c00:	f8d4 063c 	ldr.w	r0, [r4, #1596]	; 0x63c
  400c04:	47a8      	blx	r5
  400c06:	47b0      	blx	r6
  400c08:	4601      	mov	r1, r0
  400c0a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400c0e:	4b24      	ldr	r3, [pc, #144]	; (400ca0 <_Z18procesarTelemetriav+0x250>)
  400c10:	4798      	blx	r3
  400c12:	4601      	mov	r1, r0
  400c14:	4638      	mov	r0, r7
  400c16:	47a8      	blx	r5
  400c18:	4605      	mov	r5, r0
  400c1a:	f8c4 0640 	str.w	r0, [r4, #1600]	; 0x640
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400c1e:	492c      	ldr	r1, [pc, #176]	; (400cd0 <_Z18procesarTelemetriav+0x280>)
  400c20:	4b2c      	ldr	r3, [pc, #176]	; (400cd4 <_Z18procesarTelemetriav+0x284>)
  400c22:	4798      	blx	r3
  400c24:	b1f8      	cbz	r0, 400c66 <_Z18procesarTelemetriav+0x216>
  400c26:	4c20      	ldr	r4, [pc, #128]	; (400ca8 <_Z18procesarTelemetriav+0x258>)
  400c28:	f8c4 5644 	str.w	r5, [r4, #1604]	; 0x644
	insertarTelemetriaEnBuffer(bufferROE, floatROE, &bufferROEBottom);
  400c2c:	4e2a      	ldr	r6, [pc, #168]	; (400cd8 <_Z18procesarTelemetriav+0x288>)
  400c2e:	f504 62c9 	add.w	r2, r4, #1608	; 0x648
  400c32:	4629      	mov	r1, r5
  400c34:	4630      	mov	r0, r6
  400c36:	4b1e      	ldr	r3, [pc, #120]	; (400cb0 <_Z18procesarTelemetriav+0x260>)
  400c38:	4798      	blx	r3
	floatMediaROE = mediaMovil(bufferROE);
  400c3a:	4630      	mov	r0, r6
  400c3c:	4b21      	ldr	r3, [pc, #132]	; (400cc4 <_Z18procesarTelemetriav+0x274>)
  400c3e:	4798      	blx	r3
  400c40:	f8c4 061c 	str.w	r0, [r4, #1564]	; 0x61c
	
	alarmSet();
  400c44:	4b25      	ldr	r3, [pc, #148]	; (400cdc <_Z18procesarTelemetriav+0x28c>)
  400c46:	4798      	blx	r3
#endif
  400c48:	b003      	add	sp, #12
  400c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400c4e:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c52:	e726      	b.n	400aa2 <_Z18procesarTelemetriav+0x52>
	floatPR = uintPR * ANALOG_REF / 4096;
  400c54:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c58:	e72f      	b.n	400aba <_Z18procesarTelemetriav+0x6a>
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400c5a:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c5e:	e738      	b.n	400ad2 <_Z18procesarTelemetriav+0x82>
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400c60:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400c64:	e741      	b.n	400aea <_Z18procesarTelemetriav+0x9a>
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400c66:	4d1a      	ldr	r5, [pc, #104]	; (400cd0 <_Z18procesarTelemetriav+0x280>)
  400c68:	e7dd      	b.n	400c26 <_Z18procesarTelemetriav+0x1d6>
  400c6a:	bf00      	nop
  400c6c:	f3af 8000 	nop.w
  400c70:	d07c84b6 	.word	0xd07c84b6
  400c74:	3fa559b3 	.word	0x3fa559b3
  400c78:	33333333 	.word	0x33333333
  400c7c:	40525333 	.word	0x40525333
  400c80:	40038000 	.word	0x40038000
  400c84:	40038030 	.word	0x40038030
  400c88:	00402aa9 	.word	0x00402aa9
  400c8c:	004022f5 	.word	0x004022f5
  400c90:	00401f91 	.word	0x00401f91
  400c94:	41200000 	.word	0x41200000
  400c98:	00402b51 	.word	0x00402b51
  400c9c:	43fa0000 	.word	0x43fa0000
  400ca0:	0040293d 	.word	0x0040293d
  400ca4:	00402cb9 	.word	0x00402cb9
  400ca8:	20002710 	.word	0x20002710
  400cac:	20001618 	.word	0x20001618
  400cb0:	00400a0d 	.word	0x00400a0d
  400cb4:	40240000 	.word	0x40240000
  400cb8:	408f4000 	.word	0x408f4000
  400cbc:	20000520 	.word	0x20000520
  400cc0:	20001d28 	.word	0x20001d28
  400cc4:	00400a25 	.word	0x00400a25
  400cc8:	00400fed 	.word	0x00400fed
  400ccc:	00402941 	.word	0x00402941
  400cd0:	43480000 	.word	0x43480000
  400cd4:	00402ea1 	.word	0x00402ea1
  400cd8:	20002528 	.word	0x20002528
  400cdc:	0040090d 	.word	0x0040090d
  400ce0:	0040224d 	.word	0x0040224d
  400ce4:	00402895 	.word	0x00402895
  400ce8:	00400cf1 	.word	0x00400cf1
  400cec:	00402549 	.word	0x00402549

00400cf0 <pow>:
  400cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400cf4:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 400fe8 <pow+0x2f8>
  400cf8:	b08d      	sub	sp, #52	; 0x34
  400cfa:	4606      	mov	r6, r0
  400cfc:	460f      	mov	r7, r1
  400cfe:	4614      	mov	r4, r2
  400d00:	461d      	mov	r5, r3
  400d02:	f000 f9c5 	bl	401090 <__ieee754_pow>
  400d06:	f999 8000 	ldrsb.w	r8, [r9]
  400d0a:	f1b8 3fff 	cmp.w	r8, #4294967295
  400d0e:	e9cd 0100 	strd	r0, r1, [sp]
  400d12:	d036      	beq.n	400d82 <pow+0x92>
  400d14:	4622      	mov	r2, r4
  400d16:	462b      	mov	r3, r5
  400d18:	4620      	mov	r0, r4
  400d1a:	4629      	mov	r1, r5
  400d1c:	f001 fd84 	bl	402828 <__aeabi_dcmpun>
  400d20:	4683      	mov	fp, r0
  400d22:	bb70      	cbnz	r0, 400d82 <pow+0x92>
  400d24:	4632      	mov	r2, r6
  400d26:	463b      	mov	r3, r7
  400d28:	4630      	mov	r0, r6
  400d2a:	4639      	mov	r1, r7
  400d2c:	f001 fd7c 	bl	402828 <__aeabi_dcmpun>
  400d30:	2200      	movs	r2, #0
  400d32:	4682      	mov	sl, r0
  400d34:	2300      	movs	r3, #0
  400d36:	2800      	cmp	r0, #0
  400d38:	f040 80a0 	bne.w	400e7c <pow+0x18c>
  400d3c:	4630      	mov	r0, r6
  400d3e:	4639      	mov	r1, r7
  400d40:	f001 fd40 	bl	4027c4 <__aeabi_dcmpeq>
  400d44:	b310      	cbz	r0, 400d8c <pow+0x9c>
  400d46:	2200      	movs	r2, #0
  400d48:	2300      	movs	r3, #0
  400d4a:	4620      	mov	r0, r4
  400d4c:	4629      	mov	r1, r5
  400d4e:	f001 fd39 	bl	4027c4 <__aeabi_dcmpeq>
  400d52:	4683      	mov	fp, r0
  400d54:	2800      	cmp	r0, #0
  400d56:	d06a      	beq.n	400e2e <pow+0x13e>
  400d58:	2201      	movs	r2, #1
  400d5a:	4b9c      	ldr	r3, [pc, #624]	; (400fcc <pow+0x2dc>)
  400d5c:	9202      	str	r2, [sp, #8]
  400d5e:	2100      	movs	r1, #0
  400d60:	2200      	movs	r2, #0
  400d62:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  400d66:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400d6a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400d6e:	e9cd 1208 	strd	r1, r2, [sp, #32]
  400d72:	9303      	str	r3, [sp, #12]
  400d74:	f1b8 0f00 	cmp.w	r8, #0
  400d78:	d045      	beq.n	400e06 <pow+0x116>
  400d7a:	4c95      	ldr	r4, [pc, #596]	; (400fd0 <pow+0x2e0>)
  400d7c:	2300      	movs	r3, #0
  400d7e:	e9cd 3400 	strd	r3, r4, [sp]
  400d82:	e9dd 0100 	ldrd	r0, r1, [sp]
  400d86:	b00d      	add	sp, #52	; 0x34
  400d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d8c:	e9dd 0100 	ldrd	r0, r1, [sp]
  400d90:	f000 ffd8 	bl	401d44 <finite>
  400d94:	4680      	mov	r8, r0
  400d96:	2800      	cmp	r0, #0
  400d98:	f000 808b 	beq.w	400eb2 <pow+0x1c2>
  400d9c:	f04f 0a00 	mov.w	sl, #0
  400da0:	f04f 0b00 	mov.w	fp, #0
  400da4:	4652      	mov	r2, sl
  400da6:	465b      	mov	r3, fp
  400da8:	e9dd 0100 	ldrd	r0, r1, [sp]
  400dac:	f001 fd0a 	bl	4027c4 <__aeabi_dcmpeq>
  400db0:	2800      	cmp	r0, #0
  400db2:	d0e6      	beq.n	400d82 <pow+0x92>
  400db4:	4630      	mov	r0, r6
  400db6:	4639      	mov	r1, r7
  400db8:	f000 ffc4 	bl	401d44 <finite>
  400dbc:	2800      	cmp	r0, #0
  400dbe:	d0e0      	beq.n	400d82 <pow+0x92>
  400dc0:	4620      	mov	r0, r4
  400dc2:	4629      	mov	r1, r5
  400dc4:	f000 ffbe 	bl	401d44 <finite>
  400dc8:	2800      	cmp	r0, #0
  400dca:	d0da      	beq.n	400d82 <pow+0x92>
  400dcc:	f999 3000 	ldrsb.w	r3, [r9]
  400dd0:	4a7e      	ldr	r2, [pc, #504]	; (400fcc <pow+0x2dc>)
  400dd2:	9203      	str	r2, [sp, #12]
  400dd4:	2104      	movs	r1, #4
  400dd6:	2200      	movs	r2, #0
  400dd8:	2b02      	cmp	r3, #2
  400dda:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400dde:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400de2:	e9cd ab08 	strd	sl, fp, [sp, #32]
  400de6:	9102      	str	r1, [sp, #8]
  400de8:	920a      	str	r2, [sp, #40]	; 0x28
  400dea:	d003      	beq.n	400df4 <pow+0x104>
  400dec:	a802      	add	r0, sp, #8
  400dee:	f000 ffaf 	bl	401d50 <matherr>
  400df2:	b968      	cbnz	r0, 400e10 <pow+0x120>
  400df4:	f002 f8a8 	bl	402f48 <__errno>
  400df8:	2322      	movs	r3, #34	; 0x22
  400dfa:	6003      	str	r3, [r0, #0]
  400dfc:	e008      	b.n	400e10 <pow+0x120>
  400dfe:	2300      	movs	r3, #0
  400e00:	2400      	movs	r4, #0
  400e02:	e9cd 3408 	strd	r3, r4, [sp, #32]
  400e06:	a802      	add	r0, sp, #8
  400e08:	f000 ffa2 	bl	401d50 <matherr>
  400e0c:	2800      	cmp	r0, #0
  400e0e:	d030      	beq.n	400e72 <pow+0x182>
  400e10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e12:	b11b      	cbz	r3, 400e1c <pow+0x12c>
  400e14:	f002 f898 	bl	402f48 <__errno>
  400e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e1a:	6003      	str	r3, [r0, #0]
  400e1c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  400e20:	e9cd 3400 	strd	r3, r4, [sp]
  400e24:	e9dd 0100 	ldrd	r0, r1, [sp]
  400e28:	b00d      	add	sp, #52	; 0x34
  400e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400e2e:	4620      	mov	r0, r4
  400e30:	4629      	mov	r1, r5
  400e32:	f000 ff87 	bl	401d44 <finite>
  400e36:	2800      	cmp	r0, #0
  400e38:	d0a3      	beq.n	400d82 <pow+0x92>
  400e3a:	2200      	movs	r2, #0
  400e3c:	2300      	movs	r3, #0
  400e3e:	4620      	mov	r0, r4
  400e40:	4629      	mov	r1, r5
  400e42:	f001 fcc9 	bl	4027d8 <__aeabi_dcmplt>
  400e46:	2800      	cmp	r0, #0
  400e48:	d09b      	beq.n	400d82 <pow+0x92>
  400e4a:	f999 3000 	ldrsb.w	r3, [r9]
  400e4e:	4a5f      	ldr	r2, [pc, #380]	; (400fcc <pow+0x2dc>)
  400e50:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  400e54:	2101      	movs	r1, #1
  400e56:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400e5a:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400e5e:	9102      	str	r1, [sp, #8]
  400e60:	9203      	str	r2, [sp, #12]
  400e62:	2b00      	cmp	r3, #0
  400e64:	d0cb      	beq.n	400dfe <pow+0x10e>
  400e66:	495b      	ldr	r1, [pc, #364]	; (400fd4 <pow+0x2e4>)
  400e68:	2000      	movs	r0, #0
  400e6a:	2b02      	cmp	r3, #2
  400e6c:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400e70:	d1c9      	bne.n	400e06 <pow+0x116>
  400e72:	f002 f869 	bl	402f48 <__errno>
  400e76:	2321      	movs	r3, #33	; 0x21
  400e78:	6003      	str	r3, [r0, #0]
  400e7a:	e7c9      	b.n	400e10 <pow+0x120>
  400e7c:	4620      	mov	r0, r4
  400e7e:	4629      	mov	r1, r5
  400e80:	f001 fca0 	bl	4027c4 <__aeabi_dcmpeq>
  400e84:	2800      	cmp	r0, #0
  400e86:	f43f af7c 	beq.w	400d82 <pow+0x92>
  400e8a:	4b51      	ldr	r3, [pc, #324]	; (400fd0 <pow+0x2e0>)
  400e8c:	494f      	ldr	r1, [pc, #316]	; (400fcc <pow+0x2dc>)
  400e8e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  400e92:	2001      	movs	r0, #1
  400e94:	2200      	movs	r2, #0
  400e96:	f1b8 0f02 	cmp.w	r8, #2
  400e9a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400e9e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400ea2:	9002      	str	r0, [sp, #8]
  400ea4:	9103      	str	r1, [sp, #12]
  400ea6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400eaa:	d1ac      	bne.n	400e06 <pow+0x116>
  400eac:	e9cd 2300 	strd	r2, r3, [sp]
  400eb0:	e767      	b.n	400d82 <pow+0x92>
  400eb2:	4630      	mov	r0, r6
  400eb4:	4639      	mov	r1, r7
  400eb6:	f000 ff45 	bl	401d44 <finite>
  400eba:	2800      	cmp	r0, #0
  400ebc:	f43f af6e 	beq.w	400d9c <pow+0xac>
  400ec0:	4620      	mov	r0, r4
  400ec2:	4629      	mov	r1, r5
  400ec4:	f000 ff3e 	bl	401d44 <finite>
  400ec8:	2800      	cmp	r0, #0
  400eca:	f43f af67 	beq.w	400d9c <pow+0xac>
  400ece:	e9dd 2300 	ldrd	r2, r3, [sp]
  400ed2:	4610      	mov	r0, r2
  400ed4:	4619      	mov	r1, r3
  400ed6:	f001 fca7 	bl	402828 <__aeabi_dcmpun>
  400eda:	2800      	cmp	r0, #0
  400edc:	d158      	bne.n	400f90 <pow+0x2a0>
  400ede:	2303      	movs	r3, #3
  400ee0:	f999 8000 	ldrsb.w	r8, [r9]
  400ee4:	9302      	str	r3, [sp, #8]
  400ee6:	4b39      	ldr	r3, [pc, #228]	; (400fcc <pow+0x2dc>)
  400ee8:	900a      	str	r0, [sp, #40]	; 0x28
  400eea:	9303      	str	r3, [sp, #12]
  400eec:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400ef0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400ef4:	2200      	movs	r2, #0
  400ef6:	2300      	movs	r3, #0
  400ef8:	4630      	mov	r0, r6
  400efa:	4639      	mov	r1, r7
  400efc:	f1b8 0f00 	cmp.w	r8, #0
  400f00:	d126      	bne.n	400f50 <pow+0x260>
  400f02:	4f35      	ldr	r7, [pc, #212]	; (400fd8 <pow+0x2e8>)
  400f04:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  400f08:	e9cd 6708 	strd	r6, r7, [sp, #32]
  400f0c:	f001 fc64 	bl	4027d8 <__aeabi_dcmplt>
  400f10:	2800      	cmp	r0, #0
  400f12:	f43f af6b 	beq.w	400dec <pow+0xfc>
  400f16:	2200      	movs	r2, #0
  400f18:	4b30      	ldr	r3, [pc, #192]	; (400fdc <pow+0x2ec>)
  400f1a:	4620      	mov	r0, r4
  400f1c:	4629      	mov	r1, r5
  400f1e:	f001 f9e9 	bl	4022f4 <__aeabi_dmul>
  400f22:	4604      	mov	r4, r0
  400f24:	460d      	mov	r5, r1
  400f26:	f000 ff1b 	bl	401d60 <rint>
  400f2a:	4602      	mov	r2, r0
  400f2c:	460b      	mov	r3, r1
  400f2e:	4620      	mov	r0, r4
  400f30:	4629      	mov	r1, r5
  400f32:	f001 fc47 	bl	4027c4 <__aeabi_dcmpeq>
  400f36:	bb40      	cbnz	r0, 400f8a <pow+0x29a>
  400f38:	4b29      	ldr	r3, [pc, #164]	; (400fe0 <pow+0x2f0>)
  400f3a:	f999 8000 	ldrsb.w	r8, [r9]
  400f3e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  400f42:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400f46:	f1b8 0f02 	cmp.w	r8, #2
  400f4a:	f47f af4f 	bne.w	400dec <pow+0xfc>
  400f4e:	e751      	b.n	400df4 <pow+0x104>
  400f50:	4f24      	ldr	r7, [pc, #144]	; (400fe4 <pow+0x2f4>)
  400f52:	2600      	movs	r6, #0
  400f54:	e9cd 6708 	strd	r6, r7, [sp, #32]
  400f58:	f001 fc3e 	bl	4027d8 <__aeabi_dcmplt>
  400f5c:	2800      	cmp	r0, #0
  400f5e:	d0f2      	beq.n	400f46 <pow+0x256>
  400f60:	2200      	movs	r2, #0
  400f62:	4b1e      	ldr	r3, [pc, #120]	; (400fdc <pow+0x2ec>)
  400f64:	4620      	mov	r0, r4
  400f66:	4629      	mov	r1, r5
  400f68:	f001 f9c4 	bl	4022f4 <__aeabi_dmul>
  400f6c:	4604      	mov	r4, r0
  400f6e:	460d      	mov	r5, r1
  400f70:	f000 fef6 	bl	401d60 <rint>
  400f74:	4602      	mov	r2, r0
  400f76:	460b      	mov	r3, r1
  400f78:	4620      	mov	r0, r4
  400f7a:	4629      	mov	r1, r5
  400f7c:	f001 fc22 	bl	4027c4 <__aeabi_dcmpeq>
  400f80:	b918      	cbnz	r0, 400f8a <pow+0x29a>
  400f82:	4b14      	ldr	r3, [pc, #80]	; (400fd4 <pow+0x2e4>)
  400f84:	2200      	movs	r2, #0
  400f86:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400f8a:	f999 8000 	ldrsb.w	r8, [r9]
  400f8e:	e7da      	b.n	400f46 <pow+0x256>
  400f90:	f999 9000 	ldrsb.w	r9, [r9]
  400f94:	4b0d      	ldr	r3, [pc, #52]	; (400fcc <pow+0x2dc>)
  400f96:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  400f9a:	2201      	movs	r2, #1
  400f9c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400fa0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400fa4:	9202      	str	r2, [sp, #8]
  400fa6:	9303      	str	r3, [sp, #12]
  400fa8:	f1b9 0f00 	cmp.w	r9, #0
  400fac:	f43f af27 	beq.w	400dfe <pow+0x10e>
  400fb0:	2200      	movs	r2, #0
  400fb2:	2300      	movs	r3, #0
  400fb4:	4610      	mov	r0, r2
  400fb6:	4619      	mov	r1, r3
  400fb8:	f001 fac6 	bl	402548 <__aeabi_ddiv>
  400fbc:	f1b9 0f02 	cmp.w	r9, #2
  400fc0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400fc4:	f43f af55 	beq.w	400e72 <pow+0x182>
  400fc8:	e71d      	b.n	400e06 <pow+0x116>
  400fca:	bf00      	nop
  400fcc:	00403160 	.word	0x00403160
  400fd0:	3ff00000 	.word	0x3ff00000
  400fd4:	fff00000 	.word	0xfff00000
  400fd8:	47efffff 	.word	0x47efffff
  400fdc:	3fe00000 	.word	0x3fe00000
  400fe0:	c7efffff 	.word	0xc7efffff
  400fe4:	7ff00000 	.word	0x7ff00000
  400fe8:	2000000a 	.word	0x2000000a

00400fec <sqrtf>:
  400fec:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fee:	b08b      	sub	sp, #44	; 0x2c
  400ff0:	4604      	mov	r4, r0
  400ff2:	f000 fe4f 	bl	401c94 <__ieee754_sqrtf>
  400ff6:	4b23      	ldr	r3, [pc, #140]	; (401084 <sqrtf+0x98>)
  400ff8:	f993 5000 	ldrsb.w	r5, [r3]
  400ffc:	1c6b      	adds	r3, r5, #1
  400ffe:	4606      	mov	r6, r0
  401000:	d00a      	beq.n	401018 <sqrtf+0x2c>
  401002:	4621      	mov	r1, r4
  401004:	4620      	mov	r0, r4
  401006:	f001 ff69 	bl	402edc <__aeabi_fcmpun>
  40100a:	4607      	mov	r7, r0
  40100c:	b920      	cbnz	r0, 401018 <sqrtf+0x2c>
  40100e:	2100      	movs	r1, #0
  401010:	4620      	mov	r0, r4
  401012:	f001 ff3b 	bl	402e8c <__aeabi_fcmplt>
  401016:	b910      	cbnz	r0, 40101e <sqrtf+0x32>
  401018:	4630      	mov	r0, r6
  40101a:	b00b      	add	sp, #44	; 0x2c
  40101c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40101e:	4b1a      	ldr	r3, [pc, #104]	; (401088 <sqrtf+0x9c>)
  401020:	9708      	str	r7, [sp, #32]
  401022:	2201      	movs	r2, #1
  401024:	4620      	mov	r0, r4
  401026:	e88d 000c 	stmia.w	sp, {r2, r3}
  40102a:	f001 f90f 	bl	40224c <__aeabi_f2d>
  40102e:	2200      	movs	r2, #0
  401030:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401034:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401038:	2300      	movs	r3, #0
  40103a:	b1ad      	cbz	r5, 401068 <sqrtf+0x7c>
  40103c:	4610      	mov	r0, r2
  40103e:	4619      	mov	r1, r3
  401040:	f001 fa82 	bl	402548 <__aeabi_ddiv>
  401044:	2d02      	cmp	r5, #2
  401046:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40104a:	d10f      	bne.n	40106c <sqrtf+0x80>
  40104c:	f001 ff7c 	bl	402f48 <__errno>
  401050:	2321      	movs	r3, #33	; 0x21
  401052:	6003      	str	r3, [r0, #0]
  401054:	9b08      	ldr	r3, [sp, #32]
  401056:	b97b      	cbnz	r3, 401078 <sqrtf+0x8c>
  401058:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40105c:	f001 fc1a 	bl	402894 <__aeabi_d2f>
  401060:	4606      	mov	r6, r0
  401062:	4630      	mov	r0, r6
  401064:	b00b      	add	sp, #44	; 0x2c
  401066:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401068:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40106c:	4668      	mov	r0, sp
  40106e:	f000 fe6f 	bl	401d50 <matherr>
  401072:	2800      	cmp	r0, #0
  401074:	d1ee      	bne.n	401054 <sqrtf+0x68>
  401076:	e7e9      	b.n	40104c <sqrtf+0x60>
  401078:	f001 ff66 	bl	402f48 <__errno>
  40107c:	9b08      	ldr	r3, [sp, #32]
  40107e:	6003      	str	r3, [r0, #0]
  401080:	e7ea      	b.n	401058 <sqrtf+0x6c>
  401082:	bf00      	nop
  401084:	2000000a 	.word	0x2000000a
  401088:	00403164 	.word	0x00403164
  40108c:	00000000 	.word	0x00000000

00401090 <__ieee754_pow>:
  401090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401094:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401098:	ea57 0402 	orrs.w	r4, r7, r2
  40109c:	b093      	sub	sp, #76	; 0x4c
  40109e:	d037      	beq.n	401110 <__ieee754_pow+0x80>
  4010a0:	4c67      	ldr	r4, [pc, #412]	; (401240 <__ieee754_pow+0x1b0>)
  4010a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4010a6:	42a6      	cmp	r6, r4
  4010a8:	4683      	mov	fp, r0
  4010aa:	460d      	mov	r5, r1
  4010ac:	dc29      	bgt.n	401102 <__ieee754_pow+0x72>
  4010ae:	469a      	mov	sl, r3
  4010b0:	4696      	mov	lr, r2
  4010b2:	d025      	beq.n	401100 <__ieee754_pow+0x70>
  4010b4:	42a7      	cmp	r7, r4
  4010b6:	dc24      	bgt.n	401102 <__ieee754_pow+0x72>
  4010b8:	4c61      	ldr	r4, [pc, #388]	; (401240 <__ieee754_pow+0x1b0>)
  4010ba:	42a7      	cmp	r7, r4
  4010bc:	d079      	beq.n	4011b2 <__ieee754_pow+0x122>
  4010be:	2d00      	cmp	r5, #0
  4010c0:	4689      	mov	r9, r1
  4010c2:	4680      	mov	r8, r0
  4010c4:	e9cd 2300 	strd	r2, r3, [sp]
  4010c8:	db77      	blt.n	4011ba <__ieee754_pow+0x12a>
  4010ca:	2400      	movs	r4, #0
  4010cc:	f1be 0f00 	cmp.w	lr, #0
  4010d0:	d12c      	bne.n	40112c <__ieee754_pow+0x9c>
  4010d2:	4b5b      	ldr	r3, [pc, #364]	; (401240 <__ieee754_pow+0x1b0>)
  4010d4:	429f      	cmp	r7, r3
  4010d6:	f000 808b 	beq.w	4011f0 <__ieee754_pow+0x160>
  4010da:	4b5a      	ldr	r3, [pc, #360]	; (401244 <__ieee754_pow+0x1b4>)
  4010dc:	429f      	cmp	r7, r3
  4010de:	d061      	beq.n	4011a4 <__ieee754_pow+0x114>
  4010e0:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  4010e4:	f000 83ba 	beq.w	40185c <__ieee754_pow+0x7cc>
  4010e8:	4b57      	ldr	r3, [pc, #348]	; (401248 <__ieee754_pow+0x1b8>)
  4010ea:	459a      	cmp	sl, r3
  4010ec:	d11e      	bne.n	40112c <__ieee754_pow+0x9c>
  4010ee:	2d00      	cmp	r5, #0
  4010f0:	db1c      	blt.n	40112c <__ieee754_pow+0x9c>
  4010f2:	4640      	mov	r0, r8
  4010f4:	4649      	mov	r1, r9
  4010f6:	b013      	add	sp, #76	; 0x4c
  4010f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010fc:	f000 bd0e 	b.w	401b1c <__ieee754_sqrt>
  401100:	b158      	cbz	r0, 40111a <__ieee754_pow+0x8a>
  401102:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401106:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  40110a:	ea56 030b 	orrs.w	r3, r6, fp
  40110e:	d106      	bne.n	40111e <__ieee754_pow+0x8e>
  401110:	494c      	ldr	r1, [pc, #304]	; (401244 <__ieee754_pow+0x1b4>)
  401112:	2000      	movs	r0, #0
  401114:	b013      	add	sp, #76	; 0x4c
  401116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40111a:	42b7      	cmp	r7, r6
  40111c:	ddcc      	ble.n	4010b8 <__ieee754_pow+0x28>
  40111e:	484b      	ldr	r0, [pc, #300]	; (40124c <__ieee754_pow+0x1bc>)
  401120:	b013      	add	sp, #76	; 0x4c
  401122:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401126:	f000 be15 	b.w	401d54 <nan>
  40112a:	2400      	movs	r4, #0
  40112c:	4640      	mov	r0, r8
  40112e:	4649      	mov	r1, r9
  401130:	f000 fe04 	bl	401d3c <fabs>
  401134:	f1bb 0f00 	cmp.w	fp, #0
  401138:	d119      	bne.n	40116e <__ieee754_pow+0xde>
  40113a:	b126      	cbz	r6, 401146 <__ieee754_pow+0xb6>
  40113c:	4b41      	ldr	r3, [pc, #260]	; (401244 <__ieee754_pow+0x1b4>)
  40113e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  401142:	429a      	cmp	r2, r3
  401144:	d113      	bne.n	40116e <__ieee754_pow+0xde>
  401146:	f1ba 0f00 	cmp.w	sl, #0
  40114a:	f2c0 83bc 	blt.w	4018c6 <__ieee754_pow+0x836>
  40114e:	2d00      	cmp	r5, #0
  401150:	dae0      	bge.n	401114 <__ieee754_pow+0x84>
  401152:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401156:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  40115a:	ea56 0304 	orrs.w	r3, r6, r4
  40115e:	f000 848f 	beq.w	401a80 <__ieee754_pow+0x9f0>
  401162:	2c01      	cmp	r4, #1
  401164:	d1d6      	bne.n	401114 <__ieee754_pow+0x84>
  401166:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40116a:	4619      	mov	r1, r3
  40116c:	e7d2      	b.n	401114 <__ieee754_pow+0x84>
  40116e:	0fed      	lsrs	r5, r5, #31
  401170:	3d01      	subs	r5, #1
  401172:	ea54 0305 	orrs.w	r3, r4, r5
  401176:	d04e      	beq.n	401216 <__ieee754_pow+0x186>
  401178:	4b35      	ldr	r3, [pc, #212]	; (401250 <__ieee754_pow+0x1c0>)
  40117a:	429f      	cmp	r7, r3
  40117c:	dd6e      	ble.n	40125c <__ieee754_pow+0x1cc>
  40117e:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  401182:	429f      	cmp	r7, r3
  401184:	f340 83e8 	ble.w	401958 <__ieee754_pow+0x8c8>
  401188:	4b32      	ldr	r3, [pc, #200]	; (401254 <__ieee754_pow+0x1c4>)
  40118a:	429e      	cmp	r6, r3
  40118c:	dd4e      	ble.n	40122c <__ieee754_pow+0x19c>
  40118e:	f1ba 0f00 	cmp.w	sl, #0
  401192:	dd4e      	ble.n	401232 <__ieee754_pow+0x1a2>
  401194:	a328      	add	r3, pc, #160	; (adr r3, 401238 <__ieee754_pow+0x1a8>)
  401196:	e9d3 2300 	ldrd	r2, r3, [r3]
  40119a:	4610      	mov	r0, r2
  40119c:	4619      	mov	r1, r3
  40119e:	f001 f8a9 	bl	4022f4 <__aeabi_dmul>
  4011a2:	e7b7      	b.n	401114 <__ieee754_pow+0x84>
  4011a4:	f1ba 0f00 	cmp.w	sl, #0
  4011a8:	f2c0 843c 	blt.w	401a24 <__ieee754_pow+0x994>
  4011ac:	4640      	mov	r0, r8
  4011ae:	4649      	mov	r1, r9
  4011b0:	e7b0      	b.n	401114 <__ieee754_pow+0x84>
  4011b2:	f1be 0f00 	cmp.w	lr, #0
  4011b6:	d082      	beq.n	4010be <__ieee754_pow+0x2e>
  4011b8:	e7a3      	b.n	401102 <__ieee754_pow+0x72>
  4011ba:	4b27      	ldr	r3, [pc, #156]	; (401258 <__ieee754_pow+0x1c8>)
  4011bc:	429f      	cmp	r7, r3
  4011be:	dc28      	bgt.n	401212 <__ieee754_pow+0x182>
  4011c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  4011c4:	429f      	cmp	r7, r3
  4011c6:	dd80      	ble.n	4010ca <__ieee754_pow+0x3a>
  4011c8:	153b      	asrs	r3, r7, #20
  4011ca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  4011ce:	2b14      	cmp	r3, #20
  4011d0:	f340 843e 	ble.w	401a50 <__ieee754_pow+0x9c0>
  4011d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  4011d8:	fa2e f203 	lsr.w	r2, lr, r3
  4011dc:	fa02 f303 	lsl.w	r3, r2, r3
  4011e0:	459e      	cmp	lr, r3
  4011e2:	f47f af72 	bne.w	4010ca <__ieee754_pow+0x3a>
  4011e6:	f002 0201 	and.w	r2, r2, #1
  4011ea:	f1c2 0402 	rsb	r4, r2, #2
  4011ee:	e76d      	b.n	4010cc <__ieee754_pow+0x3c>
  4011f0:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  4011f4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4011f8:	ea53 030b 	orrs.w	r3, r3, fp
  4011fc:	d088      	beq.n	401110 <__ieee754_pow+0x80>
  4011fe:	4b15      	ldr	r3, [pc, #84]	; (401254 <__ieee754_pow+0x1c4>)
  401200:	429e      	cmp	r6, r3
  401202:	f340 8332 	ble.w	40186a <__ieee754_pow+0x7da>
  401206:	f1ba 0f00 	cmp.w	sl, #0
  40120a:	db12      	blt.n	401232 <__ieee754_pow+0x1a2>
  40120c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401210:	e780      	b.n	401114 <__ieee754_pow+0x84>
  401212:	2402      	movs	r4, #2
  401214:	e75a      	b.n	4010cc <__ieee754_pow+0x3c>
  401216:	4642      	mov	r2, r8
  401218:	464b      	mov	r3, r9
  40121a:	4640      	mov	r0, r8
  40121c:	4649      	mov	r1, r9
  40121e:	f000 feb5 	bl	401f8c <__aeabi_dsub>
  401222:	4602      	mov	r2, r0
  401224:	460b      	mov	r3, r1
  401226:	f001 f98f 	bl	402548 <__aeabi_ddiv>
  40122a:	e773      	b.n	401114 <__ieee754_pow+0x84>
  40122c:	f1ba 0f00 	cmp.w	sl, #0
  401230:	dbb0      	blt.n	401194 <__ieee754_pow+0x104>
  401232:	2000      	movs	r0, #0
  401234:	2100      	movs	r1, #0
  401236:	e76d      	b.n	401114 <__ieee754_pow+0x84>
  401238:	8800759c 	.word	0x8800759c
  40123c:	7e37e43c 	.word	0x7e37e43c
  401240:	7ff00000 	.word	0x7ff00000
  401244:	3ff00000 	.word	0x3ff00000
  401248:	3fe00000 	.word	0x3fe00000
  40124c:	0040316c 	.word	0x0040316c
  401250:	41e00000 	.word	0x41e00000
  401254:	3fefffff 	.word	0x3fefffff
  401258:	433fffff 	.word	0x433fffff
  40125c:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  401260:	f04f 0200 	mov.w	r2, #0
  401264:	da05      	bge.n	401272 <__ieee754_pow+0x1e2>
  401266:	4bd4      	ldr	r3, [pc, #848]	; (4015b8 <__ieee754_pow+0x528>)
  401268:	f001 f844 	bl	4022f4 <__aeabi_dmul>
  40126c:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401270:	460e      	mov	r6, r1
  401272:	1533      	asrs	r3, r6, #20
  401274:	4fd1      	ldr	r7, [pc, #836]	; (4015bc <__ieee754_pow+0x52c>)
  401276:	f3c6 0613 	ubfx	r6, r6, #0, #20
  40127a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  40127e:	4413      	add	r3, r2
  401280:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  401284:	42be      	cmp	r6, r7
  401286:	461a      	mov	r2, r3
  401288:	930d      	str	r3, [sp, #52]	; 0x34
  40128a:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  40128e:	f340 8321 	ble.w	4018d4 <__ieee754_pow+0x844>
  401292:	4bcb      	ldr	r3, [pc, #812]	; (4015c0 <__ieee754_pow+0x530>)
  401294:	429e      	cmp	r6, r3
  401296:	f340 83fd 	ble.w	401a94 <__ieee754_pow+0xa04>
  40129a:	4613      	mov	r3, r2
  40129c:	3301      	adds	r3, #1
  40129e:	930d      	str	r3, [sp, #52]	; 0x34
  4012a0:	4bc8      	ldr	r3, [pc, #800]	; (4015c4 <__ieee754_pow+0x534>)
  4012a2:	2200      	movs	r2, #0
  4012a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4012a8:	2700      	movs	r7, #0
  4012aa:	2600      	movs	r6, #0
  4012ac:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4012b0:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  4012b4:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  4012b8:	2700      	movs	r7, #0
  4012ba:	4602      	mov	r2, r0
  4012bc:	4653      	mov	r3, sl
  4012be:	4651      	mov	r1, sl
  4012c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4012c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4012c8:	f000 fe60 	bl	401f8c <__aeabi_dsub>
  4012cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4012d0:	4680      	mov	r8, r0
  4012d2:	4689      	mov	r9, r1
  4012d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4012d8:	f000 fe5a 	bl	401f90 <__adddf3>
  4012dc:	4602      	mov	r2, r0
  4012de:	460b      	mov	r3, r1
  4012e0:	2000      	movs	r0, #0
  4012e2:	49b8      	ldr	r1, [pc, #736]	; (4015c4 <__ieee754_pow+0x534>)
  4012e4:	f001 f930 	bl	402548 <__aeabi_ddiv>
  4012e8:	460a      	mov	r2, r1
  4012ea:	4601      	mov	r1, r0
  4012ec:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  4012f0:	4613      	mov	r3, r2
  4012f2:	4649      	mov	r1, r9
  4012f4:	4602      	mov	r2, r0
  4012f6:	4640      	mov	r0, r8
  4012f8:	f000 fffc 	bl	4022f4 <__aeabi_dmul>
  4012fc:	ea4f 036a 	mov.w	r3, sl, asr #1
  401300:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401304:	468c      	mov	ip, r1
  401306:	4683      	mov	fp, r0
  401308:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  40130c:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401310:	46da      	mov	sl, fp
  401312:	468b      	mov	fp, r1
  401314:	19d9      	adds	r1, r3, r7
  401316:	2300      	movs	r3, #0
  401318:	e9cd ab02 	strd	sl, fp, [sp, #8]
  40131c:	9302      	str	r3, [sp, #8]
  40131e:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401322:	2000      	movs	r0, #0
  401324:	4606      	mov	r6, r0
  401326:	460f      	mov	r7, r1
  401328:	4602      	mov	r2, r0
  40132a:	460b      	mov	r3, r1
  40132c:	4650      	mov	r0, sl
  40132e:	4659      	mov	r1, fp
  401330:	f000 ffe0 	bl	4022f4 <__aeabi_dmul>
  401334:	4602      	mov	r2, r0
  401336:	460b      	mov	r3, r1
  401338:	4640      	mov	r0, r8
  40133a:	4649      	mov	r1, r9
  40133c:	f000 fe26 	bl	401f8c <__aeabi_dsub>
  401340:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401344:	4680      	mov	r8, r0
  401346:	4689      	mov	r9, r1
  401348:	4630      	mov	r0, r6
  40134a:	4639      	mov	r1, r7
  40134c:	f000 fe1e 	bl	401f8c <__aeabi_dsub>
  401350:	4602      	mov	r2, r0
  401352:	460b      	mov	r3, r1
  401354:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401358:	f000 fe18 	bl	401f8c <__aeabi_dsub>
  40135c:	4652      	mov	r2, sl
  40135e:	465b      	mov	r3, fp
  401360:	f000 ffc8 	bl	4022f4 <__aeabi_dmul>
  401364:	4602      	mov	r2, r0
  401366:	460b      	mov	r3, r1
  401368:	4640      	mov	r0, r8
  40136a:	4649      	mov	r1, r9
  40136c:	f000 fe0e 	bl	401f8c <__aeabi_dsub>
  401370:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401374:	f000 ffbe 	bl	4022f4 <__aeabi_dmul>
  401378:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40137c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401380:	4632      	mov	r2, r6
  401382:	463b      	mov	r3, r7
  401384:	4630      	mov	r0, r6
  401386:	4639      	mov	r1, r7
  401388:	f000 ffb4 	bl	4022f4 <__aeabi_dmul>
  40138c:	a378      	add	r3, pc, #480	; (adr r3, 401570 <__ieee754_pow+0x4e0>)
  40138e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401392:	4606      	mov	r6, r0
  401394:	460f      	mov	r7, r1
  401396:	f000 ffad 	bl	4022f4 <__aeabi_dmul>
  40139a:	a377      	add	r3, pc, #476	; (adr r3, 401578 <__ieee754_pow+0x4e8>)
  40139c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013a0:	f000 fdf6 	bl	401f90 <__adddf3>
  4013a4:	4632      	mov	r2, r6
  4013a6:	463b      	mov	r3, r7
  4013a8:	f000 ffa4 	bl	4022f4 <__aeabi_dmul>
  4013ac:	a374      	add	r3, pc, #464	; (adr r3, 401580 <__ieee754_pow+0x4f0>)
  4013ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013b2:	f000 fded 	bl	401f90 <__adddf3>
  4013b6:	4632      	mov	r2, r6
  4013b8:	463b      	mov	r3, r7
  4013ba:	f000 ff9b 	bl	4022f4 <__aeabi_dmul>
  4013be:	a372      	add	r3, pc, #456	; (adr r3, 401588 <__ieee754_pow+0x4f8>)
  4013c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013c4:	f000 fde4 	bl	401f90 <__adddf3>
  4013c8:	4632      	mov	r2, r6
  4013ca:	463b      	mov	r3, r7
  4013cc:	f000 ff92 	bl	4022f4 <__aeabi_dmul>
  4013d0:	a36f      	add	r3, pc, #444	; (adr r3, 401590 <__ieee754_pow+0x500>)
  4013d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013d6:	f000 fddb 	bl	401f90 <__adddf3>
  4013da:	4632      	mov	r2, r6
  4013dc:	463b      	mov	r3, r7
  4013de:	f000 ff89 	bl	4022f4 <__aeabi_dmul>
  4013e2:	a36d      	add	r3, pc, #436	; (adr r3, 401598 <__ieee754_pow+0x508>)
  4013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013e8:	f000 fdd2 	bl	401f90 <__adddf3>
  4013ec:	4632      	mov	r2, r6
  4013ee:	4680      	mov	r8, r0
  4013f0:	4689      	mov	r9, r1
  4013f2:	463b      	mov	r3, r7
  4013f4:	4630      	mov	r0, r6
  4013f6:	4639      	mov	r1, r7
  4013f8:	f000 ff7c 	bl	4022f4 <__aeabi_dmul>
  4013fc:	4602      	mov	r2, r0
  4013fe:	460b      	mov	r3, r1
  401400:	4640      	mov	r0, r8
  401402:	4649      	mov	r1, r9
  401404:	f000 ff76 	bl	4022f4 <__aeabi_dmul>
  401408:	4652      	mov	r2, sl
  40140a:	4606      	mov	r6, r0
  40140c:	460f      	mov	r7, r1
  40140e:	465b      	mov	r3, fp
  401410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401414:	f000 fdbc 	bl	401f90 <__adddf3>
  401418:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  40141c:	f000 ff6a 	bl	4022f4 <__aeabi_dmul>
  401420:	4632      	mov	r2, r6
  401422:	463b      	mov	r3, r7
  401424:	f000 fdb4 	bl	401f90 <__adddf3>
  401428:	4652      	mov	r2, sl
  40142a:	4680      	mov	r8, r0
  40142c:	4689      	mov	r9, r1
  40142e:	465b      	mov	r3, fp
  401430:	4650      	mov	r0, sl
  401432:	4659      	mov	r1, fp
  401434:	f000 ff5e 	bl	4022f4 <__aeabi_dmul>
  401438:	2200      	movs	r2, #0
  40143a:	4b63      	ldr	r3, [pc, #396]	; (4015c8 <__ieee754_pow+0x538>)
  40143c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401440:	f000 fda6 	bl	401f90 <__adddf3>
  401444:	4642      	mov	r2, r8
  401446:	464b      	mov	r3, r9
  401448:	f000 fda2 	bl	401f90 <__adddf3>
  40144c:	9802      	ldr	r0, [sp, #8]
  40144e:	460f      	mov	r7, r1
  401450:	4606      	mov	r6, r0
  401452:	4632      	mov	r2, r6
  401454:	463b      	mov	r3, r7
  401456:	4650      	mov	r0, sl
  401458:	4659      	mov	r1, fp
  40145a:	f000 ff4b 	bl	4022f4 <__aeabi_dmul>
  40145e:	2200      	movs	r2, #0
  401460:	4682      	mov	sl, r0
  401462:	468b      	mov	fp, r1
  401464:	4b58      	ldr	r3, [pc, #352]	; (4015c8 <__ieee754_pow+0x538>)
  401466:	4630      	mov	r0, r6
  401468:	4639      	mov	r1, r7
  40146a:	f000 fd8f 	bl	401f8c <__aeabi_dsub>
  40146e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401472:	f000 fd8b 	bl	401f8c <__aeabi_dsub>
  401476:	4602      	mov	r2, r0
  401478:	460b      	mov	r3, r1
  40147a:	4640      	mov	r0, r8
  40147c:	4649      	mov	r1, r9
  40147e:	f000 fd85 	bl	401f8c <__aeabi_dsub>
  401482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401486:	f000 ff35 	bl	4022f4 <__aeabi_dmul>
  40148a:	4632      	mov	r2, r6
  40148c:	4680      	mov	r8, r0
  40148e:	4689      	mov	r9, r1
  401490:	463b      	mov	r3, r7
  401492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401496:	f000 ff2d 	bl	4022f4 <__aeabi_dmul>
  40149a:	4602      	mov	r2, r0
  40149c:	460b      	mov	r3, r1
  40149e:	4640      	mov	r0, r8
  4014a0:	4649      	mov	r1, r9
  4014a2:	f000 fd75 	bl	401f90 <__adddf3>
  4014a6:	4680      	mov	r8, r0
  4014a8:	4689      	mov	r9, r1
  4014aa:	4602      	mov	r2, r0
  4014ac:	460b      	mov	r3, r1
  4014ae:	4650      	mov	r0, sl
  4014b0:	4659      	mov	r1, fp
  4014b2:	e9cd ab04 	strd	sl, fp, [sp, #16]
  4014b6:	f000 fd6b 	bl	401f90 <__adddf3>
  4014ba:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4014be:	a338      	add	r3, pc, #224	; (adr r3, 4015a0 <__ieee754_pow+0x510>)
  4014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014c4:	4650      	mov	r0, sl
  4014c6:	460f      	mov	r7, r1
  4014c8:	f000 ff14 	bl	4022f4 <__aeabi_dmul>
  4014cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4014d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4014d4:	4639      	mov	r1, r7
  4014d6:	4650      	mov	r0, sl
  4014d8:	f000 fd58 	bl	401f8c <__aeabi_dsub>
  4014dc:	4602      	mov	r2, r0
  4014de:	460b      	mov	r3, r1
  4014e0:	4640      	mov	r0, r8
  4014e2:	4649      	mov	r1, r9
  4014e4:	f000 fd52 	bl	401f8c <__aeabi_dsub>
  4014e8:	a32f      	add	r3, pc, #188	; (adr r3, 4015a8 <__ieee754_pow+0x518>)
  4014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014ee:	f000 ff01 	bl	4022f4 <__aeabi_dmul>
  4014f2:	a32f      	add	r3, pc, #188	; (adr r3, 4015b0 <__ieee754_pow+0x520>)
  4014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014f8:	4680      	mov	r8, r0
  4014fa:	4689      	mov	r9, r1
  4014fc:	4650      	mov	r0, sl
  4014fe:	4639      	mov	r1, r7
  401500:	f000 fef8 	bl	4022f4 <__aeabi_dmul>
  401504:	4602      	mov	r2, r0
  401506:	460b      	mov	r3, r1
  401508:	4640      	mov	r0, r8
  40150a:	4649      	mov	r1, r9
  40150c:	f000 fd40 	bl	401f90 <__adddf3>
  401510:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  401514:	f000 fd3c 	bl	401f90 <__adddf3>
  401518:	4680      	mov	r8, r0
  40151a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40151c:	4689      	mov	r9, r1
  40151e:	f000 fe83 	bl	402228 <__aeabi_i2d>
  401522:	4642      	mov	r2, r8
  401524:	4606      	mov	r6, r0
  401526:	460f      	mov	r7, r1
  401528:	464b      	mov	r3, r9
  40152a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40152e:	f000 fd2f 	bl	401f90 <__adddf3>
  401532:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401536:	f000 fd2b 	bl	401f90 <__adddf3>
  40153a:	4632      	mov	r2, r6
  40153c:	463b      	mov	r3, r7
  40153e:	f000 fd27 	bl	401f90 <__adddf3>
  401542:	4632      	mov	r2, r6
  401544:	463b      	mov	r3, r7
  401546:	4650      	mov	r0, sl
  401548:	468b      	mov	fp, r1
  40154a:	f000 fd1f 	bl	401f8c <__aeabi_dsub>
  40154e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401552:	f000 fd1b 	bl	401f8c <__aeabi_dsub>
  401556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40155a:	f000 fd17 	bl	401f8c <__aeabi_dsub>
  40155e:	4602      	mov	r2, r0
  401560:	460b      	mov	r3, r1
  401562:	4640      	mov	r0, r8
  401564:	4649      	mov	r1, r9
  401566:	f000 fd11 	bl	401f8c <__aeabi_dsub>
  40156a:	4680      	mov	r8, r0
  40156c:	e02e      	b.n	4015cc <__ieee754_pow+0x53c>
  40156e:	bf00      	nop
  401570:	4a454eef 	.word	0x4a454eef
  401574:	3fca7e28 	.word	0x3fca7e28
  401578:	93c9db65 	.word	0x93c9db65
  40157c:	3fcd864a 	.word	0x3fcd864a
  401580:	a91d4101 	.word	0xa91d4101
  401584:	3fd17460 	.word	0x3fd17460
  401588:	518f264d 	.word	0x518f264d
  40158c:	3fd55555 	.word	0x3fd55555
  401590:	db6fabff 	.word	0xdb6fabff
  401594:	3fdb6db6 	.word	0x3fdb6db6
  401598:	33333303 	.word	0x33333303
  40159c:	3fe33333 	.word	0x3fe33333
  4015a0:	e0000000 	.word	0xe0000000
  4015a4:	3feec709 	.word	0x3feec709
  4015a8:	dc3a03fd 	.word	0xdc3a03fd
  4015ac:	3feec709 	.word	0x3feec709
  4015b0:	145b01f5 	.word	0x145b01f5
  4015b4:	be3e2fe0 	.word	0xbe3e2fe0
  4015b8:	43400000 	.word	0x43400000
  4015bc:	0003988e 	.word	0x0003988e
  4015c0:	000bb679 	.word	0x000bb679
  4015c4:	3ff00000 	.word	0x3ff00000
  4015c8:	40080000 	.word	0x40080000
  4015cc:	4689      	mov	r9, r1
  4015ce:	3c01      	subs	r4, #1
  4015d0:	ea54 0305 	orrs.w	r3, r4, r5
  4015d4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4015d8:	bf14      	ite	ne
  4015da:	4cd9      	ldrne	r4, [pc, #868]	; (401940 <__ieee754_pow+0x8b0>)
  4015dc:	4cd9      	ldreq	r4, [pc, #868]	; (401944 <__ieee754_pow+0x8b4>)
  4015de:	2300      	movs	r3, #0
  4015e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
  4015e4:	4603      	mov	r3, r0
  4015e6:	460c      	mov	r4, r1
  4015e8:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4015ec:	2300      	movs	r3, #0
  4015ee:	9302      	str	r3, [sp, #8]
  4015f0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  4015f4:	4622      	mov	r2, r4
  4015f6:	462b      	mov	r3, r5
  4015f8:	f000 fcc8 	bl	401f8c <__aeabi_dsub>
  4015fc:	4652      	mov	r2, sl
  4015fe:	465b      	mov	r3, fp
  401600:	f000 fe78 	bl	4022f4 <__aeabi_dmul>
  401604:	e9dd 2300 	ldrd	r2, r3, [sp]
  401608:	4606      	mov	r6, r0
  40160a:	460f      	mov	r7, r1
  40160c:	4640      	mov	r0, r8
  40160e:	4649      	mov	r1, r9
  401610:	f000 fe70 	bl	4022f4 <__aeabi_dmul>
  401614:	4602      	mov	r2, r0
  401616:	460b      	mov	r3, r1
  401618:	4630      	mov	r0, r6
  40161a:	4639      	mov	r1, r7
  40161c:	f000 fcb8 	bl	401f90 <__adddf3>
  401620:	4622      	mov	r2, r4
  401622:	4680      	mov	r8, r0
  401624:	4689      	mov	r9, r1
  401626:	462b      	mov	r3, r5
  401628:	4650      	mov	r0, sl
  40162a:	4659      	mov	r1, fp
  40162c:	e9cd 8900 	strd	r8, r9, [sp]
  401630:	f000 fe60 	bl	4022f4 <__aeabi_dmul>
  401634:	460b      	mov	r3, r1
  401636:	4602      	mov	r2, r0
  401638:	4606      	mov	r6, r0
  40163a:	460f      	mov	r7, r1
  40163c:	4640      	mov	r0, r8
  40163e:	4649      	mov	r1, r9
  401640:	f000 fca6 	bl	401f90 <__adddf3>
  401644:	4bc0      	ldr	r3, [pc, #768]	; (401948 <__ieee754_pow+0x8b8>)
  401646:	4299      	cmp	r1, r3
  401648:	4604      	mov	r4, r0
  40164a:	460d      	mov	r5, r1
  40164c:	468a      	mov	sl, r1
  40164e:	f340 8116 	ble.w	40187e <__ieee754_pow+0x7ee>
  401652:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  401656:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  40165a:	4303      	orrs	r3, r0
  40165c:	f040 81ea 	bne.w	401a34 <__ieee754_pow+0x9a4>
  401660:	a3a3      	add	r3, pc, #652	; (adr r3, 4018f0 <__ieee754_pow+0x860>)
  401662:	e9d3 2300 	ldrd	r2, r3, [r3]
  401666:	e9dd 0100 	ldrd	r0, r1, [sp]
  40166a:	f000 fc91 	bl	401f90 <__adddf3>
  40166e:	4632      	mov	r2, r6
  401670:	4680      	mov	r8, r0
  401672:	4689      	mov	r9, r1
  401674:	463b      	mov	r3, r7
  401676:	4620      	mov	r0, r4
  401678:	4629      	mov	r1, r5
  40167a:	f000 fc87 	bl	401f8c <__aeabi_dsub>
  40167e:	4602      	mov	r2, r0
  401680:	460b      	mov	r3, r1
  401682:	4640      	mov	r0, r8
  401684:	4649      	mov	r1, r9
  401686:	f001 f8c5 	bl	402814 <__aeabi_dcmpgt>
  40168a:	2800      	cmp	r0, #0
  40168c:	f040 81d2 	bne.w	401a34 <__ieee754_pow+0x9a4>
  401690:	46a8      	mov	r8, r5
  401692:	ea4f 5328 	mov.w	r3, r8, asr #20
  401696:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40169a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  40169e:	fa42 f303 	asr.w	r3, r2, r3
  4016a2:	4453      	add	r3, sl
  4016a4:	f3c3 520a 	ubfx	r2, r3, #20, #11
  4016a8:	4da8      	ldr	r5, [pc, #672]	; (40194c <__ieee754_pow+0x8bc>)
  4016aa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  4016ae:	4115      	asrs	r5, r2
  4016b0:	f3c3 0413 	ubfx	r4, r3, #0, #20
  4016b4:	ea23 0105 	bic.w	r1, r3, r5
  4016b8:	2000      	movs	r0, #0
  4016ba:	f1c2 0b14 	rsb	fp, r2, #20
  4016be:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4016c2:	f1ba 0f00 	cmp.w	sl, #0
  4016c6:	4602      	mov	r2, r0
  4016c8:	460b      	mov	r3, r1
  4016ca:	fa44 fb0b 	asr.w	fp, r4, fp
  4016ce:	4630      	mov	r0, r6
  4016d0:	4639      	mov	r1, r7
  4016d2:	bfb8      	it	lt
  4016d4:	f1cb 0b00 	rsblt	fp, fp, #0
  4016d8:	f000 fc58 	bl	401f8c <__aeabi_dsub>
  4016dc:	4602      	mov	r2, r0
  4016de:	460b      	mov	r3, r1
  4016e0:	4606      	mov	r6, r0
  4016e2:	460f      	mov	r7, r1
  4016e4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4016e8:	f000 fc52 	bl	401f90 <__adddf3>
  4016ec:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  4016f0:	460d      	mov	r5, r1
  4016f2:	2400      	movs	r4, #0
  4016f4:	a380      	add	r3, pc, #512	; (adr r3, 4018f8 <__ieee754_pow+0x868>)
  4016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016fa:	4620      	mov	r0, r4
  4016fc:	4629      	mov	r1, r5
  4016fe:	f000 fdf9 	bl	4022f4 <__aeabi_dmul>
  401702:	4632      	mov	r2, r6
  401704:	4680      	mov	r8, r0
  401706:	4689      	mov	r9, r1
  401708:	463b      	mov	r3, r7
  40170a:	4620      	mov	r0, r4
  40170c:	4629      	mov	r1, r5
  40170e:	f000 fc3d 	bl	401f8c <__aeabi_dsub>
  401712:	4602      	mov	r2, r0
  401714:	460b      	mov	r3, r1
  401716:	e9dd 0100 	ldrd	r0, r1, [sp]
  40171a:	f000 fc37 	bl	401f8c <__aeabi_dsub>
  40171e:	a378      	add	r3, pc, #480	; (adr r3, 401900 <__ieee754_pow+0x870>)
  401720:	e9d3 2300 	ldrd	r2, r3, [r3]
  401724:	f000 fde6 	bl	4022f4 <__aeabi_dmul>
  401728:	a377      	add	r3, pc, #476	; (adr r3, 401908 <__ieee754_pow+0x878>)
  40172a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40172e:	4606      	mov	r6, r0
  401730:	460f      	mov	r7, r1
  401732:	4620      	mov	r0, r4
  401734:	4629      	mov	r1, r5
  401736:	f000 fddd 	bl	4022f4 <__aeabi_dmul>
  40173a:	4602      	mov	r2, r0
  40173c:	460b      	mov	r3, r1
  40173e:	4630      	mov	r0, r6
  401740:	4639      	mov	r1, r7
  401742:	f000 fc25 	bl	401f90 <__adddf3>
  401746:	4606      	mov	r6, r0
  401748:	460f      	mov	r7, r1
  40174a:	4602      	mov	r2, r0
  40174c:	460b      	mov	r3, r1
  40174e:	4640      	mov	r0, r8
  401750:	4649      	mov	r1, r9
  401752:	f000 fc1d 	bl	401f90 <__adddf3>
  401756:	4642      	mov	r2, r8
  401758:	464b      	mov	r3, r9
  40175a:	4604      	mov	r4, r0
  40175c:	460d      	mov	r5, r1
  40175e:	f000 fc15 	bl	401f8c <__aeabi_dsub>
  401762:	4602      	mov	r2, r0
  401764:	460b      	mov	r3, r1
  401766:	4630      	mov	r0, r6
  401768:	4639      	mov	r1, r7
  40176a:	f000 fc0f 	bl	401f8c <__aeabi_dsub>
  40176e:	4622      	mov	r2, r4
  401770:	4680      	mov	r8, r0
  401772:	4689      	mov	r9, r1
  401774:	462b      	mov	r3, r5
  401776:	4620      	mov	r0, r4
  401778:	4629      	mov	r1, r5
  40177a:	f000 fdbb 	bl	4022f4 <__aeabi_dmul>
  40177e:	a364      	add	r3, pc, #400	; (adr r3, 401910 <__ieee754_pow+0x880>)
  401780:	e9d3 2300 	ldrd	r2, r3, [r3]
  401784:	4606      	mov	r6, r0
  401786:	460f      	mov	r7, r1
  401788:	f000 fdb4 	bl	4022f4 <__aeabi_dmul>
  40178c:	a362      	add	r3, pc, #392	; (adr r3, 401918 <__ieee754_pow+0x888>)
  40178e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401792:	f000 fbfb 	bl	401f8c <__aeabi_dsub>
  401796:	4632      	mov	r2, r6
  401798:	463b      	mov	r3, r7
  40179a:	f000 fdab 	bl	4022f4 <__aeabi_dmul>
  40179e:	a360      	add	r3, pc, #384	; (adr r3, 401920 <__ieee754_pow+0x890>)
  4017a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017a4:	f000 fbf4 	bl	401f90 <__adddf3>
  4017a8:	4632      	mov	r2, r6
  4017aa:	463b      	mov	r3, r7
  4017ac:	f000 fda2 	bl	4022f4 <__aeabi_dmul>
  4017b0:	a35d      	add	r3, pc, #372	; (adr r3, 401928 <__ieee754_pow+0x898>)
  4017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017b6:	f000 fbe9 	bl	401f8c <__aeabi_dsub>
  4017ba:	4632      	mov	r2, r6
  4017bc:	463b      	mov	r3, r7
  4017be:	f000 fd99 	bl	4022f4 <__aeabi_dmul>
  4017c2:	a35b      	add	r3, pc, #364	; (adr r3, 401930 <__ieee754_pow+0x8a0>)
  4017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017c8:	f000 fbe2 	bl	401f90 <__adddf3>
  4017cc:	4632      	mov	r2, r6
  4017ce:	463b      	mov	r3, r7
  4017d0:	f000 fd90 	bl	4022f4 <__aeabi_dmul>
  4017d4:	4602      	mov	r2, r0
  4017d6:	460b      	mov	r3, r1
  4017d8:	4620      	mov	r0, r4
  4017da:	4629      	mov	r1, r5
  4017dc:	f000 fbd6 	bl	401f8c <__aeabi_dsub>
  4017e0:	4606      	mov	r6, r0
  4017e2:	460f      	mov	r7, r1
  4017e4:	4602      	mov	r2, r0
  4017e6:	460b      	mov	r3, r1
  4017e8:	4620      	mov	r0, r4
  4017ea:	4629      	mov	r1, r5
  4017ec:	f000 fd82 	bl	4022f4 <__aeabi_dmul>
  4017f0:	2200      	movs	r2, #0
  4017f2:	e9cd 0100 	strd	r0, r1, [sp]
  4017f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4017fa:	4630      	mov	r0, r6
  4017fc:	4639      	mov	r1, r7
  4017fe:	f000 fbc5 	bl	401f8c <__aeabi_dsub>
  401802:	4602      	mov	r2, r0
  401804:	460b      	mov	r3, r1
  401806:	e9dd 0100 	ldrd	r0, r1, [sp]
  40180a:	f000 fe9d 	bl	402548 <__aeabi_ddiv>
  40180e:	4642      	mov	r2, r8
  401810:	4606      	mov	r6, r0
  401812:	460f      	mov	r7, r1
  401814:	464b      	mov	r3, r9
  401816:	4620      	mov	r0, r4
  401818:	4629      	mov	r1, r5
  40181a:	f000 fd6b 	bl	4022f4 <__aeabi_dmul>
  40181e:	4642      	mov	r2, r8
  401820:	464b      	mov	r3, r9
  401822:	f000 fbb5 	bl	401f90 <__adddf3>
  401826:	4602      	mov	r2, r0
  401828:	460b      	mov	r3, r1
  40182a:	4630      	mov	r0, r6
  40182c:	4639      	mov	r1, r7
  40182e:	f000 fbad 	bl	401f8c <__aeabi_dsub>
  401832:	4622      	mov	r2, r4
  401834:	462b      	mov	r3, r5
  401836:	f000 fba9 	bl	401f8c <__aeabi_dsub>
  40183a:	4602      	mov	r2, r0
  40183c:	460b      	mov	r3, r1
  40183e:	2000      	movs	r0, #0
  401840:	493f      	ldr	r1, [pc, #252]	; (401940 <__ieee754_pow+0x8b0>)
  401842:	f000 fba3 	bl	401f8c <__aeabi_dsub>
  401846:	448a      	add	sl, r1
  401848:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  40184c:	f2c0 8133 	blt.w	401ab6 <__ieee754_pow+0xa26>
  401850:	4651      	mov	r1, sl
  401852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401856:	f000 fd4d 	bl	4022f4 <__aeabi_dmul>
  40185a:	e45b      	b.n	401114 <__ieee754_pow+0x84>
  40185c:	4642      	mov	r2, r8
  40185e:	4640      	mov	r0, r8
  401860:	464b      	mov	r3, r9
  401862:	4649      	mov	r1, r9
  401864:	f000 fd46 	bl	4022f4 <__aeabi_dmul>
  401868:	e454      	b.n	401114 <__ieee754_pow+0x84>
  40186a:	f1ba 0f00 	cmp.w	sl, #0
  40186e:	f6bf ace0 	bge.w	401232 <__ieee754_pow+0x1a2>
  401872:	e9dd 3400 	ldrd	r3, r4, [sp]
  401876:	4618      	mov	r0, r3
  401878:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  40187c:	e44a      	b.n	401114 <__ieee754_pow+0x84>
  40187e:	4b34      	ldr	r3, [pc, #208]	; (401950 <__ieee754_pow+0x8c0>)
  401880:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  401884:	4598      	cmp	r8, r3
  401886:	f340 80f2 	ble.w	401a6e <__ieee754_pow+0x9de>
  40188a:	4b32      	ldr	r3, [pc, #200]	; (401954 <__ieee754_pow+0x8c4>)
  40188c:	440b      	add	r3, r1
  40188e:	4303      	orrs	r3, r0
  401890:	d10c      	bne.n	4018ac <__ieee754_pow+0x81c>
  401892:	4632      	mov	r2, r6
  401894:	463b      	mov	r3, r7
  401896:	f000 fb79 	bl	401f8c <__aeabi_dsub>
  40189a:	4602      	mov	r2, r0
  40189c:	460b      	mov	r3, r1
  40189e:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018a2:	f000 ffa3 	bl	4027ec <__aeabi_dcmple>
  4018a6:	2800      	cmp	r0, #0
  4018a8:	f43f aef3 	beq.w	401692 <__ieee754_pow+0x602>
  4018ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4018b0:	a321      	add	r3, pc, #132	; (adr r3, 401938 <__ieee754_pow+0x8a8>)
  4018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018b6:	f000 fd1d 	bl	4022f4 <__aeabi_dmul>
  4018ba:	a31f      	add	r3, pc, #124	; (adr r3, 401938 <__ieee754_pow+0x8a8>)
  4018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018c0:	f000 fd18 	bl	4022f4 <__aeabi_dmul>
  4018c4:	e426      	b.n	401114 <__ieee754_pow+0x84>
  4018c6:	4602      	mov	r2, r0
  4018c8:	460b      	mov	r3, r1
  4018ca:	2000      	movs	r0, #0
  4018cc:	491c      	ldr	r1, [pc, #112]	; (401940 <__ieee754_pow+0x8b0>)
  4018ce:	f000 fe3b 	bl	402548 <__aeabi_ddiv>
  4018d2:	e43c      	b.n	40114e <__ieee754_pow+0xbe>
  4018d4:	2200      	movs	r2, #0
  4018d6:	2300      	movs	r3, #0
  4018d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4018dc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4018e0:	4b17      	ldr	r3, [pc, #92]	; (401940 <__ieee754_pow+0x8b0>)
  4018e2:	2200      	movs	r2, #0
  4018e4:	2700      	movs	r7, #0
  4018e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4018ea:	e4e6      	b.n	4012ba <__ieee754_pow+0x22a>
  4018ec:	f3af 8000 	nop.w
  4018f0:	652b82fe 	.word	0x652b82fe
  4018f4:	3c971547 	.word	0x3c971547
  4018f8:	00000000 	.word	0x00000000
  4018fc:	3fe62e43 	.word	0x3fe62e43
  401900:	fefa39ef 	.word	0xfefa39ef
  401904:	3fe62e42 	.word	0x3fe62e42
  401908:	0ca86c39 	.word	0x0ca86c39
  40190c:	be205c61 	.word	0xbe205c61
  401910:	72bea4d0 	.word	0x72bea4d0
  401914:	3e663769 	.word	0x3e663769
  401918:	c5d26bf1 	.word	0xc5d26bf1
  40191c:	3ebbbd41 	.word	0x3ebbbd41
  401920:	af25de2c 	.word	0xaf25de2c
  401924:	3f11566a 	.word	0x3f11566a
  401928:	16bebd93 	.word	0x16bebd93
  40192c:	3f66c16c 	.word	0x3f66c16c
  401930:	5555553e 	.word	0x5555553e
  401934:	3fc55555 	.word	0x3fc55555
  401938:	c2f8f359 	.word	0xc2f8f359
  40193c:	01a56e1f 	.word	0x01a56e1f
  401940:	3ff00000 	.word	0x3ff00000
  401944:	bff00000 	.word	0xbff00000
  401948:	408fffff 	.word	0x408fffff
  40194c:	000fffff 	.word	0x000fffff
  401950:	4090cbff 	.word	0x4090cbff
  401954:	3f6f3400 	.word	0x3f6f3400
  401958:	4b6b      	ldr	r3, [pc, #428]	; (401b08 <__ieee754_pow+0xa78>)
  40195a:	429e      	cmp	r6, r3
  40195c:	f77f ac66 	ble.w	40122c <__ieee754_pow+0x19c>
  401960:	4b6a      	ldr	r3, [pc, #424]	; (401b0c <__ieee754_pow+0xa7c>)
  401962:	429e      	cmp	r6, r3
  401964:	f73f ac13 	bgt.w	40118e <__ieee754_pow+0xfe>
  401968:	2200      	movs	r2, #0
  40196a:	4b68      	ldr	r3, [pc, #416]	; (401b0c <__ieee754_pow+0xa7c>)
  40196c:	f000 fb0e 	bl	401f8c <__aeabi_dsub>
  401970:	a357      	add	r3, pc, #348	; (adr r3, 401ad0 <__ieee754_pow+0xa40>)
  401972:	e9d3 2300 	ldrd	r2, r3, [r3]
  401976:	4606      	mov	r6, r0
  401978:	460f      	mov	r7, r1
  40197a:	f000 fcbb 	bl	4022f4 <__aeabi_dmul>
  40197e:	a356      	add	r3, pc, #344	; (adr r3, 401ad8 <__ieee754_pow+0xa48>)
  401980:	e9d3 2300 	ldrd	r2, r3, [r3]
  401984:	4680      	mov	r8, r0
  401986:	4689      	mov	r9, r1
  401988:	4630      	mov	r0, r6
  40198a:	4639      	mov	r1, r7
  40198c:	f000 fcb2 	bl	4022f4 <__aeabi_dmul>
  401990:	2200      	movs	r2, #0
  401992:	4682      	mov	sl, r0
  401994:	468b      	mov	fp, r1
  401996:	4b5e      	ldr	r3, [pc, #376]	; (401b10 <__ieee754_pow+0xa80>)
  401998:	4630      	mov	r0, r6
  40199a:	4639      	mov	r1, r7
  40199c:	f000 fcaa 	bl	4022f4 <__aeabi_dmul>
  4019a0:	4602      	mov	r2, r0
  4019a2:	460b      	mov	r3, r1
  4019a4:	a14e      	add	r1, pc, #312	; (adr r1, 401ae0 <__ieee754_pow+0xa50>)
  4019a6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4019aa:	f000 faef 	bl	401f8c <__aeabi_dsub>
  4019ae:	4632      	mov	r2, r6
  4019b0:	463b      	mov	r3, r7
  4019b2:	f000 fc9f 	bl	4022f4 <__aeabi_dmul>
  4019b6:	4602      	mov	r2, r0
  4019b8:	460b      	mov	r3, r1
  4019ba:	2000      	movs	r0, #0
  4019bc:	4955      	ldr	r1, [pc, #340]	; (401b14 <__ieee754_pow+0xa84>)
  4019be:	f000 fae5 	bl	401f8c <__aeabi_dsub>
  4019c2:	4632      	mov	r2, r6
  4019c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4019c8:	463b      	mov	r3, r7
  4019ca:	4630      	mov	r0, r6
  4019cc:	4639      	mov	r1, r7
  4019ce:	f000 fc91 	bl	4022f4 <__aeabi_dmul>
  4019d2:	4602      	mov	r2, r0
  4019d4:	460b      	mov	r3, r1
  4019d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4019da:	f000 fc8b 	bl	4022f4 <__aeabi_dmul>
  4019de:	a342      	add	r3, pc, #264	; (adr r3, 401ae8 <__ieee754_pow+0xa58>)
  4019e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019e4:	f000 fc86 	bl	4022f4 <__aeabi_dmul>
  4019e8:	4602      	mov	r2, r0
  4019ea:	460b      	mov	r3, r1
  4019ec:	4650      	mov	r0, sl
  4019ee:	4659      	mov	r1, fp
  4019f0:	f000 facc 	bl	401f8c <__aeabi_dsub>
  4019f4:	4602      	mov	r2, r0
  4019f6:	460b      	mov	r3, r1
  4019f8:	4606      	mov	r6, r0
  4019fa:	460f      	mov	r7, r1
  4019fc:	4640      	mov	r0, r8
  4019fe:	4649      	mov	r1, r9
  401a00:	f000 fac6 	bl	401f90 <__adddf3>
  401a04:	4642      	mov	r2, r8
  401a06:	464b      	mov	r3, r9
  401a08:	2000      	movs	r0, #0
  401a0a:	4682      	mov	sl, r0
  401a0c:	468b      	mov	fp, r1
  401a0e:	f000 fabd 	bl	401f8c <__aeabi_dsub>
  401a12:	4602      	mov	r2, r0
  401a14:	460b      	mov	r3, r1
  401a16:	4630      	mov	r0, r6
  401a18:	4639      	mov	r1, r7
  401a1a:	f000 fab7 	bl	401f8c <__aeabi_dsub>
  401a1e:	4680      	mov	r8, r0
  401a20:	4689      	mov	r9, r1
  401a22:	e5d4      	b.n	4015ce <__ieee754_pow+0x53e>
  401a24:	4642      	mov	r2, r8
  401a26:	464b      	mov	r3, r9
  401a28:	2000      	movs	r0, #0
  401a2a:	4938      	ldr	r1, [pc, #224]	; (401b0c <__ieee754_pow+0xa7c>)
  401a2c:	f000 fd8c 	bl	402548 <__aeabi_ddiv>
  401a30:	f7ff bb70 	b.w	401114 <__ieee754_pow+0x84>
  401a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a38:	a32d      	add	r3, pc, #180	; (adr r3, 401af0 <__ieee754_pow+0xa60>)
  401a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a3e:	f000 fc59 	bl	4022f4 <__aeabi_dmul>
  401a42:	a32b      	add	r3, pc, #172	; (adr r3, 401af0 <__ieee754_pow+0xa60>)
  401a44:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a48:	f000 fc54 	bl	4022f4 <__aeabi_dmul>
  401a4c:	f7ff bb62 	b.w	401114 <__ieee754_pow+0x84>
  401a50:	f1be 0f00 	cmp.w	lr, #0
  401a54:	f47f ab69 	bne.w	40112a <__ieee754_pow+0x9a>
  401a58:	f1c3 0314 	rsb	r3, r3, #20
  401a5c:	fa47 f203 	asr.w	r2, r7, r3
  401a60:	fa02 f303 	lsl.w	r3, r2, r3
  401a64:	429f      	cmp	r7, r3
  401a66:	d02a      	beq.n	401abe <__ieee754_pow+0xa2e>
  401a68:	4674      	mov	r4, lr
  401a6a:	f7ff bb36 	b.w	4010da <__ieee754_pow+0x4a>
  401a6e:	4b29      	ldr	r3, [pc, #164]	; (401b14 <__ieee754_pow+0xa84>)
  401a70:	4598      	cmp	r8, r3
  401a72:	f73f ae0e 	bgt.w	401692 <__ieee754_pow+0x602>
  401a76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a7a:	4692      	mov	sl, r2
  401a7c:	4693      	mov	fp, r2
  401a7e:	e638      	b.n	4016f2 <__ieee754_pow+0x662>
  401a80:	4602      	mov	r2, r0
  401a82:	460b      	mov	r3, r1
  401a84:	f000 fa82 	bl	401f8c <__aeabi_dsub>
  401a88:	4602      	mov	r2, r0
  401a8a:	460b      	mov	r3, r1
  401a8c:	f000 fd5c 	bl	402548 <__aeabi_ddiv>
  401a90:	f7ff bb40 	b.w	401114 <__ieee754_pow+0x84>
  401a94:	a318      	add	r3, pc, #96	; (adr r3, 401af8 <__ieee754_pow+0xa68>)
  401a96:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a9a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401a9e:	a318      	add	r3, pc, #96	; (adr r3, 401b00 <__ieee754_pow+0xa70>)
  401aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401aa4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401aa8:	4b1b      	ldr	r3, [pc, #108]	; (401b18 <__ieee754_pow+0xa88>)
  401aaa:	2200      	movs	r2, #0
  401aac:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  401ab0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401ab4:	e401      	b.n	4012ba <__ieee754_pow+0x22a>
  401ab6:	465a      	mov	r2, fp
  401ab8:	f000 f9de 	bl	401e78 <scalbn>
  401abc:	e6c9      	b.n	401852 <__ieee754_pow+0x7c2>
  401abe:	f002 0201 	and.w	r2, r2, #1
  401ac2:	f1c2 0402 	rsb	r4, r2, #2
  401ac6:	f7ff bb08 	b.w	4010da <__ieee754_pow+0x4a>
  401aca:	bf00      	nop
  401acc:	f3af 8000 	nop.w
  401ad0:	60000000 	.word	0x60000000
  401ad4:	3ff71547 	.word	0x3ff71547
  401ad8:	f85ddf44 	.word	0xf85ddf44
  401adc:	3e54ae0b 	.word	0x3e54ae0b
  401ae0:	55555555 	.word	0x55555555
  401ae4:	3fd55555 	.word	0x3fd55555
  401ae8:	652b82fe 	.word	0x652b82fe
  401aec:	3ff71547 	.word	0x3ff71547
  401af0:	8800759c 	.word	0x8800759c
  401af4:	7e37e43c 	.word	0x7e37e43c
  401af8:	40000000 	.word	0x40000000
  401afc:	3fe2b803 	.word	0x3fe2b803
  401b00:	43cfd006 	.word	0x43cfd006
  401b04:	3e4cfdeb 	.word	0x3e4cfdeb
  401b08:	3feffffe 	.word	0x3feffffe
  401b0c:	3ff00000 	.word	0x3ff00000
  401b10:	3fd00000 	.word	0x3fd00000
  401b14:	3fe00000 	.word	0x3fe00000
  401b18:	3ff80000 	.word	0x3ff80000

00401b1c <__ieee754_sqrt>:
  401b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b20:	4f5b      	ldr	r7, [pc, #364]	; (401c90 <__ieee754_sqrt+0x174>)
  401b22:	438f      	bics	r7, r1
  401b24:	4605      	mov	r5, r0
  401b26:	460c      	mov	r4, r1
  401b28:	f000 8092 	beq.w	401c50 <__ieee754_sqrt+0x134>
  401b2c:	2900      	cmp	r1, #0
  401b2e:	460b      	mov	r3, r1
  401b30:	4602      	mov	r2, r0
  401b32:	dd6f      	ble.n	401c14 <__ieee754_sqrt+0xf8>
  401b34:	150f      	asrs	r7, r1, #20
  401b36:	d07b      	beq.n	401c30 <__ieee754_sqrt+0x114>
  401b38:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  401b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401b40:	07f8      	lsls	r0, r7, #31
  401b42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401b46:	d45c      	bmi.n	401c02 <__ieee754_sqrt+0xe6>
  401b48:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  401b4c:	2600      	movs	r6, #0
  401b4e:	440b      	add	r3, r1
  401b50:	107f      	asrs	r7, r7, #1
  401b52:	0052      	lsls	r2, r2, #1
  401b54:	46b6      	mov	lr, r6
  401b56:	2016      	movs	r0, #22
  401b58:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401b5c:	eb0e 0401 	add.w	r4, lr, r1
  401b60:	429c      	cmp	r4, r3
  401b62:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  401b66:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401b6a:	dc03      	bgt.n	401b74 <__ieee754_sqrt+0x58>
  401b6c:	1b1b      	subs	r3, r3, r4
  401b6e:	eb04 0e01 	add.w	lr, r4, r1
  401b72:	440e      	add	r6, r1
  401b74:	3801      	subs	r0, #1
  401b76:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  401b7a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401b7e:	d1ed      	bne.n	401b5c <__ieee754_sqrt+0x40>
  401b80:	4684      	mov	ip, r0
  401b82:	2420      	movs	r4, #32
  401b84:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401b88:	e009      	b.n	401b9e <__ieee754_sqrt+0x82>
  401b8a:	d020      	beq.n	401bce <__ieee754_sqrt+0xb2>
  401b8c:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  401b90:	3c01      	subs	r4, #1
  401b92:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401b96:	442b      	add	r3, r5
  401b98:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401b9c:	d020      	beq.n	401be0 <__ieee754_sqrt+0xc4>
  401b9e:	4573      	cmp	r3, lr
  401ba0:	eb01 050c 	add.w	r5, r1, ip
  401ba4:	ddf1      	ble.n	401b8a <__ieee754_sqrt+0x6e>
  401ba6:	2d00      	cmp	r5, #0
  401ba8:	eb05 0c01 	add.w	ip, r5, r1
  401bac:	db09      	blt.n	401bc2 <__ieee754_sqrt+0xa6>
  401bae:	46f0      	mov	r8, lr
  401bb0:	4295      	cmp	r5, r2
  401bb2:	eba3 030e 	sub.w	r3, r3, lr
  401bb6:	d900      	bls.n	401bba <__ieee754_sqrt+0x9e>
  401bb8:	3b01      	subs	r3, #1
  401bba:	1b52      	subs	r2, r2, r5
  401bbc:	4408      	add	r0, r1
  401bbe:	46c6      	mov	lr, r8
  401bc0:	e7e4      	b.n	401b8c <__ieee754_sqrt+0x70>
  401bc2:	f1bc 0f00 	cmp.w	ip, #0
  401bc6:	dbf2      	blt.n	401bae <__ieee754_sqrt+0x92>
  401bc8:	f10e 0801 	add.w	r8, lr, #1
  401bcc:	e7f0      	b.n	401bb0 <__ieee754_sqrt+0x94>
  401bce:	4295      	cmp	r5, r2
  401bd0:	d8dc      	bhi.n	401b8c <__ieee754_sqrt+0x70>
  401bd2:	2d00      	cmp	r5, #0
  401bd4:	eb05 0c01 	add.w	ip, r5, r1
  401bd8:	db44      	blt.n	401c64 <__ieee754_sqrt+0x148>
  401bda:	4698      	mov	r8, r3
  401bdc:	2300      	movs	r3, #0
  401bde:	e7ec      	b.n	401bba <__ieee754_sqrt+0x9e>
  401be0:	4313      	orrs	r3, r2
  401be2:	d113      	bne.n	401c0c <__ieee754_sqrt+0xf0>
  401be4:	0840      	lsrs	r0, r0, #1
  401be6:	1073      	asrs	r3, r6, #1
  401be8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  401bec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401bf0:	07f2      	lsls	r2, r6, #31
  401bf2:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  401bf6:	bf48      	it	mi
  401bf8:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  401bfc:	4649      	mov	r1, r9
  401bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c02:	005b      	lsls	r3, r3, #1
  401c04:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  401c08:	0052      	lsls	r2, r2, #1
  401c0a:	e79d      	b.n	401b48 <__ieee754_sqrt+0x2c>
  401c0c:	1c41      	adds	r1, r0, #1
  401c0e:	d02d      	beq.n	401c6c <__ieee754_sqrt+0x150>
  401c10:	3001      	adds	r0, #1
  401c12:	e7e7      	b.n	401be4 <__ieee754_sqrt+0xc8>
  401c14:	4606      	mov	r6, r0
  401c16:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401c1a:	433e      	orrs	r6, r7
  401c1c:	d0ef      	beq.n	401bfe <__ieee754_sqrt+0xe2>
  401c1e:	bb69      	cbnz	r1, 401c7c <__ieee754_sqrt+0x160>
  401c20:	460f      	mov	r7, r1
  401c22:	0ad3      	lsrs	r3, r2, #11
  401c24:	3f15      	subs	r7, #21
  401c26:	0552      	lsls	r2, r2, #21
  401c28:	2b00      	cmp	r3, #0
  401c2a:	d0fa      	beq.n	401c22 <__ieee754_sqrt+0x106>
  401c2c:	02de      	lsls	r6, r3, #11
  401c2e:	d420      	bmi.n	401c72 <__ieee754_sqrt+0x156>
  401c30:	2400      	movs	r4, #0
  401c32:	e000      	b.n	401c36 <__ieee754_sqrt+0x11a>
  401c34:	4604      	mov	r4, r0
  401c36:	005b      	lsls	r3, r3, #1
  401c38:	02dd      	lsls	r5, r3, #11
  401c3a:	f104 0001 	add.w	r0, r4, #1
  401c3e:	d5f9      	bpl.n	401c34 <__ieee754_sqrt+0x118>
  401c40:	f1c0 0120 	rsb	r1, r0, #32
  401c44:	fa22 f101 	lsr.w	r1, r2, r1
  401c48:	430b      	orrs	r3, r1
  401c4a:	1b3f      	subs	r7, r7, r4
  401c4c:	4082      	lsls	r2, r0
  401c4e:	e773      	b.n	401b38 <__ieee754_sqrt+0x1c>
  401c50:	4602      	mov	r2, r0
  401c52:	460b      	mov	r3, r1
  401c54:	f000 fb4e 	bl	4022f4 <__aeabi_dmul>
  401c58:	462a      	mov	r2, r5
  401c5a:	4623      	mov	r3, r4
  401c5c:	f000 f998 	bl	401f90 <__adddf3>
  401c60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c64:	f1bc 0f00 	cmp.w	ip, #0
  401c68:	daae      	bge.n	401bc8 <__ieee754_sqrt+0xac>
  401c6a:	e7b6      	b.n	401bda <__ieee754_sqrt+0xbe>
  401c6c:	3601      	adds	r6, #1
  401c6e:	4620      	mov	r0, r4
  401c70:	e7b9      	b.n	401be6 <__ieee754_sqrt+0xca>
  401c72:	2000      	movs	r0, #0
  401c74:	2120      	movs	r1, #32
  401c76:	f04f 34ff 	mov.w	r4, #4294967295
  401c7a:	e7e3      	b.n	401c44 <__ieee754_sqrt+0x128>
  401c7c:	4602      	mov	r2, r0
  401c7e:	460b      	mov	r3, r1
  401c80:	f000 f984 	bl	401f8c <__aeabi_dsub>
  401c84:	4602      	mov	r2, r0
  401c86:	460b      	mov	r3, r1
  401c88:	f000 fc5e 	bl	402548 <__aeabi_ddiv>
  401c8c:	e7b7      	b.n	401bfe <__ieee754_sqrt+0xe2>
  401c8e:	bf00      	nop
  401c90:	7ff00000 	.word	0x7ff00000

00401c94 <__ieee754_sqrtf>:
  401c94:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  401c98:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  401c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401c9e:	4604      	mov	r4, r0
  401ca0:	d22e      	bcs.n	401d00 <__ieee754_sqrtf+0x6c>
  401ca2:	b362      	cbz	r2, 401cfe <__ieee754_sqrtf+0x6a>
  401ca4:	2800      	cmp	r0, #0
  401ca6:	4603      	mov	r3, r0
  401ca8:	db3d      	blt.n	401d26 <__ieee754_sqrtf+0x92>
  401caa:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  401cae:	ea4f 50e0 	mov.w	r0, r0, asr #23
  401cb2:	d32c      	bcc.n	401d0e <__ieee754_sqrtf+0x7a>
  401cb4:	387f      	subs	r0, #127	; 0x7f
  401cb6:	f3c3 0316 	ubfx	r3, r3, #0, #23
  401cba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401cbe:	07c2      	lsls	r2, r0, #31
  401cc0:	bf48      	it	mi
  401cc2:	005b      	lslmi	r3, r3, #1
  401cc4:	2600      	movs	r6, #0
  401cc6:	1047      	asrs	r7, r0, #1
  401cc8:	005b      	lsls	r3, r3, #1
  401cca:	4631      	mov	r1, r6
  401ccc:	2419      	movs	r4, #25
  401cce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401cd2:	188d      	adds	r5, r1, r2
  401cd4:	429d      	cmp	r5, r3
  401cd6:	dc02      	bgt.n	401cde <__ieee754_sqrtf+0x4a>
  401cd8:	1b5b      	subs	r3, r3, r5
  401cda:	18a9      	adds	r1, r5, r2
  401cdc:	4416      	add	r6, r2
  401cde:	3c01      	subs	r4, #1
  401ce0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401ce4:	ea4f 0252 	mov.w	r2, r2, lsr #1
  401ce8:	d1f3      	bne.n	401cd2 <__ieee754_sqrtf+0x3e>
  401cea:	b113      	cbz	r3, 401cf2 <__ieee754_sqrtf+0x5e>
  401cec:	3601      	adds	r6, #1
  401cee:	f026 0601 	bic.w	r6, r6, #1
  401cf2:	1070      	asrs	r0, r6, #1
  401cf4:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  401cf8:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  401cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d00:	4601      	mov	r1, r0
  401d02:	f000 ff25 	bl	402b50 <__aeabi_fmul>
  401d06:	4621      	mov	r1, r4
  401d08:	f000 fe1a 	bl	402940 <__addsf3>
  401d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d0e:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  401d12:	d001      	beq.n	401d18 <__ieee754_sqrtf+0x84>
  401d14:	e00e      	b.n	401d34 <__ieee754_sqrtf+0xa0>
  401d16:	460a      	mov	r2, r1
  401d18:	005b      	lsls	r3, r3, #1
  401d1a:	021c      	lsls	r4, r3, #8
  401d1c:	f102 0101 	add.w	r1, r2, #1
  401d20:	d5f9      	bpl.n	401d16 <__ieee754_sqrtf+0x82>
  401d22:	1a80      	subs	r0, r0, r2
  401d24:	e7c6      	b.n	401cb4 <__ieee754_sqrtf+0x20>
  401d26:	4601      	mov	r1, r0
  401d28:	f000 fe08 	bl	40293c <__aeabi_fsub>
  401d2c:	4601      	mov	r1, r0
  401d2e:	f000 ffc3 	bl	402cb8 <__aeabi_fdiv>
  401d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d34:	f04f 32ff 	mov.w	r2, #4294967295
  401d38:	e7f3      	b.n	401d22 <__ieee754_sqrtf+0x8e>
  401d3a:	bf00      	nop

00401d3c <fabs>:
  401d3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d40:	4770      	bx	lr
  401d42:	bf00      	nop

00401d44 <finite>:
  401d44:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  401d48:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  401d4c:	0fc0      	lsrs	r0, r0, #31
  401d4e:	4770      	bx	lr

00401d50 <matherr>:
  401d50:	2000      	movs	r0, #0
  401d52:	4770      	bx	lr

00401d54 <nan>:
  401d54:	2000      	movs	r0, #0
  401d56:	4901      	ldr	r1, [pc, #4]	; (401d5c <nan+0x8>)
  401d58:	4770      	bx	lr
  401d5a:	bf00      	nop
  401d5c:	7ff80000 	.word	0x7ff80000

00401d60 <rint>:
  401d60:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d62:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  401d66:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  401d6a:	2e13      	cmp	r6, #19
  401d6c:	b083      	sub	sp, #12
  401d6e:	4602      	mov	r2, r0
  401d70:	460b      	mov	r3, r1
  401d72:	460c      	mov	r4, r1
  401d74:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  401d78:	4607      	mov	r7, r0
  401d7a:	dc2e      	bgt.n	401dda <rint+0x7a>
  401d7c:	2e00      	cmp	r6, #0
  401d7e:	db49      	blt.n	401e14 <rint+0xb4>
  401d80:	493a      	ldr	r1, [pc, #232]	; (401e6c <rint+0x10c>)
  401d82:	4131      	asrs	r1, r6
  401d84:	ea03 0001 	and.w	r0, r3, r1
  401d88:	4310      	orrs	r0, r2
  401d8a:	d02b      	beq.n	401de4 <rint+0x84>
  401d8c:	0849      	lsrs	r1, r1, #1
  401d8e:	400b      	ands	r3, r1
  401d90:	ea53 0702 	orrs.w	r7, r3, r2
  401d94:	d00c      	beq.n	401db0 <rint+0x50>
  401d96:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401d9a:	2e13      	cmp	r6, #19
  401d9c:	ea24 0101 	bic.w	r1, r4, r1
  401da0:	fa43 f406 	asr.w	r4, r3, r6
  401da4:	ea44 0401 	orr.w	r4, r4, r1
  401da8:	bf0c      	ite	eq
  401daa:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  401dae:	2700      	movne	r7, #0
  401db0:	4b2f      	ldr	r3, [pc, #188]	; (401e70 <rint+0x110>)
  401db2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  401db6:	4621      	mov	r1, r4
  401db8:	e9d5 4500 	ldrd	r4, r5, [r5]
  401dbc:	4638      	mov	r0, r7
  401dbe:	4622      	mov	r2, r4
  401dc0:	462b      	mov	r3, r5
  401dc2:	f000 f8e5 	bl	401f90 <__adddf3>
  401dc6:	e9cd 0100 	strd	r0, r1, [sp]
  401dca:	4622      	mov	r2, r4
  401dcc:	462b      	mov	r3, r5
  401dce:	e9dd 0100 	ldrd	r0, r1, [sp]
  401dd2:	f000 f8db 	bl	401f8c <__aeabi_dsub>
  401dd6:	b003      	add	sp, #12
  401dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dda:	2e33      	cmp	r6, #51	; 0x33
  401ddc:	dd06      	ble.n	401dec <rint+0x8c>
  401dde:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  401de2:	d040      	beq.n	401e66 <rint+0x106>
  401de4:	4610      	mov	r0, r2
  401de6:	4619      	mov	r1, r3
  401de8:	b003      	add	sp, #12
  401dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401dec:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  401df0:	f04f 31ff 	mov.w	r1, #4294967295
  401df4:	fa21 f10e 	lsr.w	r1, r1, lr
  401df8:	4208      	tst	r0, r1
  401dfa:	d0f3      	beq.n	401de4 <rint+0x84>
  401dfc:	0849      	lsrs	r1, r1, #1
  401dfe:	4208      	tst	r0, r1
  401e00:	d0d6      	beq.n	401db0 <rint+0x50>
  401e02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401e06:	ea20 0101 	bic.w	r1, r0, r1
  401e0a:	fa43 fe0e 	asr.w	lr, r3, lr
  401e0e:	ea4e 0701 	orr.w	r7, lr, r1
  401e12:	e7cd      	b.n	401db0 <rint+0x50>
  401e14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401e18:	4301      	orrs	r1, r0
  401e1a:	d0e3      	beq.n	401de4 <rint+0x84>
  401e1c:	f3c3 0113 	ubfx	r1, r3, #0, #20
  401e20:	4e13      	ldr	r6, [pc, #76]	; (401e70 <rint+0x110>)
  401e22:	4301      	orrs	r1, r0
  401e24:	f1c1 0c00 	rsb	ip, r1, #0
  401e28:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  401e2c:	e9d6 6700 	ldrd	r6, r7, [r6]
  401e30:	ea4c 0c01 	orr.w	ip, ip, r1
  401e34:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  401e38:	0c5c      	lsrs	r4, r3, #17
  401e3a:	0464      	lsls	r4, r4, #17
  401e3c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  401e40:	ea43 0104 	orr.w	r1, r3, r4
  401e44:	4632      	mov	r2, r6
  401e46:	463b      	mov	r3, r7
  401e48:	f000 f8a2 	bl	401f90 <__adddf3>
  401e4c:	e9cd 0100 	strd	r0, r1, [sp]
  401e50:	4632      	mov	r2, r6
  401e52:	463b      	mov	r3, r7
  401e54:	e9dd 0100 	ldrd	r0, r1, [sp]
  401e58:	f000 f898 	bl	401f8c <__aeabi_dsub>
  401e5c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  401e60:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  401e64:	e7c0      	b.n	401de8 <rint+0x88>
  401e66:	f000 f893 	bl	401f90 <__adddf3>
  401e6a:	e7bd      	b.n	401de8 <rint+0x88>
  401e6c:	000fffff 	.word	0x000fffff
  401e70:	00403170 	.word	0x00403170
  401e74:	00000000 	.word	0x00000000

00401e78 <scalbn>:
  401e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401e7e:	4604      	mov	r4, r0
  401e80:	460d      	mov	r5, r1
  401e82:	460b      	mov	r3, r1
  401e84:	4617      	mov	r7, r2
  401e86:	bb0e      	cbnz	r6, 401ecc <scalbn+0x54>
  401e88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401e8c:	4303      	orrs	r3, r0
  401e8e:	4686      	mov	lr, r0
  401e90:	d025      	beq.n	401ede <scalbn+0x66>
  401e92:	2200      	movs	r2, #0
  401e94:	4b34      	ldr	r3, [pc, #208]	; (401f68 <scalbn+0xf0>)
  401e96:	f000 fa2d 	bl	4022f4 <__aeabi_dmul>
  401e9a:	4a34      	ldr	r2, [pc, #208]	; (401f6c <scalbn+0xf4>)
  401e9c:	4297      	cmp	r7, r2
  401e9e:	4604      	mov	r4, r0
  401ea0:	460d      	mov	r5, r1
  401ea2:	460b      	mov	r3, r1
  401ea4:	db2a      	blt.n	401efc <scalbn+0x84>
  401ea6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401eaa:	3e36      	subs	r6, #54	; 0x36
  401eac:	443e      	add	r6, r7
  401eae:	f240 72fe 	movw	r2, #2046	; 0x7fe
  401eb2:	4296      	cmp	r6, r2
  401eb4:	dc28      	bgt.n	401f08 <scalbn+0x90>
  401eb6:	2e00      	cmp	r6, #0
  401eb8:	dd12      	ble.n	401ee0 <scalbn+0x68>
  401eba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401ebe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401ec2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401ec6:	4620      	mov	r0, r4
  401ec8:	4629      	mov	r1, r5
  401eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ecc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  401ed0:	4296      	cmp	r6, r2
  401ed2:	d1eb      	bne.n	401eac <scalbn+0x34>
  401ed4:	4602      	mov	r2, r0
  401ed6:	460b      	mov	r3, r1
  401ed8:	f000 f85a 	bl	401f90 <__adddf3>
  401edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ee0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  401ee4:	da1d      	bge.n	401f22 <scalbn+0xaa>
  401ee6:	f24c 3350 	movw	r3, #50000	; 0xc350
  401eea:	429f      	cmp	r7, r3
  401eec:	4622      	mov	r2, r4
  401eee:	462b      	mov	r3, r5
  401ef0:	dc25      	bgt.n	401f3e <scalbn+0xc6>
  401ef2:	a119      	add	r1, pc, #100	; (adr r1, 401f58 <scalbn+0xe0>)
  401ef4:	e9d1 0100 	ldrd	r0, r1, [r1]
  401ef8:	f000 f83c 	bl	401f74 <copysign>
  401efc:	a316      	add	r3, pc, #88	; (adr r3, 401f58 <scalbn+0xe0>)
  401efe:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f02:	f000 f9f7 	bl	4022f4 <__aeabi_dmul>
  401f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f08:	4622      	mov	r2, r4
  401f0a:	462b      	mov	r3, r5
  401f0c:	a114      	add	r1, pc, #80	; (adr r1, 401f60 <scalbn+0xe8>)
  401f0e:	e9d1 0100 	ldrd	r0, r1, [r1]
  401f12:	f000 f82f 	bl	401f74 <copysign>
  401f16:	a312      	add	r3, pc, #72	; (adr r3, 401f60 <scalbn+0xe8>)
  401f18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f1c:	f000 f9ea 	bl	4022f4 <__aeabi_dmul>
  401f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401f26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401f2a:	3636      	adds	r6, #54	; 0x36
  401f2c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401f30:	4620      	mov	r0, r4
  401f32:	4629      	mov	r1, r5
  401f34:	2200      	movs	r2, #0
  401f36:	4b0e      	ldr	r3, [pc, #56]	; (401f70 <scalbn+0xf8>)
  401f38:	f000 f9dc 	bl	4022f4 <__aeabi_dmul>
  401f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f3e:	a108      	add	r1, pc, #32	; (adr r1, 401f60 <scalbn+0xe8>)
  401f40:	e9d1 0100 	ldrd	r0, r1, [r1]
  401f44:	f000 f816 	bl	401f74 <copysign>
  401f48:	a305      	add	r3, pc, #20	; (adr r3, 401f60 <scalbn+0xe8>)
  401f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f4e:	f000 f9d1 	bl	4022f4 <__aeabi_dmul>
  401f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f54:	f3af 8000 	nop.w
  401f58:	c2f8f359 	.word	0xc2f8f359
  401f5c:	01a56e1f 	.word	0x01a56e1f
  401f60:	8800759c 	.word	0x8800759c
  401f64:	7e37e43c 	.word	0x7e37e43c
  401f68:	43500000 	.word	0x43500000
  401f6c:	ffff3cb0 	.word	0xffff3cb0
  401f70:	3c900000 	.word	0x3c900000

00401f74 <copysign>:
  401f74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  401f78:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  401f7c:	ea42 0103 	orr.w	r1, r2, r3
  401f80:	4770      	bx	lr
  401f82:	bf00      	nop

00401f84 <__aeabi_drsub>:
  401f84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401f88:	e002      	b.n	401f90 <__adddf3>
  401f8a:	bf00      	nop

00401f8c <__aeabi_dsub>:
  401f8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401f90 <__adddf3>:
  401f90:	b530      	push	{r4, r5, lr}
  401f92:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401f96:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401f9a:	ea94 0f05 	teq	r4, r5
  401f9e:	bf08      	it	eq
  401fa0:	ea90 0f02 	teqeq	r0, r2
  401fa4:	bf1f      	itttt	ne
  401fa6:	ea54 0c00 	orrsne.w	ip, r4, r0
  401faa:	ea55 0c02 	orrsne.w	ip, r5, r2
  401fae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401fb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401fb6:	f000 80e2 	beq.w	40217e <__adddf3+0x1ee>
  401fba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401fbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401fc2:	bfb8      	it	lt
  401fc4:	426d      	neglt	r5, r5
  401fc6:	dd0c      	ble.n	401fe2 <__adddf3+0x52>
  401fc8:	442c      	add	r4, r5
  401fca:	ea80 0202 	eor.w	r2, r0, r2
  401fce:	ea81 0303 	eor.w	r3, r1, r3
  401fd2:	ea82 0000 	eor.w	r0, r2, r0
  401fd6:	ea83 0101 	eor.w	r1, r3, r1
  401fda:	ea80 0202 	eor.w	r2, r0, r2
  401fde:	ea81 0303 	eor.w	r3, r1, r3
  401fe2:	2d36      	cmp	r5, #54	; 0x36
  401fe4:	bf88      	it	hi
  401fe6:	bd30      	pophi	{r4, r5, pc}
  401fe8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401fec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ff0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401ff4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401ff8:	d002      	beq.n	402000 <__adddf3+0x70>
  401ffa:	4240      	negs	r0, r0
  401ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402000:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402004:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402008:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40200c:	d002      	beq.n	402014 <__adddf3+0x84>
  40200e:	4252      	negs	r2, r2
  402010:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402014:	ea94 0f05 	teq	r4, r5
  402018:	f000 80a7 	beq.w	40216a <__adddf3+0x1da>
  40201c:	f1a4 0401 	sub.w	r4, r4, #1
  402020:	f1d5 0e20 	rsbs	lr, r5, #32
  402024:	db0d      	blt.n	402042 <__adddf3+0xb2>
  402026:	fa02 fc0e 	lsl.w	ip, r2, lr
  40202a:	fa22 f205 	lsr.w	r2, r2, r5
  40202e:	1880      	adds	r0, r0, r2
  402030:	f141 0100 	adc.w	r1, r1, #0
  402034:	fa03 f20e 	lsl.w	r2, r3, lr
  402038:	1880      	adds	r0, r0, r2
  40203a:	fa43 f305 	asr.w	r3, r3, r5
  40203e:	4159      	adcs	r1, r3
  402040:	e00e      	b.n	402060 <__adddf3+0xd0>
  402042:	f1a5 0520 	sub.w	r5, r5, #32
  402046:	f10e 0e20 	add.w	lr, lr, #32
  40204a:	2a01      	cmp	r2, #1
  40204c:	fa03 fc0e 	lsl.w	ip, r3, lr
  402050:	bf28      	it	cs
  402052:	f04c 0c02 	orrcs.w	ip, ip, #2
  402056:	fa43 f305 	asr.w	r3, r3, r5
  40205a:	18c0      	adds	r0, r0, r3
  40205c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402060:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402064:	d507      	bpl.n	402076 <__adddf3+0xe6>
  402066:	f04f 0e00 	mov.w	lr, #0
  40206a:	f1dc 0c00 	rsbs	ip, ip, #0
  40206e:	eb7e 0000 	sbcs.w	r0, lr, r0
  402072:	eb6e 0101 	sbc.w	r1, lr, r1
  402076:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40207a:	d31b      	bcc.n	4020b4 <__adddf3+0x124>
  40207c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402080:	d30c      	bcc.n	40209c <__adddf3+0x10c>
  402082:	0849      	lsrs	r1, r1, #1
  402084:	ea5f 0030 	movs.w	r0, r0, rrx
  402088:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40208c:	f104 0401 	add.w	r4, r4, #1
  402090:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402094:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402098:	f080 809a 	bcs.w	4021d0 <__adddf3+0x240>
  40209c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4020a0:	bf08      	it	eq
  4020a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4020a6:	f150 0000 	adcs.w	r0, r0, #0
  4020aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4020ae:	ea41 0105 	orr.w	r1, r1, r5
  4020b2:	bd30      	pop	{r4, r5, pc}
  4020b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4020b8:	4140      	adcs	r0, r0
  4020ba:	eb41 0101 	adc.w	r1, r1, r1
  4020be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4020c2:	f1a4 0401 	sub.w	r4, r4, #1
  4020c6:	d1e9      	bne.n	40209c <__adddf3+0x10c>
  4020c8:	f091 0f00 	teq	r1, #0
  4020cc:	bf04      	itt	eq
  4020ce:	4601      	moveq	r1, r0
  4020d0:	2000      	moveq	r0, #0
  4020d2:	fab1 f381 	clz	r3, r1
  4020d6:	bf08      	it	eq
  4020d8:	3320      	addeq	r3, #32
  4020da:	f1a3 030b 	sub.w	r3, r3, #11
  4020de:	f1b3 0220 	subs.w	r2, r3, #32
  4020e2:	da0c      	bge.n	4020fe <__adddf3+0x16e>
  4020e4:	320c      	adds	r2, #12
  4020e6:	dd08      	ble.n	4020fa <__adddf3+0x16a>
  4020e8:	f102 0c14 	add.w	ip, r2, #20
  4020ec:	f1c2 020c 	rsb	r2, r2, #12
  4020f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4020f4:	fa21 f102 	lsr.w	r1, r1, r2
  4020f8:	e00c      	b.n	402114 <__adddf3+0x184>
  4020fa:	f102 0214 	add.w	r2, r2, #20
  4020fe:	bfd8      	it	le
  402100:	f1c2 0c20 	rsble	ip, r2, #32
  402104:	fa01 f102 	lsl.w	r1, r1, r2
  402108:	fa20 fc0c 	lsr.w	ip, r0, ip
  40210c:	bfdc      	itt	le
  40210e:	ea41 010c 	orrle.w	r1, r1, ip
  402112:	4090      	lslle	r0, r2
  402114:	1ae4      	subs	r4, r4, r3
  402116:	bfa2      	ittt	ge
  402118:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40211c:	4329      	orrge	r1, r5
  40211e:	bd30      	popge	{r4, r5, pc}
  402120:	ea6f 0404 	mvn.w	r4, r4
  402124:	3c1f      	subs	r4, #31
  402126:	da1c      	bge.n	402162 <__adddf3+0x1d2>
  402128:	340c      	adds	r4, #12
  40212a:	dc0e      	bgt.n	40214a <__adddf3+0x1ba>
  40212c:	f104 0414 	add.w	r4, r4, #20
  402130:	f1c4 0220 	rsb	r2, r4, #32
  402134:	fa20 f004 	lsr.w	r0, r0, r4
  402138:	fa01 f302 	lsl.w	r3, r1, r2
  40213c:	ea40 0003 	orr.w	r0, r0, r3
  402140:	fa21 f304 	lsr.w	r3, r1, r4
  402144:	ea45 0103 	orr.w	r1, r5, r3
  402148:	bd30      	pop	{r4, r5, pc}
  40214a:	f1c4 040c 	rsb	r4, r4, #12
  40214e:	f1c4 0220 	rsb	r2, r4, #32
  402152:	fa20 f002 	lsr.w	r0, r0, r2
  402156:	fa01 f304 	lsl.w	r3, r1, r4
  40215a:	ea40 0003 	orr.w	r0, r0, r3
  40215e:	4629      	mov	r1, r5
  402160:	bd30      	pop	{r4, r5, pc}
  402162:	fa21 f004 	lsr.w	r0, r1, r4
  402166:	4629      	mov	r1, r5
  402168:	bd30      	pop	{r4, r5, pc}
  40216a:	f094 0f00 	teq	r4, #0
  40216e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402172:	bf06      	itte	eq
  402174:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402178:	3401      	addeq	r4, #1
  40217a:	3d01      	subne	r5, #1
  40217c:	e74e      	b.n	40201c <__adddf3+0x8c>
  40217e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402182:	bf18      	it	ne
  402184:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402188:	d029      	beq.n	4021de <__adddf3+0x24e>
  40218a:	ea94 0f05 	teq	r4, r5
  40218e:	bf08      	it	eq
  402190:	ea90 0f02 	teqeq	r0, r2
  402194:	d005      	beq.n	4021a2 <__adddf3+0x212>
  402196:	ea54 0c00 	orrs.w	ip, r4, r0
  40219a:	bf04      	itt	eq
  40219c:	4619      	moveq	r1, r3
  40219e:	4610      	moveq	r0, r2
  4021a0:	bd30      	pop	{r4, r5, pc}
  4021a2:	ea91 0f03 	teq	r1, r3
  4021a6:	bf1e      	ittt	ne
  4021a8:	2100      	movne	r1, #0
  4021aa:	2000      	movne	r0, #0
  4021ac:	bd30      	popne	{r4, r5, pc}
  4021ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4021b2:	d105      	bne.n	4021c0 <__adddf3+0x230>
  4021b4:	0040      	lsls	r0, r0, #1
  4021b6:	4149      	adcs	r1, r1
  4021b8:	bf28      	it	cs
  4021ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4021be:	bd30      	pop	{r4, r5, pc}
  4021c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4021c4:	bf3c      	itt	cc
  4021c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4021ca:	bd30      	popcc	{r4, r5, pc}
  4021cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4021d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4021d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4021d8:	f04f 0000 	mov.w	r0, #0
  4021dc:	bd30      	pop	{r4, r5, pc}
  4021de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4021e2:	bf1a      	itte	ne
  4021e4:	4619      	movne	r1, r3
  4021e6:	4610      	movne	r0, r2
  4021e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4021ec:	bf1c      	itt	ne
  4021ee:	460b      	movne	r3, r1
  4021f0:	4602      	movne	r2, r0
  4021f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021f6:	bf06      	itte	eq
  4021f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4021fc:	ea91 0f03 	teqeq	r1, r3
  402200:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402204:	bd30      	pop	{r4, r5, pc}
  402206:	bf00      	nop

00402208 <__aeabi_ui2d>:
  402208:	f090 0f00 	teq	r0, #0
  40220c:	bf04      	itt	eq
  40220e:	2100      	moveq	r1, #0
  402210:	4770      	bxeq	lr
  402212:	b530      	push	{r4, r5, lr}
  402214:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402218:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40221c:	f04f 0500 	mov.w	r5, #0
  402220:	f04f 0100 	mov.w	r1, #0
  402224:	e750      	b.n	4020c8 <__adddf3+0x138>
  402226:	bf00      	nop

00402228 <__aeabi_i2d>:
  402228:	f090 0f00 	teq	r0, #0
  40222c:	bf04      	itt	eq
  40222e:	2100      	moveq	r1, #0
  402230:	4770      	bxeq	lr
  402232:	b530      	push	{r4, r5, lr}
  402234:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402238:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40223c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402240:	bf48      	it	mi
  402242:	4240      	negmi	r0, r0
  402244:	f04f 0100 	mov.w	r1, #0
  402248:	e73e      	b.n	4020c8 <__adddf3+0x138>
  40224a:	bf00      	nop

0040224c <__aeabi_f2d>:
  40224c:	0042      	lsls	r2, r0, #1
  40224e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402252:	ea4f 0131 	mov.w	r1, r1, rrx
  402256:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40225a:	bf1f      	itttt	ne
  40225c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402260:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402264:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402268:	4770      	bxne	lr
  40226a:	f092 0f00 	teq	r2, #0
  40226e:	bf14      	ite	ne
  402270:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402274:	4770      	bxeq	lr
  402276:	b530      	push	{r4, r5, lr}
  402278:	f44f 7460 	mov.w	r4, #896	; 0x380
  40227c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402280:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402284:	e720      	b.n	4020c8 <__adddf3+0x138>
  402286:	bf00      	nop

00402288 <__aeabi_ul2d>:
  402288:	ea50 0201 	orrs.w	r2, r0, r1
  40228c:	bf08      	it	eq
  40228e:	4770      	bxeq	lr
  402290:	b530      	push	{r4, r5, lr}
  402292:	f04f 0500 	mov.w	r5, #0
  402296:	e00a      	b.n	4022ae <__aeabi_l2d+0x16>

00402298 <__aeabi_l2d>:
  402298:	ea50 0201 	orrs.w	r2, r0, r1
  40229c:	bf08      	it	eq
  40229e:	4770      	bxeq	lr
  4022a0:	b530      	push	{r4, r5, lr}
  4022a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4022a6:	d502      	bpl.n	4022ae <__aeabi_l2d+0x16>
  4022a8:	4240      	negs	r0, r0
  4022aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4022ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4022b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4022b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4022ba:	f43f aedc 	beq.w	402076 <__adddf3+0xe6>
  4022be:	f04f 0203 	mov.w	r2, #3
  4022c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4022c6:	bf18      	it	ne
  4022c8:	3203      	addne	r2, #3
  4022ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4022ce:	bf18      	it	ne
  4022d0:	3203      	addne	r2, #3
  4022d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4022d6:	f1c2 0320 	rsb	r3, r2, #32
  4022da:	fa00 fc03 	lsl.w	ip, r0, r3
  4022de:	fa20 f002 	lsr.w	r0, r0, r2
  4022e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4022e6:	ea40 000e 	orr.w	r0, r0, lr
  4022ea:	fa21 f102 	lsr.w	r1, r1, r2
  4022ee:	4414      	add	r4, r2
  4022f0:	e6c1      	b.n	402076 <__adddf3+0xe6>
  4022f2:	bf00      	nop

004022f4 <__aeabi_dmul>:
  4022f4:	b570      	push	{r4, r5, r6, lr}
  4022f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4022fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4022fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402302:	bf1d      	ittte	ne
  402304:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402308:	ea94 0f0c 	teqne	r4, ip
  40230c:	ea95 0f0c 	teqne	r5, ip
  402310:	f000 f8de 	bleq	4024d0 <__aeabi_dmul+0x1dc>
  402314:	442c      	add	r4, r5
  402316:	ea81 0603 	eor.w	r6, r1, r3
  40231a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40231e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402322:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402326:	bf18      	it	ne
  402328:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40232c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402330:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402334:	d038      	beq.n	4023a8 <__aeabi_dmul+0xb4>
  402336:	fba0 ce02 	umull	ip, lr, r0, r2
  40233a:	f04f 0500 	mov.w	r5, #0
  40233e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402342:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402346:	fbe0 e503 	umlal	lr, r5, r0, r3
  40234a:	f04f 0600 	mov.w	r6, #0
  40234e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402352:	f09c 0f00 	teq	ip, #0
  402356:	bf18      	it	ne
  402358:	f04e 0e01 	orrne.w	lr, lr, #1
  40235c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402360:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402364:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402368:	d204      	bcs.n	402374 <__aeabi_dmul+0x80>
  40236a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40236e:	416d      	adcs	r5, r5
  402370:	eb46 0606 	adc.w	r6, r6, r6
  402374:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402378:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40237c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402380:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402384:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402388:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40238c:	bf88      	it	hi
  40238e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402392:	d81e      	bhi.n	4023d2 <__aeabi_dmul+0xde>
  402394:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402398:	bf08      	it	eq
  40239a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40239e:	f150 0000 	adcs.w	r0, r0, #0
  4023a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4023a6:	bd70      	pop	{r4, r5, r6, pc}
  4023a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4023ac:	ea46 0101 	orr.w	r1, r6, r1
  4023b0:	ea40 0002 	orr.w	r0, r0, r2
  4023b4:	ea81 0103 	eor.w	r1, r1, r3
  4023b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4023bc:	bfc2      	ittt	gt
  4023be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4023c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4023c6:	bd70      	popgt	{r4, r5, r6, pc}
  4023c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023cc:	f04f 0e00 	mov.w	lr, #0
  4023d0:	3c01      	subs	r4, #1
  4023d2:	f300 80ab 	bgt.w	40252c <__aeabi_dmul+0x238>
  4023d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4023da:	bfde      	ittt	le
  4023dc:	2000      	movle	r0, #0
  4023de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4023e2:	bd70      	pople	{r4, r5, r6, pc}
  4023e4:	f1c4 0400 	rsb	r4, r4, #0
  4023e8:	3c20      	subs	r4, #32
  4023ea:	da35      	bge.n	402458 <__aeabi_dmul+0x164>
  4023ec:	340c      	adds	r4, #12
  4023ee:	dc1b      	bgt.n	402428 <__aeabi_dmul+0x134>
  4023f0:	f104 0414 	add.w	r4, r4, #20
  4023f4:	f1c4 0520 	rsb	r5, r4, #32
  4023f8:	fa00 f305 	lsl.w	r3, r0, r5
  4023fc:	fa20 f004 	lsr.w	r0, r0, r4
  402400:	fa01 f205 	lsl.w	r2, r1, r5
  402404:	ea40 0002 	orr.w	r0, r0, r2
  402408:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40240c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402414:	fa21 f604 	lsr.w	r6, r1, r4
  402418:	eb42 0106 	adc.w	r1, r2, r6
  40241c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402420:	bf08      	it	eq
  402422:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402426:	bd70      	pop	{r4, r5, r6, pc}
  402428:	f1c4 040c 	rsb	r4, r4, #12
  40242c:	f1c4 0520 	rsb	r5, r4, #32
  402430:	fa00 f304 	lsl.w	r3, r0, r4
  402434:	fa20 f005 	lsr.w	r0, r0, r5
  402438:	fa01 f204 	lsl.w	r2, r1, r4
  40243c:	ea40 0002 	orr.w	r0, r0, r2
  402440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402444:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402448:	f141 0100 	adc.w	r1, r1, #0
  40244c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402450:	bf08      	it	eq
  402452:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402456:	bd70      	pop	{r4, r5, r6, pc}
  402458:	f1c4 0520 	rsb	r5, r4, #32
  40245c:	fa00 f205 	lsl.w	r2, r0, r5
  402460:	ea4e 0e02 	orr.w	lr, lr, r2
  402464:	fa20 f304 	lsr.w	r3, r0, r4
  402468:	fa01 f205 	lsl.w	r2, r1, r5
  40246c:	ea43 0302 	orr.w	r3, r3, r2
  402470:	fa21 f004 	lsr.w	r0, r1, r4
  402474:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402478:	fa21 f204 	lsr.w	r2, r1, r4
  40247c:	ea20 0002 	bic.w	r0, r0, r2
  402480:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402484:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402488:	bf08      	it	eq
  40248a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40248e:	bd70      	pop	{r4, r5, r6, pc}
  402490:	f094 0f00 	teq	r4, #0
  402494:	d10f      	bne.n	4024b6 <__aeabi_dmul+0x1c2>
  402496:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40249a:	0040      	lsls	r0, r0, #1
  40249c:	eb41 0101 	adc.w	r1, r1, r1
  4024a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4024a4:	bf08      	it	eq
  4024a6:	3c01      	subeq	r4, #1
  4024a8:	d0f7      	beq.n	40249a <__aeabi_dmul+0x1a6>
  4024aa:	ea41 0106 	orr.w	r1, r1, r6
  4024ae:	f095 0f00 	teq	r5, #0
  4024b2:	bf18      	it	ne
  4024b4:	4770      	bxne	lr
  4024b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4024ba:	0052      	lsls	r2, r2, #1
  4024bc:	eb43 0303 	adc.w	r3, r3, r3
  4024c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4024c4:	bf08      	it	eq
  4024c6:	3d01      	subeq	r5, #1
  4024c8:	d0f7      	beq.n	4024ba <__aeabi_dmul+0x1c6>
  4024ca:	ea43 0306 	orr.w	r3, r3, r6
  4024ce:	4770      	bx	lr
  4024d0:	ea94 0f0c 	teq	r4, ip
  4024d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4024d8:	bf18      	it	ne
  4024da:	ea95 0f0c 	teqne	r5, ip
  4024de:	d00c      	beq.n	4024fa <__aeabi_dmul+0x206>
  4024e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024e4:	bf18      	it	ne
  4024e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024ea:	d1d1      	bne.n	402490 <__aeabi_dmul+0x19c>
  4024ec:	ea81 0103 	eor.w	r1, r1, r3
  4024f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4024f4:	f04f 0000 	mov.w	r0, #0
  4024f8:	bd70      	pop	{r4, r5, r6, pc}
  4024fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024fe:	bf06      	itte	eq
  402500:	4610      	moveq	r0, r2
  402502:	4619      	moveq	r1, r3
  402504:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402508:	d019      	beq.n	40253e <__aeabi_dmul+0x24a>
  40250a:	ea94 0f0c 	teq	r4, ip
  40250e:	d102      	bne.n	402516 <__aeabi_dmul+0x222>
  402510:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402514:	d113      	bne.n	40253e <__aeabi_dmul+0x24a>
  402516:	ea95 0f0c 	teq	r5, ip
  40251a:	d105      	bne.n	402528 <__aeabi_dmul+0x234>
  40251c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402520:	bf1c      	itt	ne
  402522:	4610      	movne	r0, r2
  402524:	4619      	movne	r1, r3
  402526:	d10a      	bne.n	40253e <__aeabi_dmul+0x24a>
  402528:	ea81 0103 	eor.w	r1, r1, r3
  40252c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402530:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402534:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402538:	f04f 0000 	mov.w	r0, #0
  40253c:	bd70      	pop	{r4, r5, r6, pc}
  40253e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402542:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402546:	bd70      	pop	{r4, r5, r6, pc}

00402548 <__aeabi_ddiv>:
  402548:	b570      	push	{r4, r5, r6, lr}
  40254a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40254e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402556:	bf1d      	ittte	ne
  402558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40255c:	ea94 0f0c 	teqne	r4, ip
  402560:	ea95 0f0c 	teqne	r5, ip
  402564:	f000 f8a7 	bleq	4026b6 <__aeabi_ddiv+0x16e>
  402568:	eba4 0405 	sub.w	r4, r4, r5
  40256c:	ea81 0e03 	eor.w	lr, r1, r3
  402570:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402574:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402578:	f000 8088 	beq.w	40268c <__aeabi_ddiv+0x144>
  40257c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402580:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402584:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402588:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40258c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402590:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402594:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402598:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40259c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4025a0:	429d      	cmp	r5, r3
  4025a2:	bf08      	it	eq
  4025a4:	4296      	cmpeq	r6, r2
  4025a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4025aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4025ae:	d202      	bcs.n	4025b6 <__aeabi_ddiv+0x6e>
  4025b0:	085b      	lsrs	r3, r3, #1
  4025b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4025b6:	1ab6      	subs	r6, r6, r2
  4025b8:	eb65 0503 	sbc.w	r5, r5, r3
  4025bc:	085b      	lsrs	r3, r3, #1
  4025be:	ea4f 0232 	mov.w	r2, r2, rrx
  4025c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4025c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4025ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4025ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025d2:	bf22      	ittt	cs
  4025d4:	1ab6      	subcs	r6, r6, r2
  4025d6:	4675      	movcs	r5, lr
  4025d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4025dc:	085b      	lsrs	r3, r3, #1
  4025de:	ea4f 0232 	mov.w	r2, r2, rrx
  4025e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4025e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025ea:	bf22      	ittt	cs
  4025ec:	1ab6      	subcs	r6, r6, r2
  4025ee:	4675      	movcs	r5, lr
  4025f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4025f4:	085b      	lsrs	r3, r3, #1
  4025f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4025fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4025fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  402602:	bf22      	ittt	cs
  402604:	1ab6      	subcs	r6, r6, r2
  402606:	4675      	movcs	r5, lr
  402608:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40260c:	085b      	lsrs	r3, r3, #1
  40260e:	ea4f 0232 	mov.w	r2, r2, rrx
  402612:	ebb6 0e02 	subs.w	lr, r6, r2
  402616:	eb75 0e03 	sbcs.w	lr, r5, r3
  40261a:	bf22      	ittt	cs
  40261c:	1ab6      	subcs	r6, r6, r2
  40261e:	4675      	movcs	r5, lr
  402620:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402624:	ea55 0e06 	orrs.w	lr, r5, r6
  402628:	d018      	beq.n	40265c <__aeabi_ddiv+0x114>
  40262a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40262e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402632:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40263a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40263e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402642:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402646:	d1c0      	bne.n	4025ca <__aeabi_ddiv+0x82>
  402648:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40264c:	d10b      	bne.n	402666 <__aeabi_ddiv+0x11e>
  40264e:	ea41 0100 	orr.w	r1, r1, r0
  402652:	f04f 0000 	mov.w	r0, #0
  402656:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40265a:	e7b6      	b.n	4025ca <__aeabi_ddiv+0x82>
  40265c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402660:	bf04      	itt	eq
  402662:	4301      	orreq	r1, r0
  402664:	2000      	moveq	r0, #0
  402666:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40266a:	bf88      	it	hi
  40266c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402670:	f63f aeaf 	bhi.w	4023d2 <__aeabi_dmul+0xde>
  402674:	ebb5 0c03 	subs.w	ip, r5, r3
  402678:	bf04      	itt	eq
  40267a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40267e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402682:	f150 0000 	adcs.w	r0, r0, #0
  402686:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40268a:	bd70      	pop	{r4, r5, r6, pc}
  40268c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402690:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402694:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402698:	bfc2      	ittt	gt
  40269a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40269e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4026a2:	bd70      	popgt	{r4, r5, r6, pc}
  4026a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4026a8:	f04f 0e00 	mov.w	lr, #0
  4026ac:	3c01      	subs	r4, #1
  4026ae:	e690      	b.n	4023d2 <__aeabi_dmul+0xde>
  4026b0:	ea45 0e06 	orr.w	lr, r5, r6
  4026b4:	e68d      	b.n	4023d2 <__aeabi_dmul+0xde>
  4026b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4026ba:	ea94 0f0c 	teq	r4, ip
  4026be:	bf08      	it	eq
  4026c0:	ea95 0f0c 	teqeq	r5, ip
  4026c4:	f43f af3b 	beq.w	40253e <__aeabi_dmul+0x24a>
  4026c8:	ea94 0f0c 	teq	r4, ip
  4026cc:	d10a      	bne.n	4026e4 <__aeabi_ddiv+0x19c>
  4026ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4026d2:	f47f af34 	bne.w	40253e <__aeabi_dmul+0x24a>
  4026d6:	ea95 0f0c 	teq	r5, ip
  4026da:	f47f af25 	bne.w	402528 <__aeabi_dmul+0x234>
  4026de:	4610      	mov	r0, r2
  4026e0:	4619      	mov	r1, r3
  4026e2:	e72c      	b.n	40253e <__aeabi_dmul+0x24a>
  4026e4:	ea95 0f0c 	teq	r5, ip
  4026e8:	d106      	bne.n	4026f8 <__aeabi_ddiv+0x1b0>
  4026ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4026ee:	f43f aefd 	beq.w	4024ec <__aeabi_dmul+0x1f8>
  4026f2:	4610      	mov	r0, r2
  4026f4:	4619      	mov	r1, r3
  4026f6:	e722      	b.n	40253e <__aeabi_dmul+0x24a>
  4026f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4026fc:	bf18      	it	ne
  4026fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402702:	f47f aec5 	bne.w	402490 <__aeabi_dmul+0x19c>
  402706:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40270a:	f47f af0d 	bne.w	402528 <__aeabi_dmul+0x234>
  40270e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402712:	f47f aeeb 	bne.w	4024ec <__aeabi_dmul+0x1f8>
  402716:	e712      	b.n	40253e <__aeabi_dmul+0x24a>

00402718 <__gedf2>:
  402718:	f04f 3cff 	mov.w	ip, #4294967295
  40271c:	e006      	b.n	40272c <__cmpdf2+0x4>
  40271e:	bf00      	nop

00402720 <__ledf2>:
  402720:	f04f 0c01 	mov.w	ip, #1
  402724:	e002      	b.n	40272c <__cmpdf2+0x4>
  402726:	bf00      	nop

00402728 <__cmpdf2>:
  402728:	f04f 0c01 	mov.w	ip, #1
  40272c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402730:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402734:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402738:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40273c:	bf18      	it	ne
  40273e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402742:	d01b      	beq.n	40277c <__cmpdf2+0x54>
  402744:	b001      	add	sp, #4
  402746:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40274a:	bf0c      	ite	eq
  40274c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402750:	ea91 0f03 	teqne	r1, r3
  402754:	bf02      	ittt	eq
  402756:	ea90 0f02 	teqeq	r0, r2
  40275a:	2000      	moveq	r0, #0
  40275c:	4770      	bxeq	lr
  40275e:	f110 0f00 	cmn.w	r0, #0
  402762:	ea91 0f03 	teq	r1, r3
  402766:	bf58      	it	pl
  402768:	4299      	cmppl	r1, r3
  40276a:	bf08      	it	eq
  40276c:	4290      	cmpeq	r0, r2
  40276e:	bf2c      	ite	cs
  402770:	17d8      	asrcs	r0, r3, #31
  402772:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402776:	f040 0001 	orr.w	r0, r0, #1
  40277a:	4770      	bx	lr
  40277c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402784:	d102      	bne.n	40278c <__cmpdf2+0x64>
  402786:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40278a:	d107      	bne.n	40279c <__cmpdf2+0x74>
  40278c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402790:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402794:	d1d6      	bne.n	402744 <__cmpdf2+0x1c>
  402796:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40279a:	d0d3      	beq.n	402744 <__cmpdf2+0x1c>
  40279c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4027a0:	4770      	bx	lr
  4027a2:	bf00      	nop

004027a4 <__aeabi_cdrcmple>:
  4027a4:	4684      	mov	ip, r0
  4027a6:	4610      	mov	r0, r2
  4027a8:	4662      	mov	r2, ip
  4027aa:	468c      	mov	ip, r1
  4027ac:	4619      	mov	r1, r3
  4027ae:	4663      	mov	r3, ip
  4027b0:	e000      	b.n	4027b4 <__aeabi_cdcmpeq>
  4027b2:	bf00      	nop

004027b4 <__aeabi_cdcmpeq>:
  4027b4:	b501      	push	{r0, lr}
  4027b6:	f7ff ffb7 	bl	402728 <__cmpdf2>
  4027ba:	2800      	cmp	r0, #0
  4027bc:	bf48      	it	mi
  4027be:	f110 0f00 	cmnmi.w	r0, #0
  4027c2:	bd01      	pop	{r0, pc}

004027c4 <__aeabi_dcmpeq>:
  4027c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027c8:	f7ff fff4 	bl	4027b4 <__aeabi_cdcmpeq>
  4027cc:	bf0c      	ite	eq
  4027ce:	2001      	moveq	r0, #1
  4027d0:	2000      	movne	r0, #0
  4027d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4027d6:	bf00      	nop

004027d8 <__aeabi_dcmplt>:
  4027d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027dc:	f7ff ffea 	bl	4027b4 <__aeabi_cdcmpeq>
  4027e0:	bf34      	ite	cc
  4027e2:	2001      	movcc	r0, #1
  4027e4:	2000      	movcs	r0, #0
  4027e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4027ea:	bf00      	nop

004027ec <__aeabi_dcmple>:
  4027ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027f0:	f7ff ffe0 	bl	4027b4 <__aeabi_cdcmpeq>
  4027f4:	bf94      	ite	ls
  4027f6:	2001      	movls	r0, #1
  4027f8:	2000      	movhi	r0, #0
  4027fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4027fe:	bf00      	nop

00402800 <__aeabi_dcmpge>:
  402800:	f84d ed08 	str.w	lr, [sp, #-8]!
  402804:	f7ff ffce 	bl	4027a4 <__aeabi_cdrcmple>
  402808:	bf94      	ite	ls
  40280a:	2001      	movls	r0, #1
  40280c:	2000      	movhi	r0, #0
  40280e:	f85d fb08 	ldr.w	pc, [sp], #8
  402812:	bf00      	nop

00402814 <__aeabi_dcmpgt>:
  402814:	f84d ed08 	str.w	lr, [sp, #-8]!
  402818:	f7ff ffc4 	bl	4027a4 <__aeabi_cdrcmple>
  40281c:	bf34      	ite	cc
  40281e:	2001      	movcc	r0, #1
  402820:	2000      	movcs	r0, #0
  402822:	f85d fb08 	ldr.w	pc, [sp], #8
  402826:	bf00      	nop

00402828 <__aeabi_dcmpun>:
  402828:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40282c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402830:	d102      	bne.n	402838 <__aeabi_dcmpun+0x10>
  402832:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402836:	d10a      	bne.n	40284e <__aeabi_dcmpun+0x26>
  402838:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40283c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402840:	d102      	bne.n	402848 <__aeabi_dcmpun+0x20>
  402842:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402846:	d102      	bne.n	40284e <__aeabi_dcmpun+0x26>
  402848:	f04f 0000 	mov.w	r0, #0
  40284c:	4770      	bx	lr
  40284e:	f04f 0001 	mov.w	r0, #1
  402852:	4770      	bx	lr

00402854 <__aeabi_d2uiz>:
  402854:	004a      	lsls	r2, r1, #1
  402856:	d211      	bcs.n	40287c <__aeabi_d2uiz+0x28>
  402858:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40285c:	d211      	bcs.n	402882 <__aeabi_d2uiz+0x2e>
  40285e:	d50d      	bpl.n	40287c <__aeabi_d2uiz+0x28>
  402860:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402864:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402868:	d40e      	bmi.n	402888 <__aeabi_d2uiz+0x34>
  40286a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40286e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402872:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402876:	fa23 f002 	lsr.w	r0, r3, r2
  40287a:	4770      	bx	lr
  40287c:	f04f 0000 	mov.w	r0, #0
  402880:	4770      	bx	lr
  402882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402886:	d102      	bne.n	40288e <__aeabi_d2uiz+0x3a>
  402888:	f04f 30ff 	mov.w	r0, #4294967295
  40288c:	4770      	bx	lr
  40288e:	f04f 0000 	mov.w	r0, #0
  402892:	4770      	bx	lr

00402894 <__aeabi_d2f>:
  402894:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402898:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40289c:	bf24      	itt	cs
  40289e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4028a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4028a6:	d90d      	bls.n	4028c4 <__aeabi_d2f+0x30>
  4028a8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4028ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4028b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4028b4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4028b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4028bc:	bf08      	it	eq
  4028be:	f020 0001 	biceq.w	r0, r0, #1
  4028c2:	4770      	bx	lr
  4028c4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4028c8:	d121      	bne.n	40290e <__aeabi_d2f+0x7a>
  4028ca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4028ce:	bfbc      	itt	lt
  4028d0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4028d4:	4770      	bxlt	lr
  4028d6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4028da:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4028de:	f1c2 0218 	rsb	r2, r2, #24
  4028e2:	f1c2 0c20 	rsb	ip, r2, #32
  4028e6:	fa10 f30c 	lsls.w	r3, r0, ip
  4028ea:	fa20 f002 	lsr.w	r0, r0, r2
  4028ee:	bf18      	it	ne
  4028f0:	f040 0001 	orrne.w	r0, r0, #1
  4028f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4028f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4028fc:	fa03 fc0c 	lsl.w	ip, r3, ip
  402900:	ea40 000c 	orr.w	r0, r0, ip
  402904:	fa23 f302 	lsr.w	r3, r3, r2
  402908:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40290c:	e7cc      	b.n	4028a8 <__aeabi_d2f+0x14>
  40290e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402912:	d107      	bne.n	402924 <__aeabi_d2f+0x90>
  402914:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402918:	bf1e      	ittt	ne
  40291a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40291e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402922:	4770      	bxne	lr
  402924:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402928:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40292c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402930:	4770      	bx	lr
  402932:	bf00      	nop

00402934 <__aeabi_frsub>:
  402934:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402938:	e002      	b.n	402940 <__addsf3>
  40293a:	bf00      	nop

0040293c <__aeabi_fsub>:
  40293c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402940 <__addsf3>:
  402940:	0042      	lsls	r2, r0, #1
  402942:	bf1f      	itttt	ne
  402944:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402948:	ea92 0f03 	teqne	r2, r3
  40294c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402950:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402954:	d06a      	beq.n	402a2c <__addsf3+0xec>
  402956:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40295a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40295e:	bfc1      	itttt	gt
  402960:	18d2      	addgt	r2, r2, r3
  402962:	4041      	eorgt	r1, r0
  402964:	4048      	eorgt	r0, r1
  402966:	4041      	eorgt	r1, r0
  402968:	bfb8      	it	lt
  40296a:	425b      	neglt	r3, r3
  40296c:	2b19      	cmp	r3, #25
  40296e:	bf88      	it	hi
  402970:	4770      	bxhi	lr
  402972:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402976:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40297a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40297e:	bf18      	it	ne
  402980:	4240      	negne	r0, r0
  402982:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402986:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40298a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40298e:	bf18      	it	ne
  402990:	4249      	negne	r1, r1
  402992:	ea92 0f03 	teq	r2, r3
  402996:	d03f      	beq.n	402a18 <__addsf3+0xd8>
  402998:	f1a2 0201 	sub.w	r2, r2, #1
  40299c:	fa41 fc03 	asr.w	ip, r1, r3
  4029a0:	eb10 000c 	adds.w	r0, r0, ip
  4029a4:	f1c3 0320 	rsb	r3, r3, #32
  4029a8:	fa01 f103 	lsl.w	r1, r1, r3
  4029ac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4029b0:	d502      	bpl.n	4029b8 <__addsf3+0x78>
  4029b2:	4249      	negs	r1, r1
  4029b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4029b8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4029bc:	d313      	bcc.n	4029e6 <__addsf3+0xa6>
  4029be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4029c2:	d306      	bcc.n	4029d2 <__addsf3+0x92>
  4029c4:	0840      	lsrs	r0, r0, #1
  4029c6:	ea4f 0131 	mov.w	r1, r1, rrx
  4029ca:	f102 0201 	add.w	r2, r2, #1
  4029ce:	2afe      	cmp	r2, #254	; 0xfe
  4029d0:	d251      	bcs.n	402a76 <__addsf3+0x136>
  4029d2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4029d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4029da:	bf08      	it	eq
  4029dc:	f020 0001 	biceq.w	r0, r0, #1
  4029e0:	ea40 0003 	orr.w	r0, r0, r3
  4029e4:	4770      	bx	lr
  4029e6:	0049      	lsls	r1, r1, #1
  4029e8:	eb40 0000 	adc.w	r0, r0, r0
  4029ec:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4029f0:	f1a2 0201 	sub.w	r2, r2, #1
  4029f4:	d1ed      	bne.n	4029d2 <__addsf3+0x92>
  4029f6:	fab0 fc80 	clz	ip, r0
  4029fa:	f1ac 0c08 	sub.w	ip, ip, #8
  4029fe:	ebb2 020c 	subs.w	r2, r2, ip
  402a02:	fa00 f00c 	lsl.w	r0, r0, ip
  402a06:	bfaa      	itet	ge
  402a08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402a0c:	4252      	neglt	r2, r2
  402a0e:	4318      	orrge	r0, r3
  402a10:	bfbc      	itt	lt
  402a12:	40d0      	lsrlt	r0, r2
  402a14:	4318      	orrlt	r0, r3
  402a16:	4770      	bx	lr
  402a18:	f092 0f00 	teq	r2, #0
  402a1c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402a20:	bf06      	itte	eq
  402a22:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402a26:	3201      	addeq	r2, #1
  402a28:	3b01      	subne	r3, #1
  402a2a:	e7b5      	b.n	402998 <__addsf3+0x58>
  402a2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402a30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402a34:	bf18      	it	ne
  402a36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402a3a:	d021      	beq.n	402a80 <__addsf3+0x140>
  402a3c:	ea92 0f03 	teq	r2, r3
  402a40:	d004      	beq.n	402a4c <__addsf3+0x10c>
  402a42:	f092 0f00 	teq	r2, #0
  402a46:	bf08      	it	eq
  402a48:	4608      	moveq	r0, r1
  402a4a:	4770      	bx	lr
  402a4c:	ea90 0f01 	teq	r0, r1
  402a50:	bf1c      	itt	ne
  402a52:	2000      	movne	r0, #0
  402a54:	4770      	bxne	lr
  402a56:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402a5a:	d104      	bne.n	402a66 <__addsf3+0x126>
  402a5c:	0040      	lsls	r0, r0, #1
  402a5e:	bf28      	it	cs
  402a60:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402a64:	4770      	bx	lr
  402a66:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402a6a:	bf3c      	itt	cc
  402a6c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402a70:	4770      	bxcc	lr
  402a72:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402a76:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402a7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a7e:	4770      	bx	lr
  402a80:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402a84:	bf16      	itet	ne
  402a86:	4608      	movne	r0, r1
  402a88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402a8c:	4601      	movne	r1, r0
  402a8e:	0242      	lsls	r2, r0, #9
  402a90:	bf06      	itte	eq
  402a92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402a96:	ea90 0f01 	teqeq	r0, r1
  402a9a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402a9e:	4770      	bx	lr

00402aa0 <__aeabi_ui2f>:
  402aa0:	f04f 0300 	mov.w	r3, #0
  402aa4:	e004      	b.n	402ab0 <__aeabi_i2f+0x8>
  402aa6:	bf00      	nop

00402aa8 <__aeabi_i2f>:
  402aa8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402aac:	bf48      	it	mi
  402aae:	4240      	negmi	r0, r0
  402ab0:	ea5f 0c00 	movs.w	ip, r0
  402ab4:	bf08      	it	eq
  402ab6:	4770      	bxeq	lr
  402ab8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402abc:	4601      	mov	r1, r0
  402abe:	f04f 0000 	mov.w	r0, #0
  402ac2:	e01c      	b.n	402afe <__aeabi_l2f+0x2a>

00402ac4 <__aeabi_ul2f>:
  402ac4:	ea50 0201 	orrs.w	r2, r0, r1
  402ac8:	bf08      	it	eq
  402aca:	4770      	bxeq	lr
  402acc:	f04f 0300 	mov.w	r3, #0
  402ad0:	e00a      	b.n	402ae8 <__aeabi_l2f+0x14>
  402ad2:	bf00      	nop

00402ad4 <__aeabi_l2f>:
  402ad4:	ea50 0201 	orrs.w	r2, r0, r1
  402ad8:	bf08      	it	eq
  402ada:	4770      	bxeq	lr
  402adc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402ae0:	d502      	bpl.n	402ae8 <__aeabi_l2f+0x14>
  402ae2:	4240      	negs	r0, r0
  402ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402ae8:	ea5f 0c01 	movs.w	ip, r1
  402aec:	bf02      	ittt	eq
  402aee:	4684      	moveq	ip, r0
  402af0:	4601      	moveq	r1, r0
  402af2:	2000      	moveq	r0, #0
  402af4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402af8:	bf08      	it	eq
  402afa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402afe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402b02:	fabc f28c 	clz	r2, ip
  402b06:	3a08      	subs	r2, #8
  402b08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402b0c:	db10      	blt.n	402b30 <__aeabi_l2f+0x5c>
  402b0e:	fa01 fc02 	lsl.w	ip, r1, r2
  402b12:	4463      	add	r3, ip
  402b14:	fa00 fc02 	lsl.w	ip, r0, r2
  402b18:	f1c2 0220 	rsb	r2, r2, #32
  402b1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402b20:	fa20 f202 	lsr.w	r2, r0, r2
  402b24:	eb43 0002 	adc.w	r0, r3, r2
  402b28:	bf08      	it	eq
  402b2a:	f020 0001 	biceq.w	r0, r0, #1
  402b2e:	4770      	bx	lr
  402b30:	f102 0220 	add.w	r2, r2, #32
  402b34:	fa01 fc02 	lsl.w	ip, r1, r2
  402b38:	f1c2 0220 	rsb	r2, r2, #32
  402b3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402b40:	fa21 f202 	lsr.w	r2, r1, r2
  402b44:	eb43 0002 	adc.w	r0, r3, r2
  402b48:	bf08      	it	eq
  402b4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402b4e:	4770      	bx	lr

00402b50 <__aeabi_fmul>:
  402b50:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402b54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402b58:	bf1e      	ittt	ne
  402b5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402b5e:	ea92 0f0c 	teqne	r2, ip
  402b62:	ea93 0f0c 	teqne	r3, ip
  402b66:	d06f      	beq.n	402c48 <__aeabi_fmul+0xf8>
  402b68:	441a      	add	r2, r3
  402b6a:	ea80 0c01 	eor.w	ip, r0, r1
  402b6e:	0240      	lsls	r0, r0, #9
  402b70:	bf18      	it	ne
  402b72:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402b76:	d01e      	beq.n	402bb6 <__aeabi_fmul+0x66>
  402b78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402b7c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402b80:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402b84:	fba0 3101 	umull	r3, r1, r0, r1
  402b88:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402b8c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402b90:	bf3e      	ittt	cc
  402b92:	0049      	lslcc	r1, r1, #1
  402b94:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402b98:	005b      	lslcc	r3, r3, #1
  402b9a:	ea40 0001 	orr.w	r0, r0, r1
  402b9e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402ba2:	2afd      	cmp	r2, #253	; 0xfd
  402ba4:	d81d      	bhi.n	402be2 <__aeabi_fmul+0x92>
  402ba6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402baa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402bae:	bf08      	it	eq
  402bb0:	f020 0001 	biceq.w	r0, r0, #1
  402bb4:	4770      	bx	lr
  402bb6:	f090 0f00 	teq	r0, #0
  402bba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402bbe:	bf08      	it	eq
  402bc0:	0249      	lsleq	r1, r1, #9
  402bc2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402bc6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402bca:	3a7f      	subs	r2, #127	; 0x7f
  402bcc:	bfc2      	ittt	gt
  402bce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402bd2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402bd6:	4770      	bxgt	lr
  402bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402bdc:	f04f 0300 	mov.w	r3, #0
  402be0:	3a01      	subs	r2, #1
  402be2:	dc5d      	bgt.n	402ca0 <__aeabi_fmul+0x150>
  402be4:	f112 0f19 	cmn.w	r2, #25
  402be8:	bfdc      	itt	le
  402bea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402bee:	4770      	bxle	lr
  402bf0:	f1c2 0200 	rsb	r2, r2, #0
  402bf4:	0041      	lsls	r1, r0, #1
  402bf6:	fa21 f102 	lsr.w	r1, r1, r2
  402bfa:	f1c2 0220 	rsb	r2, r2, #32
  402bfe:	fa00 fc02 	lsl.w	ip, r0, r2
  402c02:	ea5f 0031 	movs.w	r0, r1, rrx
  402c06:	f140 0000 	adc.w	r0, r0, #0
  402c0a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402c0e:	bf08      	it	eq
  402c10:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402c14:	4770      	bx	lr
  402c16:	f092 0f00 	teq	r2, #0
  402c1a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402c1e:	bf02      	ittt	eq
  402c20:	0040      	lsleq	r0, r0, #1
  402c22:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402c26:	3a01      	subeq	r2, #1
  402c28:	d0f9      	beq.n	402c1e <__aeabi_fmul+0xce>
  402c2a:	ea40 000c 	orr.w	r0, r0, ip
  402c2e:	f093 0f00 	teq	r3, #0
  402c32:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402c36:	bf02      	ittt	eq
  402c38:	0049      	lsleq	r1, r1, #1
  402c3a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402c3e:	3b01      	subeq	r3, #1
  402c40:	d0f9      	beq.n	402c36 <__aeabi_fmul+0xe6>
  402c42:	ea41 010c 	orr.w	r1, r1, ip
  402c46:	e78f      	b.n	402b68 <__aeabi_fmul+0x18>
  402c48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402c4c:	ea92 0f0c 	teq	r2, ip
  402c50:	bf18      	it	ne
  402c52:	ea93 0f0c 	teqne	r3, ip
  402c56:	d00a      	beq.n	402c6e <__aeabi_fmul+0x11e>
  402c58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402c5c:	bf18      	it	ne
  402c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402c62:	d1d8      	bne.n	402c16 <__aeabi_fmul+0xc6>
  402c64:	ea80 0001 	eor.w	r0, r0, r1
  402c68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402c6c:	4770      	bx	lr
  402c6e:	f090 0f00 	teq	r0, #0
  402c72:	bf17      	itett	ne
  402c74:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402c78:	4608      	moveq	r0, r1
  402c7a:	f091 0f00 	teqne	r1, #0
  402c7e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402c82:	d014      	beq.n	402cae <__aeabi_fmul+0x15e>
  402c84:	ea92 0f0c 	teq	r2, ip
  402c88:	d101      	bne.n	402c8e <__aeabi_fmul+0x13e>
  402c8a:	0242      	lsls	r2, r0, #9
  402c8c:	d10f      	bne.n	402cae <__aeabi_fmul+0x15e>
  402c8e:	ea93 0f0c 	teq	r3, ip
  402c92:	d103      	bne.n	402c9c <__aeabi_fmul+0x14c>
  402c94:	024b      	lsls	r3, r1, #9
  402c96:	bf18      	it	ne
  402c98:	4608      	movne	r0, r1
  402c9a:	d108      	bne.n	402cae <__aeabi_fmul+0x15e>
  402c9c:	ea80 0001 	eor.w	r0, r0, r1
  402ca0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ca8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402cac:	4770      	bx	lr
  402cae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402cb2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402cb6:	4770      	bx	lr

00402cb8 <__aeabi_fdiv>:
  402cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402cc0:	bf1e      	ittt	ne
  402cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402cc6:	ea92 0f0c 	teqne	r2, ip
  402cca:	ea93 0f0c 	teqne	r3, ip
  402cce:	d069      	beq.n	402da4 <__aeabi_fdiv+0xec>
  402cd0:	eba2 0203 	sub.w	r2, r2, r3
  402cd4:	ea80 0c01 	eor.w	ip, r0, r1
  402cd8:	0249      	lsls	r1, r1, #9
  402cda:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402cde:	d037      	beq.n	402d50 <__aeabi_fdiv+0x98>
  402ce0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402ce4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402ce8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402cec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402cf0:	428b      	cmp	r3, r1
  402cf2:	bf38      	it	cc
  402cf4:	005b      	lslcc	r3, r3, #1
  402cf6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402cfa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402cfe:	428b      	cmp	r3, r1
  402d00:	bf24      	itt	cs
  402d02:	1a5b      	subcs	r3, r3, r1
  402d04:	ea40 000c 	orrcs.w	r0, r0, ip
  402d08:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402d0c:	bf24      	itt	cs
  402d0e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402d12:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402d16:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402d1a:	bf24      	itt	cs
  402d1c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402d20:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402d24:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402d28:	bf24      	itt	cs
  402d2a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402d2e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402d32:	011b      	lsls	r3, r3, #4
  402d34:	bf18      	it	ne
  402d36:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402d3a:	d1e0      	bne.n	402cfe <__aeabi_fdiv+0x46>
  402d3c:	2afd      	cmp	r2, #253	; 0xfd
  402d3e:	f63f af50 	bhi.w	402be2 <__aeabi_fmul+0x92>
  402d42:	428b      	cmp	r3, r1
  402d44:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402d48:	bf08      	it	eq
  402d4a:	f020 0001 	biceq.w	r0, r0, #1
  402d4e:	4770      	bx	lr
  402d50:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402d54:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402d58:	327f      	adds	r2, #127	; 0x7f
  402d5a:	bfc2      	ittt	gt
  402d5c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402d60:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402d64:	4770      	bxgt	lr
  402d66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402d6a:	f04f 0300 	mov.w	r3, #0
  402d6e:	3a01      	subs	r2, #1
  402d70:	e737      	b.n	402be2 <__aeabi_fmul+0x92>
  402d72:	f092 0f00 	teq	r2, #0
  402d76:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402d7a:	bf02      	ittt	eq
  402d7c:	0040      	lsleq	r0, r0, #1
  402d7e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402d82:	3a01      	subeq	r2, #1
  402d84:	d0f9      	beq.n	402d7a <__aeabi_fdiv+0xc2>
  402d86:	ea40 000c 	orr.w	r0, r0, ip
  402d8a:	f093 0f00 	teq	r3, #0
  402d8e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402d92:	bf02      	ittt	eq
  402d94:	0049      	lsleq	r1, r1, #1
  402d96:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402d9a:	3b01      	subeq	r3, #1
  402d9c:	d0f9      	beq.n	402d92 <__aeabi_fdiv+0xda>
  402d9e:	ea41 010c 	orr.w	r1, r1, ip
  402da2:	e795      	b.n	402cd0 <__aeabi_fdiv+0x18>
  402da4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402da8:	ea92 0f0c 	teq	r2, ip
  402dac:	d108      	bne.n	402dc0 <__aeabi_fdiv+0x108>
  402dae:	0242      	lsls	r2, r0, #9
  402db0:	f47f af7d 	bne.w	402cae <__aeabi_fmul+0x15e>
  402db4:	ea93 0f0c 	teq	r3, ip
  402db8:	f47f af70 	bne.w	402c9c <__aeabi_fmul+0x14c>
  402dbc:	4608      	mov	r0, r1
  402dbe:	e776      	b.n	402cae <__aeabi_fmul+0x15e>
  402dc0:	ea93 0f0c 	teq	r3, ip
  402dc4:	d104      	bne.n	402dd0 <__aeabi_fdiv+0x118>
  402dc6:	024b      	lsls	r3, r1, #9
  402dc8:	f43f af4c 	beq.w	402c64 <__aeabi_fmul+0x114>
  402dcc:	4608      	mov	r0, r1
  402dce:	e76e      	b.n	402cae <__aeabi_fmul+0x15e>
  402dd0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402dd4:	bf18      	it	ne
  402dd6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402dda:	d1ca      	bne.n	402d72 <__aeabi_fdiv+0xba>
  402ddc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402de0:	f47f af5c 	bne.w	402c9c <__aeabi_fmul+0x14c>
  402de4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402de8:	f47f af3c 	bne.w	402c64 <__aeabi_fmul+0x114>
  402dec:	e75f      	b.n	402cae <__aeabi_fmul+0x15e>
  402dee:	bf00      	nop

00402df0 <__gesf2>:
  402df0:	f04f 3cff 	mov.w	ip, #4294967295
  402df4:	e006      	b.n	402e04 <__cmpsf2+0x4>
  402df6:	bf00      	nop

00402df8 <__lesf2>:
  402df8:	f04f 0c01 	mov.w	ip, #1
  402dfc:	e002      	b.n	402e04 <__cmpsf2+0x4>
  402dfe:	bf00      	nop

00402e00 <__cmpsf2>:
  402e00:	f04f 0c01 	mov.w	ip, #1
  402e04:	f84d cd04 	str.w	ip, [sp, #-4]!
  402e08:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402e0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402e10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402e14:	bf18      	it	ne
  402e16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402e1a:	d011      	beq.n	402e40 <__cmpsf2+0x40>
  402e1c:	b001      	add	sp, #4
  402e1e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402e22:	bf18      	it	ne
  402e24:	ea90 0f01 	teqne	r0, r1
  402e28:	bf58      	it	pl
  402e2a:	ebb2 0003 	subspl.w	r0, r2, r3
  402e2e:	bf88      	it	hi
  402e30:	17c8      	asrhi	r0, r1, #31
  402e32:	bf38      	it	cc
  402e34:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402e38:	bf18      	it	ne
  402e3a:	f040 0001 	orrne.w	r0, r0, #1
  402e3e:	4770      	bx	lr
  402e40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402e44:	d102      	bne.n	402e4c <__cmpsf2+0x4c>
  402e46:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402e4a:	d105      	bne.n	402e58 <__cmpsf2+0x58>
  402e4c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402e50:	d1e4      	bne.n	402e1c <__cmpsf2+0x1c>
  402e52:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402e56:	d0e1      	beq.n	402e1c <__cmpsf2+0x1c>
  402e58:	f85d 0b04 	ldr.w	r0, [sp], #4
  402e5c:	4770      	bx	lr
  402e5e:	bf00      	nop

00402e60 <__aeabi_cfrcmple>:
  402e60:	4684      	mov	ip, r0
  402e62:	4608      	mov	r0, r1
  402e64:	4661      	mov	r1, ip
  402e66:	e7ff      	b.n	402e68 <__aeabi_cfcmpeq>

00402e68 <__aeabi_cfcmpeq>:
  402e68:	b50f      	push	{r0, r1, r2, r3, lr}
  402e6a:	f7ff ffc9 	bl	402e00 <__cmpsf2>
  402e6e:	2800      	cmp	r0, #0
  402e70:	bf48      	it	mi
  402e72:	f110 0f00 	cmnmi.w	r0, #0
  402e76:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402e78 <__aeabi_fcmpeq>:
  402e78:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e7c:	f7ff fff4 	bl	402e68 <__aeabi_cfcmpeq>
  402e80:	bf0c      	ite	eq
  402e82:	2001      	moveq	r0, #1
  402e84:	2000      	movne	r0, #0
  402e86:	f85d fb08 	ldr.w	pc, [sp], #8
  402e8a:	bf00      	nop

00402e8c <__aeabi_fcmplt>:
  402e8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e90:	f7ff ffea 	bl	402e68 <__aeabi_cfcmpeq>
  402e94:	bf34      	ite	cc
  402e96:	2001      	movcc	r0, #1
  402e98:	2000      	movcs	r0, #0
  402e9a:	f85d fb08 	ldr.w	pc, [sp], #8
  402e9e:	bf00      	nop

00402ea0 <__aeabi_fcmple>:
  402ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ea4:	f7ff ffe0 	bl	402e68 <__aeabi_cfcmpeq>
  402ea8:	bf94      	ite	ls
  402eaa:	2001      	movls	r0, #1
  402eac:	2000      	movhi	r0, #0
  402eae:	f85d fb08 	ldr.w	pc, [sp], #8
  402eb2:	bf00      	nop

00402eb4 <__aeabi_fcmpge>:
  402eb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402eb8:	f7ff ffd2 	bl	402e60 <__aeabi_cfrcmple>
  402ebc:	bf94      	ite	ls
  402ebe:	2001      	movls	r0, #1
  402ec0:	2000      	movhi	r0, #0
  402ec2:	f85d fb08 	ldr.w	pc, [sp], #8
  402ec6:	bf00      	nop

00402ec8 <__aeabi_fcmpgt>:
  402ec8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ecc:	f7ff ffc8 	bl	402e60 <__aeabi_cfrcmple>
  402ed0:	bf34      	ite	cc
  402ed2:	2001      	movcc	r0, #1
  402ed4:	2000      	movcs	r0, #0
  402ed6:	f85d fb08 	ldr.w	pc, [sp], #8
  402eda:	bf00      	nop

00402edc <__aeabi_fcmpun>:
  402edc:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402ee0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ee4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402ee8:	d102      	bne.n	402ef0 <__aeabi_fcmpun+0x14>
  402eea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402eee:	d108      	bne.n	402f02 <__aeabi_fcmpun+0x26>
  402ef0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402ef4:	d102      	bne.n	402efc <__aeabi_fcmpun+0x20>
  402ef6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402efa:	d102      	bne.n	402f02 <__aeabi_fcmpun+0x26>
  402efc:	f04f 0000 	mov.w	r0, #0
  402f00:	4770      	bx	lr
  402f02:	f04f 0001 	mov.w	r0, #1
  402f06:	4770      	bx	lr

00402f08 <__aeabi_f2uiz>:
  402f08:	0042      	lsls	r2, r0, #1
  402f0a:	d20e      	bcs.n	402f2a <__aeabi_f2uiz+0x22>
  402f0c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  402f10:	d30b      	bcc.n	402f2a <__aeabi_f2uiz+0x22>
  402f12:	f04f 039e 	mov.w	r3, #158	; 0x9e
  402f16:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  402f1a:	d409      	bmi.n	402f30 <__aeabi_f2uiz+0x28>
  402f1c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  402f20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402f24:	fa23 f002 	lsr.w	r0, r3, r2
  402f28:	4770      	bx	lr
  402f2a:	f04f 0000 	mov.w	r0, #0
  402f2e:	4770      	bx	lr
  402f30:	f112 0f61 	cmn.w	r2, #97	; 0x61
  402f34:	d101      	bne.n	402f3a <__aeabi_f2uiz+0x32>
  402f36:	0242      	lsls	r2, r0, #9
  402f38:	d102      	bne.n	402f40 <__aeabi_f2uiz+0x38>
  402f3a:	f04f 30ff 	mov.w	r0, #4294967295
  402f3e:	4770      	bx	lr
  402f40:	f04f 0000 	mov.w	r0, #0
  402f44:	4770      	bx	lr
  402f46:	bf00      	nop

00402f48 <__errno>:
  402f48:	4b01      	ldr	r3, [pc, #4]	; (402f50 <__errno+0x8>)
  402f4a:	6818      	ldr	r0, [r3, #0]
  402f4c:	4770      	bx	lr
  402f4e:	bf00      	nop
  402f50:	2000000c 	.word	0x2000000c

00402f54 <__libc_init_array>:
  402f54:	b570      	push	{r4, r5, r6, lr}
  402f56:	4e0f      	ldr	r6, [pc, #60]	; (402f94 <__libc_init_array+0x40>)
  402f58:	4d0f      	ldr	r5, [pc, #60]	; (402f98 <__libc_init_array+0x44>)
  402f5a:	1b76      	subs	r6, r6, r5
  402f5c:	10b6      	asrs	r6, r6, #2
  402f5e:	bf18      	it	ne
  402f60:	2400      	movne	r4, #0
  402f62:	d005      	beq.n	402f70 <__libc_init_array+0x1c>
  402f64:	3401      	adds	r4, #1
  402f66:	f855 3b04 	ldr.w	r3, [r5], #4
  402f6a:	4798      	blx	r3
  402f6c:	42a6      	cmp	r6, r4
  402f6e:	d1f9      	bne.n	402f64 <__libc_init_array+0x10>
  402f70:	4e0a      	ldr	r6, [pc, #40]	; (402f9c <__libc_init_array+0x48>)
  402f72:	4d0b      	ldr	r5, [pc, #44]	; (402fa0 <__libc_init_array+0x4c>)
  402f74:	1b76      	subs	r6, r6, r5
  402f76:	f000 f905 	bl	403184 <_init>
  402f7a:	10b6      	asrs	r6, r6, #2
  402f7c:	bf18      	it	ne
  402f7e:	2400      	movne	r4, #0
  402f80:	d006      	beq.n	402f90 <__libc_init_array+0x3c>
  402f82:	3401      	adds	r4, #1
  402f84:	f855 3b04 	ldr.w	r3, [r5], #4
  402f88:	4798      	blx	r3
  402f8a:	42a6      	cmp	r6, r4
  402f8c:	d1f9      	bne.n	402f82 <__libc_init_array+0x2e>
  402f8e:	bd70      	pop	{r4, r5, r6, pc}
  402f90:	bd70      	pop	{r4, r5, r6, pc}
  402f92:	bf00      	nop
  402f94:	00403190 	.word	0x00403190
  402f98:	00403190 	.word	0x00403190
  402f9c:	00403198 	.word	0x00403198
  402fa0:	00403190 	.word	0x00403190

00402fa4 <memset>:
  402fa4:	b470      	push	{r4, r5, r6}
  402fa6:	0786      	lsls	r6, r0, #30
  402fa8:	d046      	beq.n	403038 <memset+0x94>
  402faa:	1e54      	subs	r4, r2, #1
  402fac:	2a00      	cmp	r2, #0
  402fae:	d041      	beq.n	403034 <memset+0x90>
  402fb0:	b2ca      	uxtb	r2, r1
  402fb2:	4603      	mov	r3, r0
  402fb4:	e002      	b.n	402fbc <memset+0x18>
  402fb6:	f114 34ff 	adds.w	r4, r4, #4294967295
  402fba:	d33b      	bcc.n	403034 <memset+0x90>
  402fbc:	f803 2b01 	strb.w	r2, [r3], #1
  402fc0:	079d      	lsls	r5, r3, #30
  402fc2:	d1f8      	bne.n	402fb6 <memset+0x12>
  402fc4:	2c03      	cmp	r4, #3
  402fc6:	d92e      	bls.n	403026 <memset+0x82>
  402fc8:	b2cd      	uxtb	r5, r1
  402fca:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402fce:	2c0f      	cmp	r4, #15
  402fd0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402fd4:	d919      	bls.n	40300a <memset+0x66>
  402fd6:	f103 0210 	add.w	r2, r3, #16
  402fda:	4626      	mov	r6, r4
  402fdc:	3e10      	subs	r6, #16
  402fde:	2e0f      	cmp	r6, #15
  402fe0:	f842 5c10 	str.w	r5, [r2, #-16]
  402fe4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402fe8:	f842 5c08 	str.w	r5, [r2, #-8]
  402fec:	f842 5c04 	str.w	r5, [r2, #-4]
  402ff0:	f102 0210 	add.w	r2, r2, #16
  402ff4:	d8f2      	bhi.n	402fdc <memset+0x38>
  402ff6:	f1a4 0210 	sub.w	r2, r4, #16
  402ffa:	f022 020f 	bic.w	r2, r2, #15
  402ffe:	f004 040f 	and.w	r4, r4, #15
  403002:	3210      	adds	r2, #16
  403004:	2c03      	cmp	r4, #3
  403006:	4413      	add	r3, r2
  403008:	d90d      	bls.n	403026 <memset+0x82>
  40300a:	461e      	mov	r6, r3
  40300c:	4622      	mov	r2, r4
  40300e:	3a04      	subs	r2, #4
  403010:	2a03      	cmp	r2, #3
  403012:	f846 5b04 	str.w	r5, [r6], #4
  403016:	d8fa      	bhi.n	40300e <memset+0x6a>
  403018:	1f22      	subs	r2, r4, #4
  40301a:	f022 0203 	bic.w	r2, r2, #3
  40301e:	3204      	adds	r2, #4
  403020:	4413      	add	r3, r2
  403022:	f004 0403 	and.w	r4, r4, #3
  403026:	b12c      	cbz	r4, 403034 <memset+0x90>
  403028:	b2c9      	uxtb	r1, r1
  40302a:	441c      	add	r4, r3
  40302c:	f803 1b01 	strb.w	r1, [r3], #1
  403030:	429c      	cmp	r4, r3
  403032:	d1fb      	bne.n	40302c <memset+0x88>
  403034:	bc70      	pop	{r4, r5, r6}
  403036:	4770      	bx	lr
  403038:	4614      	mov	r4, r2
  40303a:	4603      	mov	r3, r0
  40303c:	e7c2      	b.n	402fc4 <memset+0x20>
  40303e:	bf00      	nop

00403040 <register_fini>:
  403040:	4b02      	ldr	r3, [pc, #8]	; (40304c <register_fini+0xc>)
  403042:	b113      	cbz	r3, 40304a <register_fini+0xa>
  403044:	4802      	ldr	r0, [pc, #8]	; (403050 <register_fini+0x10>)
  403046:	f000 b805 	b.w	403054 <atexit>
  40304a:	4770      	bx	lr
  40304c:	00000000 	.word	0x00000000
  403050:	00403061 	.word	0x00403061

00403054 <atexit>:
  403054:	2300      	movs	r3, #0
  403056:	4601      	mov	r1, r0
  403058:	461a      	mov	r2, r3
  40305a:	4618      	mov	r0, r3
  40305c:	f000 b81e 	b.w	40309c <__register_exitproc>

00403060 <__libc_fini_array>:
  403060:	b538      	push	{r3, r4, r5, lr}
  403062:	4c0a      	ldr	r4, [pc, #40]	; (40308c <__libc_fini_array+0x2c>)
  403064:	4d0a      	ldr	r5, [pc, #40]	; (403090 <__libc_fini_array+0x30>)
  403066:	1b64      	subs	r4, r4, r5
  403068:	10a4      	asrs	r4, r4, #2
  40306a:	d00a      	beq.n	403082 <__libc_fini_array+0x22>
  40306c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403070:	3b01      	subs	r3, #1
  403072:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403076:	3c01      	subs	r4, #1
  403078:	f855 3904 	ldr.w	r3, [r5], #-4
  40307c:	4798      	blx	r3
  40307e:	2c00      	cmp	r4, #0
  403080:	d1f9      	bne.n	403076 <__libc_fini_array+0x16>
  403082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403086:	f000 b887 	b.w	403198 <_fini>
  40308a:	bf00      	nop
  40308c:	004031a8 	.word	0x004031a8
  403090:	004031a4 	.word	0x004031a4

00403094 <__retarget_lock_acquire_recursive>:
  403094:	4770      	bx	lr
  403096:	bf00      	nop

00403098 <__retarget_lock_release_recursive>:
  403098:	4770      	bx	lr
  40309a:	bf00      	nop

0040309c <__register_exitproc>:
  40309c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4030a0:	4d2c      	ldr	r5, [pc, #176]	; (403154 <__register_exitproc+0xb8>)
  4030a2:	4606      	mov	r6, r0
  4030a4:	6828      	ldr	r0, [r5, #0]
  4030a6:	4698      	mov	r8, r3
  4030a8:	460f      	mov	r7, r1
  4030aa:	4691      	mov	r9, r2
  4030ac:	f7ff fff2 	bl	403094 <__retarget_lock_acquire_recursive>
  4030b0:	4b29      	ldr	r3, [pc, #164]	; (403158 <__register_exitproc+0xbc>)
  4030b2:	681c      	ldr	r4, [r3, #0]
  4030b4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4030b8:	2b00      	cmp	r3, #0
  4030ba:	d03e      	beq.n	40313a <__register_exitproc+0x9e>
  4030bc:	685a      	ldr	r2, [r3, #4]
  4030be:	2a1f      	cmp	r2, #31
  4030c0:	dc1c      	bgt.n	4030fc <__register_exitproc+0x60>
  4030c2:	f102 0e01 	add.w	lr, r2, #1
  4030c6:	b176      	cbz	r6, 4030e6 <__register_exitproc+0x4a>
  4030c8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4030cc:	2401      	movs	r4, #1
  4030ce:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4030d2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4030d6:	4094      	lsls	r4, r2
  4030d8:	4320      	orrs	r0, r4
  4030da:	2e02      	cmp	r6, #2
  4030dc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4030e0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4030e4:	d023      	beq.n	40312e <__register_exitproc+0x92>
  4030e6:	3202      	adds	r2, #2
  4030e8:	f8c3 e004 	str.w	lr, [r3, #4]
  4030ec:	6828      	ldr	r0, [r5, #0]
  4030ee:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4030f2:	f7ff ffd1 	bl	403098 <__retarget_lock_release_recursive>
  4030f6:	2000      	movs	r0, #0
  4030f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030fc:	4b17      	ldr	r3, [pc, #92]	; (40315c <__register_exitproc+0xc0>)
  4030fe:	b30b      	cbz	r3, 403144 <__register_exitproc+0xa8>
  403100:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403104:	f3af 8000 	nop.w
  403108:	4603      	mov	r3, r0
  40310a:	b1d8      	cbz	r0, 403144 <__register_exitproc+0xa8>
  40310c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403110:	6002      	str	r2, [r0, #0]
  403112:	2100      	movs	r1, #0
  403114:	6041      	str	r1, [r0, #4]
  403116:	460a      	mov	r2, r1
  403118:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40311c:	f04f 0e01 	mov.w	lr, #1
  403120:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403124:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403128:	2e00      	cmp	r6, #0
  40312a:	d0dc      	beq.n	4030e6 <__register_exitproc+0x4a>
  40312c:	e7cc      	b.n	4030c8 <__register_exitproc+0x2c>
  40312e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403132:	430c      	orrs	r4, r1
  403134:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403138:	e7d5      	b.n	4030e6 <__register_exitproc+0x4a>
  40313a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40313e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403142:	e7bb      	b.n	4030bc <__register_exitproc+0x20>
  403144:	6828      	ldr	r0, [r5, #0]
  403146:	f7ff ffa7 	bl	403098 <__retarget_lock_release_recursive>
  40314a:	f04f 30ff 	mov.w	r0, #4294967295
  40314e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403152:	bf00      	nop
  403154:	20000438 	.word	0x20000438
  403158:	00403180 	.word	0x00403180
  40315c:	00000000 	.word	0x00000000
  403160:	00776f70 	.word	0x00776f70
  403164:	74727173 	.word	0x74727173
  403168:	00000066 	.word	0x00000066
  40316c:	00000000 	.word	0x00000000

00403170 <TWO52>:
  403170:	00000000 43300000 00000000 c3300000     ......0C......0.

00403180 <_global_impure_ptr>:
  403180:	20000010                                ... 

00403184 <_init>:
  403184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403186:	bf00      	nop
  403188:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40318a:	bc08      	pop	{r3}
  40318c:	469e      	mov	lr, r3
  40318e:	4770      	bx	lr

00403190 <__init_array_start>:
  403190:	00403041 	.word	0x00403041

00403194 <__frame_dummy_init_array_entry>:
  403194:	004000f1                                ..@.

00403198 <_fini>:
  403198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40319a:	bf00      	nop
  40319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40319e:	bc08      	pop	{r3}
  4031a0:	469e      	mov	lr, r3
  4031a2:	4770      	bx	lr

004031a4 <__fini_array_start>:
  4031a4:	004000cd 	.word	0x004000cd
