Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:39:48 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           86 |
| Yes          | No                    | No                     |            3960 |          766 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm3/out[1]_i_1__10_n_0            |                   |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__12_n_0            |                   |                1 |              2 |
|  clk         | fsm/fsm_write_en                   |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                   |                2 |              2 |
|  clk         | fsm4/fsm4_write_en                 |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                   |                1 |              2 |
|  clk         | fsm10/out[1]_i_1__24_n_0           |                   |                1 |              2 |
|  clk         | fsm10/j01_write_en                 | fsm10/done_reg    |                1 |              2 |
|  clk         | fsm10/j01_write_en                 |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                 |                   |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__7_n_0             |                   |                1 |              2 |
|  clk         | fsm8/out[2]_i_1__10_n_0            |                   |                1 |              3 |
|  clk         | fsm1/fsm1_write_en                 |                   |                1 |              3 |
|  clk         | fsm6/fsm6_write_en                 |                   |                1 |              3 |
|  clk         | fsm11/out[2]_i_1__13_n_0           |                   |                1 |              3 |
|  clk         | fsm6/E[0]                          |                   |                2 |              4 |
|  clk         | fsm11/E[0]                         |                   |                2 |              4 |
|  clk         | fsm11/go_0[0]                      |                   |                1 |              4 |
|  clk         | fsm0/done_reg                      | fsm0/done_reg_0   |                2 |              4 |
|  clk         | fsm11/out_reg[2]_0[0]              |                   |                3 |              4 |
|  clk         | fsm8/out_reg[1]_2[0]               |                   |                1 |              4 |
|  clk         | fsm8/E[0]                          |                   |                1 |              4 |
|  clk         | fsm6/out_reg[2]_5                  |                   |               25 |             32 |
|  clk         | fsm6/out_reg[1]_21                 |                   |               22 |             32 |
|  clk         | fsm6/out_reg[1]_3                  |                   |               24 |             32 |
|  clk         | fsm6/out_reg[1]_4                  |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_5                  |                   |               18 |             32 |
|  clk         | fsm6/out_reg[1]_6                  |                   |               22 |             32 |
|  clk         | fsm6/out_reg[1]_8                  |                   |               25 |             32 |
|  clk         | fsm6/out_reg[1]_9                  |                   |               23 |             32 |
|  clk         | fsm6/out_reg[2]_1                  |                   |               29 |             32 |
|  clk         | fsm6/out_reg[2]_10                 |                   |               21 |             32 |
|  clk         | fsm6/out_reg[2]_2                  |                   |               23 |             32 |
|  clk         | fsm6/out_reg[2]_3                  |                   |               22 |             32 |
|  clk         | fsm6/out_reg[2]_4                  |                   |               20 |             32 |
|  clk         | fsm6/out_reg[3]_5                  |                   |               16 |             32 |
|  clk         | fsm6/out_reg[1]_13                 |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_23                 |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_24                 |                   |               19 |             32 |
|  clk         | fsm6/out_reg[0]_25                 |                   |               17 |             32 |
|  clk         | fsm6/out_reg[0]_27                 |                   |                8 |             32 |
|  clk         | fsm6/out_reg[1]_0                  |                   |               26 |             32 |
|  clk         | fsm6/out_reg[1]_1                  |                   |               25 |             32 |
|  clk         | fsm6/out_reg[1]_10                 |                   |               20 |             32 |
|  clk         | fsm6/out_reg[1]_11                 |                   |               17 |             32 |
|  clk         | fsm6/out_reg[1]_20                 |                   |               26 |             32 |
|  clk         | fsm6/out_reg[1]_14                 |                   |               24 |             32 |
|  clk         | fsm6/out_reg[1]_15                 |                   |               24 |             32 |
|  clk         | fsm6/out_reg[1]_16                 |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_17                 |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_18                 |                   |               26 |             32 |
|  clk         | fsm6/out_reg[1]_19                 |                   |               22 |             32 |
|  clk         | fsm6/out_reg[1]_2                  |                   |               22 |             32 |
|  clk         | fsm9/E[0]                          |                   |               16 |             32 |
|  clk         | par_done_reg3/A_i_k_00_write_en    |                   |               12 |             32 |
|  clk         | par_done_reg14/A_read0_30_write_en |                   |               11 |             32 |
|  clk         | par_done_reg13/A_read0_20_write_en |                   |               17 |             32 |
|  clk         | par_done_reg12/A_read0_10_write_en |                   |               11 |             32 |
|  clk         | par_done_reg11/A_read0_00_write_en |                   |               14 |             32 |
|  clk         | i0/out_reg[3]_3                    |                   |               20 |             32 |
|  clk         | i0/out_reg[3]_2                    |                   |               22 |             32 |
|  clk         | i0/out_reg[3]_1                    |                   |               19 |             32 |
|  clk         | i0/out_reg[3]_0                    |                   |               21 |             32 |
|  clk         | i0/out_reg[0]_5                    |                   |               20 |             32 |
|  clk         | i0/out_reg[0]_4                    |                   |               26 |             32 |
|  clk         | i0/out_reg[0]_3                    |                   |               25 |             32 |
|  clk         | i0/out_reg[0]_2                    |                   |               20 |             32 |
|  clk         | i0/out_reg[0]_1                    |                   |               27 |             32 |
|  clk         | i0/out_reg[0]_0                    |                   |               23 |             32 |
|  clk         | fsm6/out_reg[2]_6                  |                   |               24 |             32 |
|  clk         | fsm6/out_reg[3]_9                  |                   |               15 |             32 |
|  clk         | fsm6/out_reg[3]_8                  |                   |               14 |             32 |
|  clk         | fsm6/out_reg[3]_7                  |                   |               17 |             32 |
|  clk         | fsm6/out_reg[3]_6                  |                   |               17 |             32 |
|  clk         | fsm6/out_reg[0]_14                 |                   |               21 |             32 |
|  clk         | fsm6/out_reg[3]_4                  |                   |               18 |             32 |
|  clk         | fsm6/out_reg[3]_3                  |                   |               20 |             32 |
|  clk         | fsm6/out_reg[3]_2                  |                   |               17 |             32 |
|  clk         | fsm6/out_reg[3]_10                 |                   |               15 |             32 |
|  clk         | fsm6/out_reg[3]_1                  |                   |               18 |             32 |
|  clk         | fsm6/out_reg[3]_0                  |                   |               26 |             32 |
|  clk         | fsm6/out_reg[3]                    |                   |               19 |             32 |
|  clk         | fsm6/out_reg[2]_9                  |                   |               21 |             32 |
|  clk         | fsm6/out_reg[2]_8                  |                   |               21 |             32 |
|  clk         | fsm6/out_reg[2]_7                  |                   |               22 |             32 |
|  clk         | fsm3/done_reg_1                    |                   |               14 |             32 |
|  clk         | fsm6/done_reg_17                   |                   |               24 |             32 |
|  clk         | fsm6/done_reg_16                   |                   |               22 |             32 |
|  clk         | fsm6/done_reg_15                   |                   |               18 |             32 |
|  clk         | fsm6/done_reg_14                   |                   |               17 |             32 |
|  clk         | fsm6/done_reg_13                   |                   |               20 |             32 |
|  clk         | fsm6/done_reg_12                   |                   |               27 |             32 |
|  clk         | fsm6/done_reg_11                   |                   |               27 |             32 |
|  clk         | fsm6/done_reg_10                   |                   |               27 |             32 |
|  clk         | fsm6/done_reg_1                    |                   |               27 |             32 |
|  clk         | fsm6/A_i_k_30_write_en             |                   |               15 |             32 |
|  clk         | fsm6/A_i_k_20_write_en             |                   |               16 |             32 |
|  clk         | fsm6/A_i_k_10_write_en             |                   |               10 |             32 |
|  clk         | fsm5/done_reg_1                    |                   |                9 |             32 |
|  clk         | fsm4/done_reg_1                    |                   |                8 |             32 |
|  clk         | fsm6/out_reg[0]_21                 |                   |               17 |             32 |
|  clk         | fsm2/done_reg_1                    |                   |               10 |             32 |
|  clk         | fsm1/done_reg_1[0]                 |                   |               10 |             32 |
|  clk         | fsm1/E[0]                          |                   |               15 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                   |               11 |             32 |
|  clk         | mult_pipe1/E[0]                    |                   |               10 |             32 |
|  clk         | A0_1/mem[1][0][31]_i_1__0_n_0      |                   |               25 |             32 |
|  clk         | A0_1/mem[1][1][31]_i_1__0_n_0      |                   |               19 |             32 |
|  clk         | A0_1/mem[4][0][31]_i_1__0_n_0      |                   |               25 |             32 |
|  clk         | A0_1/mem[4][1][31]_i_1__0_n_0      |                   |               25 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                   |               11 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                   |                9 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                   |               11 |             32 |
|  clk         | fsm6/done_reg_19                   |                   |               25 |             32 |
|  clk         | fsm6/out_reg[0]_22                 |                   |               26 |             32 |
|  clk         | fsm6/out_reg[0]_20                 |                   |               20 |             32 |
|  clk         | fsm6/out_reg[0]_19                 |                   |               25 |             32 |
|  clk         | fsm6/out_reg[0]_18                 |                   |               24 |             32 |
|  clk         | fsm6/out_reg[0]_17                 |                   |               19 |             32 |
|  clk         | fsm6/out_reg[0]_16                 |                   |               17 |             32 |
|  clk         | fsm6/out_reg[0]_15                 |                   |               21 |             32 |
|  clk         | fsm6/out_reg[0]_13                 |                   |               21 |             32 |
|  clk         | fsm6/out_reg[0]_12                 |                   |               26 |             32 |
|  clk         | fsm6/out_reg[0]_11                 |                   |               24 |             32 |
|  clk         | fsm6/out_reg[0]_10                 |                   |               27 |             32 |
|  clk         | fsm6/done_reg_9                    |                   |               30 |             32 |
|  clk         | fsm6/done_reg_8                    |                   |               25 |             32 |
|  clk         | fsm6/done_reg_7                    |                   |               28 |             32 |
|  clk         | fsm6/done_reg_31                   |                   |                9 |             32 |
|  clk         | fsm6/done_reg_18                   |                   |               27 |             32 |
|  clk         | fsm6/done_reg_20                   |                   |               25 |             32 |
|  clk         | fsm6/done_reg_21                   |                   |               18 |             32 |
|  clk         | fsm6/done_reg_22                   |                   |               22 |             32 |
|  clk         | fsm6/done_reg_23                   |                   |               26 |             32 |
|  clk         | fsm6/done_reg_24                   |                   |               26 |             32 |
|  clk         | fsm6/done_reg_25                   |                   |               24 |             32 |
|  clk         | fsm6/done_reg_26                   |                   |               18 |             32 |
|  clk         | fsm6/done_reg_27                   |                   |               22 |             32 |
|  clk         | fsm6/done_reg_28                   |                   |               17 |             32 |
|  clk         | fsm6/done_reg_29                   |                   |               11 |             32 |
|  clk         | fsm6/done_reg_30                   |                   |               10 |             32 |
|  clk         | fsm6/done_reg_6                    |                   |               27 |             32 |
|  clk         |                                    | fsm4/RSTP         |               10 |             51 |
|  clk         |                                    | fsm3/RSTP         |               10 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in |                9 |             51 |
|  clk         |                                    | mult_pipe8/p_0_in |                9 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in |               11 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in |               11 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in |                7 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in |                9 |             51 |
|  clk         |                                    |                   |               52 |            124 |
+--------------+------------------------------------+-------------------+------------------+----------------+


