(define-fun assumption.0 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv3 2)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.1 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))))))
(define-fun assumption.2 ((RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (not (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv1 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.3 ((RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv144 8))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv132 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv130 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.4 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (and (= RTL.instr_add (_ bv1 1)) (= ((_ extract 2 0) RTL.latched_rd) ((_ extract 2 0) (_ bv2 5))))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (and (= RTL.instr_rdinstrh (_ bv0 1)) (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2))))) (= RTL.instr_beq (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))))))
(define-fun assumption.5 ((RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_alu_reg_reg (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_timer (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.6 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_addi (_ bv1 1)) (= RTL.instr_beq (_ bv0 1))) (and (and (= RTL.instr_beq (_ bv0 1)) (= ((_ extract 1 1) RTL.latched_rd) ((_ extract 1 1) (_ bv24 5)))) (= ((_ extract 3 3) RTL.latched_rd) ((_ extract 3 3) (_ bv24 5))))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.7 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_add) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))))))
(define-fun assumption.8 ((RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_wordsize (_ bv3 2)) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))))))
(define-fun assumption.9 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv80 8))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_addi (_ bv1 1)) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.10 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.instr_addi (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstrh (_ bv0 1))))))
(define-fun assumption.11 ((RTL.trap (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rdata (_ bv1 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (and (= RTL.mem_valid (_ bv1 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.12 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))))))
(define-fun assumption.13 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (and (= RTL.mem_state (_ bv1 2)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.14 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_getq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv0 1)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.15 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_addi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_beq (_ bv1 1)) (= RTL.instr_addi (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_slt (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.instr_lb (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))))))
(define-fun assumption.16 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slli) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sll) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_srl) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_srli) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sh) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sll_srl_sra) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_beq (_ bv1 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))))))
(define-fun assumption.17 ((RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv194 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv132 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.decoder_trigger (_ bv0 1))))))
(define-fun assumption.18 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_alu_reg_reg (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.19 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))))))
(define-fun assumption.20 ((RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv130 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv132 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv1 1)) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))))))
(define-fun assumption.21 ((RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv0 1)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.decoded_rd (_ bv2 5))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.22 ((RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))))))
(define-fun assumption.23 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bgeu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (and (= RTL.instr_rdinstrh (_ bv0 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.24 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv130 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv129 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))))))
(define-fun assumption.25 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))))))
(define-fun assumption.26 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.trap (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))))))
(define-fun assumption.27 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv96 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.latched_rd (_ bv0 5))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))))))
(define-fun assumption.28 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv144 8))))) (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))))))
(define-fun assumption.29 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.instr_slt (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_add (_ bv0 1))))))
(define-fun assumption.30 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv1 2)) (= RTL.instr_bne (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))))))
(define-fun assumption.31 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.32 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.33 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 2 2) (_ bv3455532983 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.mem_rdata_q) ((_ extract 5 5) (_ bv1226059283 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_sltu (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))))))
(define-fun assumption.34 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.35 ((RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lh) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sra) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_srai) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_slti_blt_slt) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sltiu_bltu_sltu) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sll) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slt (_ bv0 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.36 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_sltiu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (and (= RTL.instr_bge (_ bv0 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.37 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_slti_blt_slt) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_xor) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_add) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv0 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv72 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv136 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv136 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_slt (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.38 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 2 2) (_ bv3489132471 32)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slt (_ bv0 1)) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))))))
(define-fun assumption.39 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.40 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_sltiu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.41 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.42 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv1 1)) (= RTL.instr_sltiu (_ bv0 1))) (and (= RTL.instr_sltiu (_ bv0 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.instr_slt (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.43 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))))) (or (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rdata (_ bv1 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.44 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bge (_ bv1 1)) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))))))
(define-fun assumption.45 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_rdinstrh) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv8 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_setq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sh) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_srl) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_slli_srli_srai) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_srli) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sb) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lh) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_getq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv193 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv132 8)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv132 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv0 8)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv200 8)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv200 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_slti_blt_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sltiu_bltu_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sltiu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sltu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_compare) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bne (_ bv0 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))))))
(define-fun assumption.46 ((RTL.instr_addi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_and (_ bv0 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))))))
(define-fun assumption.47 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_bne (_ bv0 1))))))
(define-fun assumption.48 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.49 ((RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_rd (_ bv0 5)) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.50 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.mem_rdata_q) ((_ extract 6 6) (_ bv3019456435 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bgeu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))))))
(define-fun assumption.51 ((RTL.latched_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv1 2)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))))))
(define-fun assumption.52 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstr (_ bv0 1)) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))))))
(define-fun assumption.53 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv1 2)) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.54 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_blt (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))))))
(define-fun assumption.55 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slti (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.56 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))))))
(define-fun assumption.57 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv1 2)) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.58 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.59 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3357548659 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_sltiu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))))))
(define-fun assumption.60 ((RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))))))
(define-fun assumption.61 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))))))
(define-fun assumption.62 ((RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_ori) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))))))
(define-fun assumption.63 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.64 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))))))
(define-fun assumption.65 ((RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_beq (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))))))
(define-fun assumption.66 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.67 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.68 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sra) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8)))))) (or (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lh) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv16 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstr (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))))))
(define-fun assumption.69 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.70 ((RTL.instr_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv160 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lui) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_auipc) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lui_auipc_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv2986319971 32)))))) (or (or (or (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sra) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_srai) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lb) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lbu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sll) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slli) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv64 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv65 8)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.instr_sw) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstr (_ bv0 1)) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))))))
(define-fun assumption.71 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.72 ((RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_beq (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.73 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.74 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.instr_beq (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))))))
(define-fun assumption.75 ((RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_and) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bgeu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_and (_ bv1 1))))))
(define-fun assumption.76 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.77 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.78 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.79 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.80 ((RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3357552627 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_stalu (_ bv0 1)) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))))))
(define-fun assumption.81 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.82 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3357548787 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.83 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.84 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.85 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.86 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.87 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.88 ((RTL.instr_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_rdinstrh (_ bv0 1)) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.mem_state (_ bv1 2))))))
(define-fun assumption.89 ((RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3355455347 32)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_sltiu (_ bv0 1)) (= RTL.instr_slt (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))))))
(define-fun assumption.90 ((RTL.mem_state (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.91 ((RTL.mem_state (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstrh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))))))
(define-fun assumption.92 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.93 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.94 ((RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_addi) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.95 ((RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bne (_ bv0 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.cpu_state (_ bv8 8))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))))))
(define-fun assumption.96 ((RTL.instr_bltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bgeu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.97 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.98 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.latched_is_lh) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.99 ((RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstrh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bne (_ bv0 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_store (_ bv1 1))))))
(define-fun assumption.100 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.101 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.102 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.103 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.104 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.105 ((RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))))))
(define-fun assumption.106 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_add) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))))))
(define-fun assumption.107 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.108 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.109 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.110 ((RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slti (_ bv0 1)) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))))))
(define-fun assumption.111 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.112 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.113 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bne (_ bv0 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))))))
(define-fun assumption.114 ((RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bltu (_ bv1 1)) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))))))
(define-fun assumption.115 ((RTL.mem_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1))) Bool (and (and true (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3223330931 32))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slt (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))))))
(define-fun assumption.116 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.117 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.118 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.119 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_wdata (_ bv0 1)) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))))))
(define-fun assumption.120 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slti (_ bv0 1)) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))))))
(define-fun assumption.121 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.122 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_bne) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))))))
(define-fun assumption.123 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3356504051 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))))))
(define-fun assumption.124 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.irq_active) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.irq_delay) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.125 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_bge) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstrh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_stalu (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))))))
(define-fun assumption.126 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.127 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.128 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.129 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_bgeu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_beq (_ bv0 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))))))
(define-fun assumption.130 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.131 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.132 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3355451507 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_stalu (_ bv0 1)) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))))))
(define-fun assumption.133 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_sub) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_beq) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.instr_beq (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))))))
(define-fun assumption.134 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.135 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.136 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.137 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.138 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 4 4) (_ bv3355455475 32)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_bgeu (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))))))
(define-fun assumption.139 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.140 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.141 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.142 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.143 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.144 ((RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))))))
(define-fun assumption.145 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.146 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.147 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.148 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.149 ((RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_rdinstr) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.150 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_slt (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))))))
(define-fun assumption.151 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv1 2)) (= RTL.instr_bne (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.152 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.153 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.154 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8)))))) (or (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_slt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_blt) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_slti) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_slti_blt_slt) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv68 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv72 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv80 8)))))) (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv96 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (not (= ((_ extract 0 0) RTL.instr_bltu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_or) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.trap (_ bv0 1)) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_or (_ bv1 1))))))
(define-fun assumption.155 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.156 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.157 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.trap (_ bv0 1))))))
