
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top toplevel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 867.566 ; gain = 177.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/new/toplevel.vhd:36]
	Parameter divideby bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clkdivider' declared at 'C:/Users/Zach/Downloads/clkdivider_1.vhd:9' bound to instance 'make2Hz' of component 'clkdivider' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/new/toplevel.vhd:65]
INFO: [Synth 8-638] synthesizing module 'clkdivider' [C:/Users/Zach/Downloads/clkdivider_1.vhd:17]
	Parameter divideby bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdivider' (1#1) [C:/Users/Zach/Downloads/clkdivider_1.vhd:17]
INFO: [Synth 8-3491] module 'proc_system' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1354' bound to instance 'proc_system_i' of component 'proc_system' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/new/toplevel.vhd:85]
INFO: [Synth 8-638] synthesizing module 'proc_system' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1369]
INFO: [Synth 8-3491] module 'proc_system_axi_gpio_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'dips_and_leds' of component 'proc_system_axi_gpio_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1621]
INFO: [Synth 8-638] synthesizing module 'proc_system_axi_gpio_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'proc_system_mdm_1_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'proc_system_mdm_1_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1645]
INFO: [Synth 8-638] synthesizing module 'proc_system_mdm_1_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'proc_system_microblaze_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'proc_system_microblaze_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1658]
INFO: [Synth 8-638] synthesizing module 'proc_system_microblaze_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'proc_system_microblaze_0_axi_periph_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1G4H004' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1G4H004' (2#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9ZNE1M' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9ZNE1M' (3#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ODJDQS' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ODJDQS' (4#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:821]
INFO: [Synth 8-3491] module 'proc_system_xbar_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'proc_system_xbar_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'proc_system_xbar_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'proc_system_microblaze_0_axi_periph_0' (5#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_PBAZYT' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:242]
INFO: [Synth 8-3491] module 'proc_system_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'proc_system_dlmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:456]
INFO: [Synth 8-638] synthesizing module 'proc_system_dlmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'proc_system_dlmb_v10_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'proc_system_dlmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:510]
INFO: [Synth 8-638] synthesizing module 'proc_system_dlmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'proc_system_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'proc_system_ilmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:538]
INFO: [Synth 8-638] synthesizing module 'proc_system_ilmb_bram_if_cntlr_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'proc_system_ilmb_v10_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'proc_system_ilmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:592]
INFO: [Synth 8-638] synthesizing module 'proc_system_ilmb_v10_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'proc_system_lmb_bram_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'proc_system_lmb_bram_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:620]
INFO: [Synth 8-638] synthesizing module 'proc_system_lmb_bram_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_PBAZYT' (6#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:242]
INFO: [Synth 8-3491] module 'proc_system_rst_Clk_100M_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_rst_Clk_100M_0_stub.vhdl:5' bound to instance 'rst_Clk_100M' of component 'proc_system_rst_Clk_100M_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'proc_system_rst_Clk_100M_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_rst_Clk_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'proc_system_axi_uartlite_0_0' declared at 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'uartlite' of component 'proc_system_axi_uartlite_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1814]
INFO: [Synth 8-638] synthesizing module 'proc_system_axi_uartlite_0_0' [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-4500-ZPCX/realtime/proc_system_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'proc_system' (7#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/synth/proc_system.vhd:1369]
WARNING: [Synth 8-6014] Unused sequential element ctr_reg was removed.  [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/new/toplevel.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (8#1) [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/new/toplevel.vhd:36]
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ODJDQS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9ZNE1M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1G4H004 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 937.660 ; gain = 247.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 937.660 ; gain = 247.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 937.660 ; gain = 247.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_microblaze_0_0/proc_system_microblaze_0_0/proc_system_microblaze_0_0_in_context.xdc] for cell 'proc_system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_microblaze_0_0/proc_system_microblaze_0_0/proc_system_microblaze_0_0_in_context.xdc] for cell 'proc_system_i/microblaze_0'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_dlmb_v10_0/proc_system_dlmb_v10_0/proc_system_dlmb_v10_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_dlmb_v10_0/proc_system_dlmb_v10_0/proc_system_dlmb_v10_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_ilmb_v10_0/proc_system_ilmb_v10_0/proc_system_dlmb_v10_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_ilmb_v10_0/proc_system_ilmb_v10_0/proc_system_dlmb_v10_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_dlmb_bram_if_cntlr_0/proc_system_dlmb_bram_if_cntlr_0/proc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_dlmb_bram_if_cntlr_0/proc_system_dlmb_bram_if_cntlr_0/proc_system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_ilmb_bram_if_cntlr_0/proc_system_ilmb_bram_if_cntlr_0/proc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_ilmb_bram_if_cntlr_0/proc_system_ilmb_bram_if_cntlr_0/proc_system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_lmb_bram_0/proc_system_lmb_bram_0/proc_system_lmb_bram_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_lmb_bram_0/proc_system_lmb_bram_0/proc_system_lmb_bram_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_mdm_1_0/proc_system_mdm_1_0/proc_system_mdm_1_0_in_context.xdc] for cell 'proc_system_i/mdm_1'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_mdm_1_0/proc_system_mdm_1_0/proc_system_mdm_1_0_in_context.xdc] for cell 'proc_system_i/mdm_1'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_rst_Clk_100M_0/proc_system_rst_Clk_100M_0/proc_system_rst_Clk_100M_0_in_context.xdc] for cell 'proc_system_i/rst_Clk_100M'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_rst_Clk_100M_0/proc_system_rst_Clk_100M_0/proc_system_rst_Clk_100M_0_in_context.xdc] for cell 'proc_system_i/rst_Clk_100M'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0_in_context.xdc] for cell 'proc_system_i/uartlite'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0/proc_system_axi_uartlite_0_0_in_context.xdc] for cell 'proc_system_i/uartlite'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_xbar_0/proc_system_xbar_0/proc_system_xbar_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_xbar_0/proc_system_xbar_0/proc_system_xbar_0_in_context.xdc] for cell 'proc_system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_in_context.xdc] for cell 'proc_system_i/dips_and_leds'
Finished Parsing XDC File [c:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/sources_1/bd/proc_system/ip/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0/proc_system_axi_gpio_0_0_in_context.xdc] for cell 'proc_system_i/dips_and_leds'
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.srcs/constrs_1/new/project1_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1038.594 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'proc_system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for proc_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_system_i/dips_and_leds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design proc_system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'proc_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'proc_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_i/mdm_1/Dbg_Clk_0' to pin 'proc_system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'proc_system_i/mdm_1/Dbg_Update_0' to pin 'proc_system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.711 ; gain = 350.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |proc_system_xbar_0               |         1|
|2     |proc_system_axi_gpio_0_0         |         1|
|3     |proc_system_mdm_1_0              |         1|
|4     |proc_system_microblaze_0_0       |         1|
|5     |proc_system_rst_Clk_100M_0       |         1|
|6     |proc_system_axi_uartlite_0_0     |         1|
|7     |proc_system_dlmb_bram_if_cntlr_0 |         1|
|8     |proc_system_dlmb_v10_0           |         1|
|9     |proc_system_ilmb_bram_if_cntlr_0 |         1|
|10    |proc_system_ilmb_v10_0           |         1|
|11    |proc_system_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |proc_system_axi_gpio_0_0_bbox_0         |     1|
|2     |proc_system_axi_uartlite_0_0_bbox_10    |     1|
|3     |proc_system_dlmb_bram_if_cntlr_0_bbox_4 |     1|
|4     |proc_system_dlmb_v10_0_bbox_5           |     1|
|5     |proc_system_ilmb_bram_if_cntlr_0_bbox_6 |     1|
|6     |proc_system_ilmb_v10_0_bbox_7           |     1|
|7     |proc_system_lmb_bram_0_bbox_8           |     1|
|8     |proc_system_mdm_1_0_bbox_1              |     1|
|9     |proc_system_microblaze_0_0_bbox_2       |     1|
|10    |proc_system_rst_Clk_100M_0_bbox_9       |     1|
|11    |proc_system_xbar_0_bbox_3               |     1|
|12    |IBUF                                    |    11|
|13    |OBUF                                    |     9|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1111|
|2     |  proc_system_i               |proc_system                           |  1091|
|3     |    microblaze_0_axi_periph   |proc_system_microblaze_0_axi_periph_0 |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_PBAZYT  |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1051.563 ; gain = 258.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1051.563 ; gain = 361.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.508 ; gain = 662.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zach/Documents/GradSchool/Fall 2019/EN525.742_SOC_Design_Lab/tutorial_2/tutorial_2.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 16:13:55 2019...
