#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 16 11:39:42 2023
# Process ID: 23368
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9916 C:\Users\mafassi\Desktop\13MHz_UART_25Ko_parity - export test\Vivado project\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/vivado.log
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.xpr}
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0} c:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/LVDS_Buffer} {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0}} [current_project]
update_ip_catalog
open_bd_design {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity\ -\ export\ test/Vivado\ project/Microblaze5.tmp/uart_axifull_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity - export test/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
close_project
