$date
	Thu Aug 24 23:14:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_add_sub $end
$var wire 32 ! result [31:0] $end
$var reg 32 " X [31:0] $end
$var reg 32 # Y [31:0] $end
$var reg 1 $ a_s $end
$scope module dut $end
$var wire 32 % X [31:0] $end
$var wire 32 & Y [31:0] $end
$var wire 1 $ a_s $end
$var wire 32 ' result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011000100100110111010010111 '
b11101000111101011100001010001 &
b11110101111100111011011001000110 %
0$
b11101000111101011100001010001 #
b11110101111100111011011001000110 "
b10011000100100110111010010111 !
$end
#10
b11011000110101001111110111110101 !
b11011000110101001111110111110101 '
1$
#20
