0|1291|Public
40|$|The California Energy Commission (Energy Commission) {{proposes to}} amend its Appliance Efficiency Regulations. The {{purpose of this}} {{rulemaking}} is to adopt efficiency standards for active <b>mode,</b> <b>standby</b> <b>mode,</b> <b>power</b> factor, luminance control, and labeling, in televisions with a screen area fewer than 1, 400 square inches in area and t...|$|R
5000|$|The {{regulations}} {{mandate that}} from 6 January 2010 [...] "off mode" [...] and <b>standby</b> <b>power</b> shall not exceed 1W, [...] "standby plus" [...] power (providing information or status display {{in addition to}} possible reactivation function) shall not exceed 2W. Equipment must where appropriate provide <b>off</b> <b>mode</b> and/or <b>standby</b> <b>mode</b> when the equipment {{is connected to the}} mains power source. These figures were halved on 6 January 2013.|$|R
5000|$|On 6 January 2010 the European Commission (EC) Regulation No 1275/2008 {{came into}} force. The {{regulations}} mandate that from 6 January 2010 [...] "off mode" [...] and <b>standby</b> <b>power</b> for electrical and electronic household and ofﬁce equipment shall not exceed 1W, [...] "standby plus" [...] power (providing information or status display {{in addition to}} possible reactivation function) shall not exceed 2W. Equipment must where appropriate provide <b>off</b> <b>mode</b> and/or <b>standby</b> <b>mode</b> when the equipment {{is connected to the}} mains power source. These figures were halved on 6 January 2013.|$|R
5000|$|On 6 January 2010, the European Commission's EC Regulation 1275/2008 {{came into}} force {{regulating}} requirements for standby and [...] "off mode" [...] {{electric power consumption}} of electrical and electronic household and ofﬁce equipment. The regulations mandate that from 6 January 2010 [...] "off mode" [...] and <b>standby</b> <b>power</b> shall not exceed 1W, [...] "standby-plus" [...] power (providing information or status display in addition to possible reactivation function) shall not exceed 2W (these figures are halved on 6 January 2013). Equipment must, where appropriate, provide <b>off</b> <b>mode</b> and/or <b>standby</b> <b>mode</b> when the equipment {{is connected to the}} mains power source.|$|R
50|$|<b>Standby</b> <b>power,</b> informally called vampire or phantom power, {{refers to}} the {{electricity}} consumed by many appliances when they are switched <b>off</b> or in <b>standby</b> <b>mode.</b> The typical <b>standby</b> <b>power</b> per appliance is low (typically from less than 1 to 25 W), but, when multiplied by the billions of appliances in houses and in commercial buildings, standby losses represent a significant fraction of total world electricity use. According to Alan Meier, a staff scientist at the Lawrence Berkeley National Laboratory, <b>standby</b> <b>power</b> before the One Watt Initiative proposals were implemented as regulations accounted {{for as much as}} 10% of household power consumption. A study in France found that <b>standby</b> <b>power</b> accounted for 7% of total residential consumption, and other studies put the proportion of consumption due to <b>standby</b> <b>power</b> at 13%.|$|R
40|$|Multi-threshold voltage CMOS (MTCMOS) is an {{effective}} technique for reducing the leakage energy consumption of idle circuits. The MTCMOS circuits, however, suffer from high energy overhead during the transitions between the active and <b>standby</b> <b>modes.</b> The trade-offs between the mode transition energy overhead, the wake-up delay, and the <b>standby</b> <b>mode</b> <b>power</b> consumption of the MTCMOS circuits are evaluated in this paper. The short-circuit power consumed by an MTCMOS circuit during a wake-up event is characterized. Appropriate sleep signal buffer sizing guidelines to achieve sleep-to-active mode transitions with low energy overhead are provided. An optimum range of sleep transistor buffer sizes is identified for a 32 -bit Brent-Kung MTCMOS adder in a 65 nm CMOS technology. It is shown that reducing the buffer size below the lower boundary of this optimum region is not effective for lowering the overall energy overhead and <b>standby</b> <b>mode</b> <b>power</b> consumption while causing a significant degradation in the wake-up speed. © 2008 IEEE...|$|R
40|$|Abstract—Recent {{progress}} in ultra-low-power circuit design is creating {{new opportunities for}} cubic millimeter computing. Robust low-voltage operation has reduced active mode power consump-tion considerably, but <b>standby</b> <b>mode</b> <b>power</b> consumption has re-ceived relatively little attention from low-voltage designers. In this work, we describe a low-voltage processor called the Phoenix Pro-cessor that has been designed at the device, circuit, and architec-ture levels to minimize <b>standby</b> <b>power.</b> A test chip has been im-plemented in a carefully selected 0. 18 m process {{in an area of}} only 915 915 m. Measurements show that Phoenix consumes 35. 4 pW in <b>standby</b> <b>mode</b> and 226 nW in active mode. Index Terms—Low voltage, ultra-low leakage, ultra-low power. I...|$|R
40|$|International audienceThis paper aims at {{introducing}} a safe voltage scaling and body biasing methodology for Low-Density Parity Check (LDPC) hard-wired IP. The proposed methodology allows an efficient post-silicon tuning of the LDPC, and the performances {{can be adapted}} to High Speed mode, or Low Operating <b>Power</b> <b>mode,</b> or Low <b>Standby</b> <b>Power</b> <b>mode</b> requirements. Concrete 45 nm silicon results are introduced in this paper to demonstrate the added value of the methodology. More precisely, it is shown that running the High Performance mode leads to + 24 % on circuit maximum operating frequency. And the Low <b>Standby</b> <b>Power</b> <b>mode</b> results on x 0. 73 leakage minimization. The proposed adaptive LDPC encoder/decoder can remove some barriers to the adoption of long LDPC codes on portable devices...|$|R
40|$|Reduction in leakage {{power has}} become an {{important}} concern in low voltage, low power and high performance applications. In this paper, we use dual threshold technique to reduce leakage power by assigning high threshold voltage to some transistors in non-critical paths, and using lowthreshold transistors in critical paths. In order to achieve the best leakage power saving under target performance constraints, an algorithm is presented for selecting and assigning an optimal high threshold voltage. A general standby leakage current model which has been veri ed by HSPICE is used to estimate <b>standby</b> leakage <b>power.</b> Results show that dual threshold technique is good for power reduction during both <b>standby</b> and active <b>modes.</b> The <b>standby</b> leakage <b>power</b> savings for some ISCAS benchmarks can be more than 50 %. ...|$|R
40|$|In {{the past}} days, many {{consumers}} could simply unplug their appliances {{and go on}} holidays, assuming that their electricity meter would just stop. <b>Standby</b> <b>power</b> is a power consumed by an appliance when switched off or not performing its primary functions. <b>Standby</b> <b>power</b> consumption provides good opportunity for reducing both energy consumption and green house gas emissions. Through co-operation among governments, industry and consumers and the co-ordination of international policies, <b>standby</b> <b>modes</b> can be made more efficient, thereby reducing the overall demand for power. In this paper, <b>standby</b> <b>power</b> consumption of various domestic appliances was determined using an energy cost meter. The experimental results shows that the <b>standby</b> <b>power</b> of various house hold electrical appliances is consuming more electricity during <b>standby</b> <b>mode...</b>|$|R
40|$|A new circuit {{technique}} is proposed {{in this paper}} to lower the energy overhead of mode transitions for effective energy reduction with the MTCMOS circuits. The charge stored at the virtual rails and the sleep signal lines are recycled during the active-to-sleep-to-active mode transitions with the proposed technique. Applying the charge recycling MTCMOS circuit technique to a 32 -bit Brent-Kung adder reduces the energy overhead due to the mode transitions by up to 12. 2 % {{as compared to the}} conventional MTCMOS circuits. Furthermore, the <b>standby</b> <b>mode</b> <b>power</b> consumption is reduced by up to 92. 8 % as compared to a standard Brent-Kung adder in a 65 nm CMOS technology...|$|R
50|$|Devices {{that have}} {{rechargeable}} batteries and are always plugged in use <b>standby</b> <b>power</b> {{even if the}} battery is fully charged. Corded appliances such as vacuum cleaners, electric razors, and simple telephones do not need a <b>standby</b> <b>mode</b> and do not consume the <b>standby</b> <b>power</b> that cordless equivalents do.|$|R
50|$|WiiConnect24 {{can still}} be turned on or off via the setup interface. If it is on, the user is allowed to enable or disable <b>Standby</b> Connect <b>mode.</b> While the console is in <b>standby,</b> the <b>power</b> LED {{indicates}} {{the current status of}} the standby connection; red indicating Standby Connect is off, yellow indicating <b>Standby</b> Connect <b>mode</b> is on. If the power button on the console is pressed and held down for three to four seconds, the Wii goes into <b>standby</b> <b>mode</b> with <b>Standby</b> Connect <b>off.</b> If the Wii is cut off from power and power is later restored, it goes into <b>standby</b> <b>mode</b> with <b>Standby</b> Connect <b>mode</b> <b>off,</b> and WiiConnect24 will not operate until the console is turned on.|$|R
40|$|Multi-threshold voltage CMOS (MTCMOS) {{has emerged}} as an {{increasingly}} popular technique for reducing the leakage energy consumption of idle circuits. The MTCMOS circuits, however, suffer from high energy overhead during the transitions between the active and <b>standby</b> <b>modes.</b> A new circuit technique is proposed in this paper to lower the energy overhead of these mode transitions for effective energy reduction with the MTCMOS circuits. The charge stored at the "virtual power" and "virtual ground" lines are recycled during the active-to-sleep-toactive mode transitions with the proposed technique. Applying the charge recycling MTCMOS circuit technique to a 32 -bit Brent-Kung adder reduces the energy overhead due to the mode transitions by up to 36. 3 % {{as compared to the}} conventional MTCMOS circuits. Furthermore, the <b>standby</b> <b>mode</b> <b>power</b> consumption is reduced by up to 91. 1 % as compared to a standard Brent-Kung adder in a 65 nm CMOS technology. © 2007 IEEE...|$|R
40|$|Abstract — <b>Standby</b> <b>power</b> can {{dominate}} the power budgets of battery-operated ultra-low power processors, and reducing <b>standby</b> <b>power</b> {{is the key}} challenge for further power reduction. State-of-the-art ultra low voltage sensors consume hundreds of nW in wake mode and 100 pW or less in <b>standby</b> <b>mode.</b> Therefore, applying known circuit techniques for further <b>standby</b> <b>power</b> reduction is very challenging. In this paper, we extend known <b>standby</b> <b>power</b> reduction techniques for use in ultra-low power processors. In particular, we propose structures that enable the use of super cut-off voltages throughout the design with minimal power overhead. Different strategies for power gated logic blocks and memory cells are investigated. I...|$|R
40|$|Abstract – A new circuit {{technique}} is proposed {{in this paper}} to lower the energy overhead of mode transitions for effective energy reduction with the MTCMOS circuits. The charge stored at the virtual rails and the sleep signal lines are recycled during the active-to-sleep-to-active mode transitions with the proposed technique. Applying the charge recycling MTCMOS circuit technique to a 32 -bit Brent-Kung adder reduces the energy overhead due to the mode transitions by up to 12. 2 % {{as compared to the}} conventional MTCMOS circuits. Furthermore, the <b>standby</b> <b>mode</b> <b>power</b> consumption is reduced by up to 92. 8 % as compared to a standard Brent-Kung adder in a 65 nm CMOS technology. Index Terms – Multi-threshold voltage CMOS, energy recycling, sleep switch, subthreshold leakage...|$|R
40|$|Hotels {{are always}} looking for ways to cut costs and <b>standby</b> <b>power</b> creates an {{unnecessary}} expense for hotels through wasted electricity. As much as 10 % of the power in residences is consumed by <b>standby</b> <b>power</b> and older appliances such as televisions are the largest consumers of <b>standby</b> <b>power.</b> The ENERGY STAR program has developed standards for <b>standby</b> <b>power</b> consumption to decrease the energy consumed in <b>standby</b> <b>mode,</b> however older appliances already in many hotels are not ENERGY STAR compliant. Rather than replacing all appliances, hotels must come up with other ways to reduce <b>standby</b> <b>power</b> consumption while considering the needs of customers. It would be easy if hotels could shutoff power to a room when the room is vacant, however multiple hotel rooms are on the same circuit breaker and the cost of a sophisticated energy management system outweighs the cost of <b>standby</b> <b>power...</b>|$|R
40|$|Abstract – Multi-threshold voltage CMOS (MTCMOS) {{has emerged}} as an {{increasingly}} popular technique for reducing the leakage energy consumption of idle circuits. The MTCMOS circuits, however, suffer from high energy overhead during the transitions between the active and <b>standby</b> <b>modes.</b> A new circuit technique is proposed in this paper to lower the energy overhead of these mode transitions for effective energy reduction with the MTCMOS circuits. The charge stored at the virtual lines is recycled during the active-to-sleep-to-active mode transitions with the proposed technique. Applying the charge recycling MTCMOS circuit technique to a 32 -bit Brent-Kung adder reduces the energy overhead of mode transitions by up to 36. 3 % {{as compared to the}} conventional MTCMOS circuits. Further-more, the <b>standby</b> <b>mode</b> <b>power</b> consumption is reduced by 91. 1 % as compared to a standard Brent-Kung adder in a 65 nm CMOS technology. Index Terms – Multi-threshold voltage CMOS, energy recycling, gated power, gated ground, sleep switch, subthreshold leakage...|$|R
40|$|A {{method for}} {{reducing}} the power consumption in a state retaining circuit during a <b>standby</b> <b>mode</b> is disclosed comprising, in an active state, providing a regular power supply (VDD) and a <b>standby</b> <b>power</b> supply (VDD <b>STANDBY)</b> to the state retaining circuit; for a transition from an active state to a standby state, decreasing the regular power supply to ground level and maintaining the <b>standby</b> <b>power</b> supply (VDD <b>STANDBY)</b> thus providing the circuit elements (36, 142, 78, 85) of the state retaining circuit with enough power for retaining the state during standby mode; and for a transition from the standby state to the active state, increasing the regular power supply (VDD) from its ground level to its active level. A circuit {{for reducing the}} power consumption in a state retaining circuit during a <b>standby</b> <b>mode</b> is disclosed comprising a control unit (1) providing at least one control signal; a data input unit (3) providing at least one input signal; a data output unit (7) providing at least one output signal; a data storage unit (5) for holding {{the state of the}} circuit during an a standby mode; a regular power supply supplying power to the data storage unit (5) during an active mode; and a <b>standby</b> <b>power</b> supply supplying power to at least a part of the data storage unit (5) during the active <b>mode</b> and the <b>standby</b> <b>mode...</b>|$|R
5000|$|Some power strips have {{energy-saving}} features, which {{switch off}} the strip if appliances go into <b>standby</b> <b>mode.</b> Using a sensor circuit, they detect if {{the level of}} power through the socket is in <b>standby</b> <b>mode</b> (less than 30 watts), and if so they will turn off that socket. This reduces the consumption of <b>standby</b> <b>power</b> used by computer peripherals and other equipment when not in use, saving money and energy. Some more-sophisticated power strips have a master and slave socket arrangement, and when the [...] "master" [...] socket detects <b>standby</b> <b>mode</b> in the attached appliance's current it turns off the whole strip.|$|R
40|$|Abstract- In this paper, we {{motivate the}} post-mask {{performance}} enhancement technique {{combined with the}} Multi-Threshold Voltage CMOS (MTCMOS) leakage current suppression technology, and integrate the new design {{issues related to the}} MTCMOS technology into the ASIC design methodology. The issues include shortcircuit current and sneak leakage current prevention. Towards validating the proposed techniques, a Personal Digital Assistant (PDA) processor has been implemented using the methodology, and a 0. 18 um process. The fabricated PDA processor operates at 333 MHz which has been improved about 23 % at no additional cost of redesign and masks, and consumes about 2 uW of <b>standby</b> <b>mode</b> leakage <b>power</b> which could have been three orders of magnitude larger if the MTCMOS technology was not applied...|$|R
40|$|This {{paper we}} {{proposed}} advanced burst mode control technique {{to reduce the}} <b>standby</b> <b>power</b> consumption of the switch mode power supply (SMPS). To reduce the <b>standby</b> <b>power</b> consumption, most of the converter use burst mode or skip mode control technique. However Conventional <b>standby</b> <b>mode</b> control techniques have some problems such as audible noise and poor regulation. In proposed techniques, basically, the burst mode control technique is employed to reduce the fundamental switching frequency while limiting the peak drain current. But, in proposed technique, to improve the regulation characteristic, burst period of the proposed technique is shorter {{than that of the}} conventional burst mode technique. And also, to reduce the switching loss increase due to the short burst period, burst switching signal of the proposed technique is partially skipped. By using proposed advanced burst mode control technique, calculated <b>standby</b> <b>power</b> is 0. 695 W while <b>standby</b> <b>power</b> of the conventional burst mode control is 1. 014 W. </span...|$|R
5000|$|<b>Standby</b> <b>power</b> {{consumption}} of some computers {{can be reduced}} by turning off components that use <b>power</b> in <b>standby</b> <b>mode.</b> For instance, disabling Wake-on-LAN (WoL), [...] "wake on modem", [...] "wake on keyboard" [...] or [...] "wake on USB" [...] may reduce <b>power</b> when in <b>standby.</b> Unused features may be disabled in the computer's BIOS setup to save power.|$|R
40|$|Abstract — We propose an {{ultra-low}} power interconnect bus for millimeter-scale wireless sensor nodes. Using only 4 IO pads, the bus {{minimizes the}} required chip real estate, enabling ultra-small form factors in modular sensor node designs. Low power is achieved   using   a   “clockless ”   design   of   member   nodes   while aggressive power gating allows an ultra-low <b>power</b> <b>standby</b> <b>mode</b> with only 53 gates powered on. An integrated wakeup scheme {{is compatible with}} PMUs that have a special low <b>power</b> <b>standby</b> <b>mode.</b> The MBus is fully synthesizable and uses robust timing. Implemented in a 3 module system in 180 nm technology, Mbus achieves 8 nW of <b>standby</b> <b>power</b> and 17. 5 pJ/bit/chip. Index Terms — Wireless sensor nodes, sensor systems, data buses, interconnections...|$|R
40|$|Leakage current {{minimization}} is {{an important}} topic for event driven applications that {{spend most of their}} times in <b>standby</b> <b>mode.</b> <b>Power</b> gating technique {{is one of the most}} effective ways to reduce the standby leakage current. However, when power gating tech-nique is applied to a functional unit, there exists a delay-power tradeoff, which can be characterized with the widths of sleep transistors. In this paper, we point out that: under the same target clock period, there are many feasible clock skew schedules; since differ-ent clock skew schedules impose different timing constraints to functional units, different clock skew schedules may lead to different standby leakage currents. Based on that ob-servation, we present an MILP (mixed integer linear programming) approach to formally formulate the problem of simultaneous application of optimal clock skew scheduling and power-gated module selection (i. e., sleep transistor width selection) in high-level synthe-sis stage. Experimental data show that: compared with the existing design flow, our standby leakage current reduction achieves 29. 3 %...|$|R
40|$|The {{quest for}} {{improved}} energy savings is driving research into power converter high-efficiency operation under extremely light-load conditions. The {{use of multiple}} output converters to satisfy circuit needs and cost requirements adds additional complication to the <b>standby</b> <b>mode</b> power-consumption problem. This {{is due to the}} difficulty of satisfying both good cross-regulation under various load conditions as well as high efficiency in the <b>standby</b> <b>mode</b> simultaneously; because topologies that exhibit a good cross-regulation performance, such as resonant converters, generally have a poor efficiency problem under extremely light-loads. A secondary side post regulator (SSPR) is proposed to reduce the <b>standby</b> <b>power</b> consumption and to improve the cross-regulation performance of single-controller multiple-output channel power converters. It is capable of reducing the power consumption of the power converter as well as the SSPR. The SSPR is analysed using its operational principles and small signal models. A 110 W experimental prototype was built to verify the <b>standby</b> <b>power</b> consumption and cross-regulation performance using the proposed SSPR. close 0...|$|R
50|$|<b>Standby</b> <b>power</b> {{consumption}} can {{be estimated}} using tables of <b>standby</b> <b>power</b> used by typical devices, although <b>standby</b> <b>power</b> used by appliances of the same class vary extremely widely (for a CRT computer display <b>standby</b> <b>power</b> is listed at a minimum of 1.6 W, maximum 74.5 W). Total <b>standby</b> <b>power</b> {{can be estimated}} by measuring total house power with all devices standing by, then disconnected, but this method is inaccurate and subject to large errors and uncertainties.|$|R
40|$|<b>Standby</b> <b>power,</b> {{as defined}} in this paper, is the {{electricity}} consumed by end-use electrical equipment when it is switched off or not performing its main function. <b>Standby</b> <b>power</b> consumption represents an increasing fraction of energy use in Organization for Economic Cooperation and Development (OECD) countries; the rapid penetration of new and digital technology is likely to accelerate the growth of <b>standby</b> <b>power</b> use. <b>Standby</b> <b>power</b> is currently estimated to account for about 3 to 10 percent of home and office electricity use. Recently, the International Energy Agency (IEA) launched a worldwide initiative to reduce <b>standby</b> <b>power</b> consumption, and there is general agreement that action is urgently needed to avoid large increases in <b>standby</b> <b>power</b> use. Reduction of <b>standby</b> <b>power</b> consumption worldwide could reduce CO 2 emissions by one percent. A number of OECD countries and regions already have policies to address <b>standby</b> <b>power</b> use; other regions have launched policy initiatives in response to IEA’s recent international workshops on <b>standby</b> <b>power.</b> Global policy efforts are needed to influence manufacturers, who generally produce and market products worldwide, to reduce the standb...|$|R
40|$|<b>Standby</b> <b>power</b> use is the {{electricity}} consumed by appliances {{when they are}} switched off or not performing their primary purpose. Results from 21 separate field studies of residential <b>standby</b> <b>power</b> use and eight bottom-up national estimates of <b>standby</b> <b>power</b> use in 17 countries were compiled. Average <b>standby</b> <b>power</b> use in the field measurements ranges from about 30 W in China to over 100 W in New Zealand and the United States. The weighted average of the measurements was about 50 W. The bottom-up estimates found that <b>standby</b> <b>power</b> was responsible for 3 - 12 percent of residential electricity use. There is insufficient information to determine if <b>standby</b> <b>power</b> use is increasing or declining...|$|R
50|$|<b>Standby</b> <b>power</b> {{consumption}} can {{be reduced}} by unplugging or totally switching off, if possible, devices with a <b>standby</b> <b>mode</b> not currently in use; if several devices are used together or only when a room is occupied, they can be connected to a single power strip that is switched off when not needed. This may cause some electronic devices, particularly older ones, to lose their configuration settings.|$|R
50|$|<b>Standby</b> <b>power</b> used {{by older}} devices {{can be as}} high as 10-15 W per device, while a modern HD LCD {{television}} may use less than 1 W in <b>standby</b> <b>mode.</b> Some appliances use no energy when turned off. Many countries adopting the One Watt Initiative now require new devices to use no more than 1 W starting in 2010, and 0.5 W in 2013.|$|R
40|$|In this paper, {{four new}} hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS {{complete}} stack technique, hybrid multi-threshold CMOS partial stack technique, hybrid super cutoff complete stack technique and hy-brid super cutoff partial stack technique, {{have been proposed}} to reduce the subthreshold leakage <b>power</b> dissipation in <b>standby</b> <b>modes.</b> Techniques available in literature are compared with our proposed hybrid circuit design techniques. Performance parameters such as subthreshold leakage power dissipation in active and <b>standby</b> <b>modes,</b> dynamic <b>power</b> dissipation and propagation delay, are compared using existing and proposed hybrid techniques for a two input AND gate. Reduction of subthreshold leakage <b>power</b> dissipation in <b>standby</b> <b>mode</b> is given more importance, {{in comparison with the}} other circuit design performance parameters. It is found that there is reduction in subthreshold leakage <b>power</b> dissipation in <b>standby</b> and active <b>modes</b> by 3. 5 × and 1. 15 × respectively using the proposed hybrid super cutoff com-plete stack technique as compared to the existing multi-threshold CMOS (MTCMOS) technique. Also a saving of 2. 50 × and 1. 04 × in subthreshold leakage <b>power</b> dissipation in <b>standby</b> and active <b>modes</b> respectively were observed using hybrid super cutoff complete stack technique as compared to the existing super cutoff CMOS (SCCMOS) technique. The proposed hybrid super cutoff stack technique proved to perform better in terms of subthreshold leakage <b>power</b> dis-sipation in <b>standby</b> <b>mode</b> in comparison with other techniques. Simulation results using Microwind EDA tool in 65 n...|$|R
40|$|The present {{invention}} {{relates to}} a memory circuit and {{a method of}} controlling data retention in the memory circuit, wherein a supply signal is selectively switched to a respective one {{of at least two}} virtual supply lines (24) each shared by a respective one of a plurality of groups (30 - 1 to 30 -n) of memory cells (C. sub. 0, 0 to C. sub. y,z). The selective switching is controlled based on a global activity control signal (A), used for setting the memory circuit either into a standby state or into an active state, and a local data retention indication signal (DR 1 to DRn) allocated to a dedicated group of memory cells. Thereby, the data retention part of the memory circuit can be adapted to the application and its state, and <b>standby</b> <b>mode</b> leakaged <b>power</b> is only dissipated in those memory cells for which data retentions actually required...|$|R
40|$|Abstract—Standby power {{frequently}} {{dominates the}} power bud-get of battery-operated ultralow power sensor nodes. Reducing <b>standby</b> <b>power</b> {{is therefore a}} key challenge for further power reduction. Applying known circuit techniques for <b>standby</b> <b>power</b> reduction is challenging since <b>standby</b> <b>power</b> of state-of-the-art sensor node systems {{is now on the}} order of nanowatts or less. Hence, the overhead of any leakage reduction technique quickly overshadows any gains. This brief proposes an efficient implemen-tation method for super cutoff CMOS that exploits the unique conditions of power gating to enable a highly efficient charge pump design. The proposed techniques are applied to logic blocks and memory devices. For a very low initial <b>standby</b> <b>power</b> value of tens of picowatts, <b>standby</b> <b>power</b> reduction of up to 19. 3 × and 29 % is achieved for logic blocks and memory, respectively. Index Terms—Charge pump, leakage current, sensor node, SRAM, <b>standby</b> <b>power,</b> ultralow power. I...|$|R
5000|$|In 2001 US President George W. Bush issued Executive Order 13221, {{which states}} that every {{government}} agency, “when it purchases commercially available, off-the-shelf products that use external <b>standby</b> <b>power</b> devices, or that contain an internal <b>standby</b> <b>power</b> function, shall purchase products that use {{no more than one}} watt in their <b>standby</b> <b>power</b> consuming mode.” ...|$|R
40|$|Abstract — Dynamic domino logic {{circuits}} {{are widely used}} in modern digital VLSI circuits. These dynamic circuits are often favoured in high performance designs because of the speed advantage offered over static CMOS {{logic circuits}}. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power dissipation. However, domino gates typically consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static CMOS logic circuits. In this work, a new low voltage swing circuit technique based on a dual threshold voltage CMOS technology is presented for simultaneously reducing active & <b>standby</b> <b>mode</b> <b>power</b> consumption and enhancing evaluation speed and noise immunity in domino logic circuits in 65 nm deep submicron technology (DSM). The proposed technique modifies both {{the upper and lower}} boundaries of the voltage swing at the dynamic node. Ground, power supply and threshold voltages are simultaneously optimized to minimize the power delay product (PDP). The proposed techniques are compared by performing detailed transistor simulations on benchmark circuits such as 1 -bit Hal...|$|R
