<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="dense_input" output_port_id="dense_input:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="dense_input" output_port_id="dense_input:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="dense_input:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="dense_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="dense_input" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="dense_input" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="StatefulPartitionedCall/sequential/dense/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="StatefulPartitionedCall/sequential/dense/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_1/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_1/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_1/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_1/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_2/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_2/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_2/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_2/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_2/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_2/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_3/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_3/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_3/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_3/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_3/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_3/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_3/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_3/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_4/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_4/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_4/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_4/Relu" output_port_id="StatefulPartitionedCall/sequential/dense_4/Relu:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_4/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="StatefulPartitionedCall/sequential/dense_5/MatMul:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/MatMul" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="StatefulPartitionedCall/sequential/dense_5/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/sequential/dense_5/BiasAdd" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_13" output_port_id="Func/StatefulPartitionedCall/output/_13:0" />
		<IR name="StatefulPartitionedCall/sequential/dense_5/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
