{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2018.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.88"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "75", "@dc": "75", "@oc": "75", "@id": "40456795", "text": ":facetid:toc:db/conf/micro/micro2018.bht"}}, "hits": {"@total": "75", "@computed": "75", "@sent": "75", "@first": "0", "hit": [{"@score": "1", "@id": "2251476", "info": {"authors": {"author": [{"@pid": "98/906", "text": "Behzad Salami 0001"}, {"@pid": "79/1809", "text": "Osman S. Unsal"}, {"@pid": "41/1128", "text": "Adri\u00e1n Cristal Kestelman"}]}, "title": "Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories.", "venue": "MICRO", "pages": "724-736", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0001UK18", "doi": "10.1109/MICRO.2018.00064", "ee": "https://doi.org/10.1109/MICRO.2018.00064", "url": "https://dblp.org/rec/conf/micro/0001UK18"}, "url": "URL#2251476"}, {"@score": "1", "@id": "2251477", "info": {"authors": {"author": [{"@pid": "01/11029", "text": "Almutaz Adileh"}, {"@pid": "38/5692", "text": "David J. Lilja"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "Architectural Support for Probabilistic Branches.", "venue": "MICRO", "pages": "108-120", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AdilehLE18", "doi": "10.1109/MICRO.2018.00018", "ee": "https://doi.org/10.1109/MICRO.2018.00018", "url": "https://dblp.org/rec/conf/micro/AdilehLE18"}, "url": "URL#2251477"}, {"@score": "1", "@id": "2251478", "info": {"authors": {"author": [{"@pid": "181/8776", "text": "Mohammad Alian"}, {"@pid": "229/8282", "text": "Seungwon Min"}, {"@pid": "162/9764", "text": "Hadi Asgharimoghaddam"}, {"@pid": "161/0907", "text": "Ashutosh Dhar"}, {"@pid": "232/0090", "text": "Dong Kai Wang"}, {"@pid": "08/4957", "text": "Thomas Roewer"}, {"@pid": "207/1836", "text": "Adam J. McPadden"}, {"@pid": "232/0132", "text": "Oliver O&apos;Halloran"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "81/1130", "text": "Jinjun Xiong"}, {"@pid": "97/7677", "text": "Daehoon Kim"}, {"@pid": "03/4630", "text": "Wen-Mei W. Hwu"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}]}, "title": "Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.", "venue": "MICRO", "pages": "802-814", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlianMADWRMOCXK18", "doi": "10.1109/MICRO.2018.00070", "ee": "https://doi.org/10.1109/MICRO.2018.00070", "url": "https://dblp.org/rec/conf/micro/AlianMADWRMOCXK18"}, "url": "URL#2251478"}, {"@score": "1", "@id": "2251479", "info": {"authors": {"author": {"@pid": "37/3370", "text": "Hideki Ando"}}, "title": "Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.", "venue": "MICRO", "pages": "82-94", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Ando18", "doi": "10.1109/MICRO.2018.00016", "ee": "https://doi.org/10.1109/MICRO.2018.00016", "url": "https://dblp.org/rec/conf/micro/Ando18"}, "url": "URL#2251479"}, {"@score": "1", "@id": "2251480", "info": {"authors": {"author": [{"@pid": "174/9125", "text": "Kevin Angstadt"}, {"@pid": "168/1018", "text": "Arun Subramaniyan 0001"}, {"@pid": "180/7917", "text": "Elaheh Sadredini"}, {"@pid": "143/7528", "text": "Reza Rahimi"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "05/4127", "text": "Westley Weimer"}, {"@pid": "41/1231", "text": "Reetuparna Das"}]}, "title": "ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.", "venue": "MICRO", "pages": "921-932", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Angstadt0SRSWD18", "doi": "10.1109/MICRO.2018.00079", "ee": "https://doi.org/10.1109/MICRO.2018.00079", "url": "https://dblp.org/rec/conf/micro/Angstadt0SRSWD18"}, "url": "URL#2251480"}, {"@score": "1", "@id": "2251482", "info": {"authors": {"author": [{"@pid": "232/0137", "text": "Srikant Bharadwaj"}, {"@pid": "21/7641", "text": "Guilherme Cox"}, {"@pid": "50/2421", "text": "Tushar Krishna"}, {"@pid": "78/4478", "text": "Abhishek Bhattacharjee"}]}, "title": "Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects.", "venue": "MICRO", "pages": "271-284", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BharadwajCKB18", "doi": "10.1109/MICRO.2018.00030", "ee": "https://doi.org/10.1109/MICRO.2018.00030", "url": "https://dblp.org/rec/conf/micro/BharadwajCKB18"}, "url": "URL#2251482"}, {"@score": "1", "@id": "2251483", "info": {"authors": {"author": [{"@pid": "199/8627", "text": "Behzad Boroujerdian"}, {"@pid": "210/3164", "text": "Hasan Genc"}, {"@pid": "96/3098", "text": "Srivatsan Krishnan"}, {"@pid": "132/8929", "text": "Wenzhi Cui"}, {"@pid": "135/8420", "text": "Aleksandra Faust"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "MAVBench: Micro Aerial Vehicle Benchmarking.", "venue": "MICRO", "pages": "894-907", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BoroujerdianGKC18", "doi": "10.1109/MICRO.2018.00077", "ee": "https://doi.org/10.1109/MICRO.2018.00077", "url": "https://dblp.org/rec/conf/micro/BoroujerdianGKC18"}, "url": "URL#2251483"}, {"@score": "1", "@id": "2251484", "info": {"authors": {"author": [{"@pid": "69/510-45", "text": "Tao Chen 0045"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "20/4601", "text": "Christopher Batten"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware.", "venue": "MICRO", "pages": "55-67", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenSBS18", "doi": "10.1109/MICRO.2018.00014", "ee": "https://doi.org/10.1109/MICRO.2018.00014", "url": "https://dblp.org/rec/conf/micro/ChenSBS18"}, "url": "URL#2251484"}, {"@score": "1", "@id": "2251486", "info": {"authors": {"author": [{"@pid": "214/9818", "text": "Shenghsun Cho"}, {"@pid": "141/4400", "text": "Amoghavarsha Suresh"}, {"@pid": "159/0008", "text": "Tapti Palit"}, {"@pid": "46/4377", "text": "Michael Ferdman"}, {"@pid": "15/3991", "text": "Nima Honarmand"}]}, "title": "Taming the Killer Microsecond.", "venue": "MICRO", "pages": "627-640", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChoSPFH18", "doi": "10.1109/MICRO.2018.00057", "ee": "https://doi.org/10.1109/MICRO.2018.00057", "url": "https://dblp.org/rec/conf/micro/ChoSPFH18"}, "url": "URL#2251486"}, {"@score": "1", "@id": "2251487", "info": {"authors": {"author": [{"@pid": "87/316", "text": "Wonil Choi"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories.", "venue": "MICRO", "pages": "482-493", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChoiJK18", "doi": "10.1109/MICRO.2018.00046", "ee": "https://doi.org/10.1109/MICRO.2018.00046", "url": "https://dblp.org/rec/conf/micro/ChoiJK18"}, "url": "URL#2251487"}, {"@score": "1", "@id": "2251488", "info": {"authors": {"author": [{"@pid": "184/8246", "text": "Esha Choukse"}, {"@pid": "95/2048", "text": "Mattan Erez"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}]}, "title": "Compresso: Pragmatic Main Memory Compression.", "venue": "MICRO", "pages": "546-558", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChoukseEA18", "doi": "10.1109/MICRO.2018.00051", "ee": "https://doi.org/10.1109/MICRO.2018.00051", "url": "https://dblp.org/rec/conf/micro/ChoukseEA18"}, "url": "URL#2251488"}, {"@score": "1", "@id": "2251489", "info": {"authors": {"author": [{"@pid": "169/0680", "text": "Chunhua Deng"}, {"@pid": "198/1165", "text": "Siyu Liao"}, {"@pid": "51/4462-1", "text": "Yi Xie 0001"}, {"@pid": "p/KeshabKParhi", "text": "Keshab K. Parhi"}, {"@pid": "42/5189", "text": "Xuehai Qian"}, {"@pid": "41/1662-1", "text": "Bo Yuan 0001"}]}, "title": "PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices.", "venue": "MICRO", "pages": "189-202", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DengLXPQ018", "doi": "10.1109/MICRO.2018.00024", "ee": "https://doi.org/10.1109/MICRO.2018.00024", "url": "https://dblp.org/rec/conf/micro/DengLXPQ018"}, "url": "URL#2251489"}, {"@score": "1", "@id": "2251491", "info": {"authors": {"author": [{"@pid": "224/9323", "text": "Moumita Dey"}, {"@pid": "191/7811", "text": "Alireza Nazari"}, {"@pid": "42/4332", "text": "Alenka G. Zajic"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}]}, "title": "EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices.", "venue": "MICRO", "pages": "881-893", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DeyNZP18", "doi": "10.1109/MICRO.2018.00076", "ee": "https://doi.org/10.1109/MICRO.2018.00076", "url": "https://dblp.org/rec/conf/micro/DeyNZP18"}, "url": "URL#2251491"}, {"@score": "1", "@id": "2251492", "info": {"authors": {"author": [{"@pid": "64/3901-1", "text": "Yongshan Ding 0001"}, {"@pid": "159/0063", "text": "Adam Holmes"}, {"@pid": "146/9595", "text": "Ali Javadi-Abhari"}, {"@pid": "f/DianaFranklin", "text": "Diana Franklin"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.", "venue": "MICRO", "pages": "828-840", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DingHJFMC18", "doi": "10.1109/MICRO.2018.00072", "ee": "https://doi.org/10.1109/MICRO.2018.00072", "url": "https://dblp.org/rec/conf/micro/DingHJFMC18"}, "url": "URL#2251492"}, {"@score": "1", "@id": "2251493", "info": {"authors": {"author": [{"@pid": "180/3712", "text": "Sumitha George"}, {"@pid": "199/6535", "text": "Minli Julie Liao"}, {"@pid": "147/1565", "text": "Huaipan Jiang"}, {"@pid": "135/5520", "text": "Jagadish B. Kotra"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "11/2192", "text": "Jack Sampson"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}]}, "title": "MDACache: Caching for Multi-Dimensional-Access Memories.", "venue": "MICRO", "pages": "841-854", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GeorgeLJKKSN18", "doi": "10.1109/MICRO.2018.00073", "ee": "https://doi.org/10.1109/MICRO.2018.00073", "url": "https://dblp.org/rec/conf/micro/GeorgeLJKKSN18"}, "url": "URL#2251493"}, {"@score": "1", "@id": "2251494", "info": {"authors": {"author": [{"@pid": "225/1021", "text": "Donghyun Gouk"}, {"@pid": "188/9926", "text": "Miryeong Kwon"}, {"@pid": "84/6889-48", "text": "Jie Zhang 0048"}, {"@pid": "206/6370", "text": "Sungjoon Koh"}, {"@pid": "87/316", "text": "Wonil Choi"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}]}, "title": "Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources.", "venue": "MICRO", "pages": "469-481", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GoukK0KCKKJ18", "doi": "10.1109/MICRO.2018.00045", "ee": "https://doi.org/10.1109/MICRO.2018.00045", "url": "https://dblp.org/rec/conf/micro/GoukK0KCKKJ18"}, "url": "URL#2251494"}, {"@score": "1", "@id": "2251495", "info": {"authors": {"author": [{"@pid": "160/5315", "text": "Zacharias Hadjilambrou"}, {"@pid": "30/5056", "text": "Shidhartha Das"}, {"@pid": "216/7098", "text": "Marco A. Antoniades"}, {"@pid": "38/1130", "text": "Yiannakis Sazeides"}]}, "title": "Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization.", "venue": "MICRO", "pages": "573-585", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HadjilambrouDAS18", "doi": "10.1109/MICRO.2018.00053", "ee": "https://doi.org/10.1109/MICRO.2018.00053", "url": "https://dblp.org/rec/conf/micro/HadjilambrouDAS18"}, "url": "URL#2251495"}, {"@score": "1", "@id": "2251496", "info": {"authors": {"author": [{"@pid": "218/5618", "text": "Kartik Hegde"}, {"@pid": "29/10123-1", "text": "Rohit Agrawal 0001"}, {"@pid": "228/7888", "text": "Yulun Yao"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}]}, "title": "Morph: Flexible Acceleration for 3D CNN-Based Video Understanding.", "venue": "MICRO", "pages": "933-946", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HegdeAYF18", "doi": "10.1109/MICRO.2018.00080", "ee": "https://doi.org/10.1109/MICRO.2018.00080", "url": "https://dblp.org/rec/conf/micro/HegdeAYF18"}, "url": "URL#2251496"}, {"@score": "1", "@id": "2251497", "info": {"authors": {"author": [{"@pid": "78/9350", "text": "Seokin Hong"}, {"@pid": "159/0073", "text": "Prashant Jayaprakash Nair"}, {"@pid": "32/3092", "text": "B\u00fclent Abali"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "75/2040", "text": "Kyu-hyoun Kim"}, {"@pid": "45/6298", "text": "Michael B. Healy"}]}, "title": "Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.", "venue": "MICRO", "pages": "326-338", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HongNABKH18", "doi": "10.1109/MICRO.2018.00034", "ee": "https://doi.org/10.1109/MICRO.2018.00034", "url": "https://dblp.org/rec/conf/micro/HongNABKH18"}, "url": "URL#2251497"}, {"@score": "1", "@id": "2251498", "info": {"authors": {"author": [{"@pid": "46/10064", "text": "Byungchul Hong"}, {"@pid": "232/0146", "text": "Yeonju Ro"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture.", "venue": "MICRO", "pages": "682-695", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HongRK18", "doi": "10.1109/MICRO.2018.00061", "ee": "https://doi.org/10.1109/MICRO.2018.00061", "url": "https://dblp.org/rec/conf/micro/HongRK18"}, "url": "URL#2251498"}, {"@score": "1", "@id": "2251499", "info": {"authors": {"author": [{"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "207/5375", "text": "Matheus Ogleari"}, {"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "228/3318", "text": "Abanti Basak"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network.", "venue": "MICRO", "pages": "494-506", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuOZLB018", "doi": "10.1109/MICRO.2018.00047", "ee": "https://doi.org/10.1109/MICRO.2018.00047", "url": "https://dblp.org/rec/conf/micro/HuOZLB018"}, "url": "URL#2251499"}, {"@score": "1", "@id": "2251502", "info": {"authors": {"author": [{"@pid": "43/4691", "text": "Hidetsugu Irie"}, {"@pid": "196/1934-1", "text": "Toru Koizumi 0001"}, {"@pid": "88/6825", "text": "Akifumi Fukuda"}, {"@pid": "232/0155", "text": "Seiya Akaki"}, {"@pid": "171/9849", "text": "Satoshi Nakae"}, {"@pid": "232/0154", "text": "Yutaro Bessho"}, {"@pid": "96/4041", "text": "Ryota Shioya"}, {"@pid": "232/0140", "text": "Takahiro Notsu"}, {"@pid": "130/7645", "text": "Katsuhiro Yoda"}, {"@pid": "36/6687", "text": "Teruo Ishihara"}, {"@pid": "56/2263", "text": "Shuichi Sakai"}]}, "title": "STRAIGHT: Hazardless Processor Architecture Without Register Renaming.", "venue": "MICRO", "pages": "121-133", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/IrieKFANBSNYIS18", "doi": "10.1109/MICRO.2018.00019", "ee": "https://doi.org/10.1109/MICRO.2018.00019", "url": "https://dblp.org/rec/conf/micro/IrieKFANBSNYIS18"}, "url": "URL#2251502"}, {"@score": "1", "@id": "2251503", "info": {"authors": {"author": [{"@pid": "157/2802", "text": "Hanhwi Jang"}, {"@pid": "147/0998", "text": "Jae-Eon Jo"}, {"@pid": "41/2370", "text": "Jaewon Lee"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors.", "venue": "MICRO", "pages": "586-599", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JangJLK18", "doi": "10.1109/MICRO.2018.00054", "ee": "https://doi.org/10.1109/MICRO.2018.00054", "url": "https://dblp.org/rec/conf/micro/JangJLK18"}, "url": "URL#2251503"}, {"@score": "1", "@id": "2251504", "info": {"authors": {"author": [{"@pid": "38/7914", "text": "Mark C. Jeffrey"}, {"@pid": "201/4856", "text": "Victor A. Ying"}, {"@pid": "129/7647", "text": "Suvinay Subramanian"}, {"@pid": "201/4805", "text": "Hyun Ryong Lee"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism.", "venue": "MICRO", "pages": "217-230", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JeffreyYSLE018", "doi": "10.1109/MICRO.2018.00026", "ee": "https://doi.org/10.1109/MICRO.2018.00026", "url": "https://dblp.org/rec/conf/micro/JeffreyYSLE018"}, "url": "URL#2251504"}, {"@score": "1", "@id": "2251505", "info": {"authors": {"author": [{"@pid": "191/3102", "text": "Jungi Jeong"}, {"@pid": "157/2815-1", "text": "Chang Hyun Park 0001"}, {"@pid": "83/5240", "text": "Jaehyuk Huh"}, {"@pid": "m/SeungRyoulMaeng", "text": "Seungryoul Maeng"}]}, "title": "Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory.", "venue": "MICRO", "pages": "520-532", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JeongPHM18", "doi": "10.1109/MICRO.2018.00049", "ee": "https://doi.org/10.1109/MICRO.2018.00049", "url": "https://dblp.org/rec/conf/micro/JeongPHM18"}, "url": "URL#2251505"}, {"@score": "1", "@id": "2251507", "info": {"authors": {"author": [{"@pid": "147/2060", "text": "Farzad Khorasani"}, {"@pid": "202/9534", "text": "Hodjat Asghari Esfeden"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "s/VivekSarkar", "text": "Vivek Sarkar"}]}, "title": "In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization.", "venue": "MICRO", "pages": "377-389", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhorasaniEAS18", "doi": "10.1109/MICRO.2018.00038", "ee": "https://doi.org/10.1109/MICRO.2018.00038", "url": "https://dblp.org/rec/conf/micro/KhorasaniEAS18"}, "url": "URL#2251507"}, {"@score": "1", "@id": "2251508", "info": {"authors": {"author": [{"@pid": "216/7152", "text": "Joonsung Kim"}, {"@pid": "216/7341", "text": "Pyeongsu Park"}, {"@pid": "173/9804", "text": "Jaehyung Ahn"}, {"@pid": "46/3639-2", "text": "Jihun Kim 0002"}, {"@pid": "46/2217", "text": "Jong Kim 0001"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs.", "venue": "MICRO", "pages": "455-468", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimPAK0K18", "doi": "10.1109/MICRO.2018.00044", "ee": "https://doi.org/10.1109/MICRO.2018.00044", "url": "https://dblp.org/rec/conf/micro/KimPAK0K18"}, "url": "URL#2251508"}, {"@score": "1", "@id": "2251509", "info": {"authors": {"author": [{"@pid": "04/4269", "text": "Vladimir Kiriansky"}, {"@pid": "49/7863", "text": "Ilia A. Lebedev"}, {"@pid": "a/SPAmarasinghe", "text": "Saman P. Amarasinghe"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.", "venue": "MICRO", "pages": "974-987", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KirianskyLADE18", "doi": "10.1109/MICRO.2018.00083", "ee": "https://doi.org/10.1109/MICRO.2018.00083", "url": "https://dblp.org/rec/conf/micro/KirianskyLADE18"}, "url": "URL#2251509"}, {"@score": "1", "@id": "2251510", "info": {"authors": {"author": [{"@pid": "135/5520", "text": "Jagadish B. Kotra"}, {"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.", "venue": "MICRO", "pages": "533-545", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KotraZAWK18", "doi": "10.1109/MICRO.2018.00050", "ee": "https://doi.org/10.1109/MICRO.2018.00050", "url": "https://dblp.org/rec/conf/micro/KotraZAWK18"}, "url": "URL#2251510"}, {"@score": "1", "@id": "2251511", "info": {"authors": {"author": [{"@pid": "217/0552", "text": "Youngeun Kwon"}, {"@pid": "02/8105", "text": "Minsoo Rhu"}]}, "title": "Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning.", "venue": "MICRO", "pages": "148-161", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KwonR18", "doi": "10.1109/MICRO.2018.00021", "ee": "https://doi.org/10.1109/MICRO.2018.00021", "url": "https://dblp.org/rec/conf/micro/KwonR18"}, "url": "URL#2251511"}, {"@score": "1", "@id": "2251512", "info": {"authors": {"author": [{"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "211/0057", "text": "Alvin Oliver Glova"}, {"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "33/5231", "text": "Peng Gu"}, {"@pid": "53/8189", "text": "Dimin Niu"}, {"@pid": "92/9803", "text": "Krishna T. Malladi"}, {"@pid": "95/4848", "text": "Hongzhong Zheng"}, {"@pid": "99/923", "text": "Bob Brennan"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.", "venue": "MICRO", "pages": "696-709", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiGHGNMZBX18", "doi": "10.1109/MICRO.2018.00062", "ee": "https://doi.org/10.1109/MICRO.2018.00062", "url": "https://dblp.org/rec/conf/micro/LiGHGNMZBX18"}, "url": "URL#2251512"}, {"@score": "1", "@id": "2251513", "info": {"authors": {"author": [{"@pid": "85/8440", "text": "Youjie Li"}, {"@pid": "115/5952", "text": "Jongse Park"}, {"@pid": "181/8776", "text": "Mohammad Alian"}, {"@pid": "167/0634", "text": "Yifan Yuan"}, {"@pid": "13/9687-2", "text": "Zheng Qu 0002"}, {"@pid": "209/9032", "text": "Peitian Pan"}, {"@pid": "29/50-1", "text": "Ren Wang 0001"}, {"@pid": "79/9775", "text": "Alexander G. Schwing"}, {"@pid": "00/809", "text": "Hadi Esmaeilzadeh"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}]}, "title": "A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.", "venue": "MICRO", "pages": "175-188", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiPAYQPWSEK18", "doi": "10.1109/MICRO.2018.00023", "ee": "https://doi.org/10.1109/MICRO.2018.00023", "url": "https://dblp.org/rec/conf/micro/LiPAYQPWSEK18"}, "url": "URL#2251513"}, {"@score": "1", "@id": "2251514", "info": {"authors": {"author": [{"@pid": "58/3828", "text": "Ben Lin"}, {"@pid": "45/6298", "text": "Michael B. Healy"}, {"@pid": "31/10979", "text": "Rustam Miftakhutdinov"}, {"@pid": "39/1637", "text": "Philip G. Emma"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.", "venue": "MICRO", "pages": "285-297", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LinHMEP18", "doi": "10.1109/MICRO.2018.00031", "ee": "https://doi.org/10.1109/MICRO.2018.00031", "url": "https://dblp.org/rec/conf/micro/LinHMEP18"}, "url": "URL#2251514"}, {"@score": "1", "@id": "2251515", "info": {"authors": {"author": [{"@pid": "18/9462-2", "text": "Hongyuan Liu 0002"}, {"@pid": "252/8057", "text": "Mohamed Assem Ibrahim"}, {"@pid": "127/2990", "text": "Onur Kayiran"}, {"@pid": "118/8975", "text": "Sreepathi Pai"}, {"@pid": "64/11467", "text": "Adwait Jog"}]}, "title": "Architectural Support for Efficient Large-Scale Automata Processing.", "venue": "MICRO", "pages": "908-920", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuIKPJ18", "doi": "10.1109/MICRO.2018.00078", "ee": "https://doi.org/10.1109/MICRO.2018.00078", "url": "https://dblp.org/rec/conf/micro/LiuIKPJ18"}, "url": "URL#2251515"}, {"@score": "1", "@id": "2251516", "info": {"authors": {"author": [{"@pid": "123/4248", "text": "Qingrui Liu"}, {"@pid": "147/3375", "text": "Joseph Izraelevitz"}, {"@pid": "197/7193", "text": "Se Kwon Lee"}, {"@pid": "s/MichaelLScott", "text": "Michael L. Scott"}, {"@pid": "81/970", "text": "Sam H. Noh"}, {"@pid": "85/2308", "text": "Changhee Jung"}]}, "title": "iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory.", "venue": "MICRO", "pages": "258-270", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuILSNJ18", "doi": "10.1109/MICRO.2018.00029", "ee": "https://doi.org/10.1109/MICRO.2018.00029", "url": "https://dblp.org/rec/conf/micro/LiuILSNJ18"}, "url": "URL#2251516"}, {"@score": "1", "@id": "2251517", "info": {"authors": {"author": [{"@pid": "201/1256", "text": "Jiawen Liu"}, {"@pid": "166/3338", "text": "Hengyu Zhao"}, {"@pid": "207/5375", "text": "Matheus A. Ogleari"}, {"@pid": "47/4826-1", "text": "Dong Li 0001"}, {"@pid": "66/8314", "text": "Jishen Zhao"}]}, "title": "Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach.", "venue": "MICRO", "pages": "655-668", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuZOLZ18", "doi": "10.1109/MICRO.2018.00059", "ee": "https://doi.org/10.1109/MICRO.2018.00059", "url": "https://dblp.org/rec/conf/micro/LiuZOLZ18"}, "url": "URL#2251517"}, {"@score": "1", "@id": "2251518", "info": {"authors": {"author": [{"@pid": "232/0115", "text": "Yirong Lv"}, {"@pid": "01/5401", "text": "Bin Sun"}, {"@pid": "232/0096", "text": "Qingyi Luo"}, {"@pid": "02/736-55", "text": "Jing Wang 0055"}, {"@pid": "70/8170-1", "text": "Zhibin Yu 0001"}, {"@pid": "42/5189", "text": "Xuehai Qian"}]}, "title": "CounterMiner: Mining Big Performance Data from Hardware Counters.", "venue": "MICRO", "pages": "613-626", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LvSLW0Q18", "doi": "10.1109/MICRO.2018.00056", "ee": "https://doi.org/10.1109/MICRO.2018.00056", "url": "https://dblp.org/rec/conf/micro/LvSLW0Q18"}, "url": "URL#2251518"}, {"@score": "1", "@id": "2251519", "info": {"authors": {"author": [{"@pid": "51/210", "text": "Mostafa Mahmoud"}, {"@pid": "220/9008", "text": "Kevin Siu"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator.", "venue": "MICRO", "pages": "134-147", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MahmoudSM18", "doi": "10.1109/MICRO.2018.00020", "ee": "https://doi.org/10.1109/MICRO.2018.00020", "url": "https://dblp.org/rec/conf/micro/MahmoudSM18"}, "url": "URL#2251519"}, {"@score": "1", "@id": "2251520", "info": {"authors": {"author": [{"@pid": "173/9817", "text": "Yatin A. Manerkar"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "18/2229", "text": "Aarti Gupta"}]}, "title": "PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.", "venue": "MICRO", "pages": "788-801", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ManerkarLMG18", "doi": "10.1109/MICRO.2018.00069", "ee": "https://doi.org/10.1109/MICRO.2018.00069", "url": "https://dblp.org/rec/conf/micro/ManerkarLMG18"}, "url": "URL#2251520"}, {"@score": "1", "@id": "2251521", "info": {"authors": {"author": [{"@pid": "170/5428", "text": "Haiyu Mao"}, {"@pid": "131/1894", "text": "Mingcong Song"}, {"@pid": "75/4601-6", "text": "Tao Li 0006"}, {"@pid": "207/3890", "text": "Yuting Dai"}, {"@pid": "60/3690", "text": "Jiwu Shu"}]}, "title": "LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture.", "venue": "MICRO", "pages": "669-681", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MaoSLDS18", "doi": "10.1109/MICRO.2018.00060", "ee": "https://doi.org/10.1109/MICRO.2018.00060", "url": "https://dblp.org/rec/conf/micro/MaoSLDS18"}, "url": "URL#2251521"}, {"@score": "1", "@id": "2251522", "info": {"authors": {"author": [{"@pid": "199/7194", "text": "Steve Margerm"}, {"@pid": "181/0815", "text": "Amirali Sharifian"}, {"@pid": "42/1625", "text": "Apala Guha"}, {"@pid": "73/4692", "text": "Arrvindh Shriraman"}, {"@pid": "78/3196", "text": "Gilles Pokam"}]}, "title": "TAPAS: Generating Parallel Accelerators from Parallel Programs.", "venue": "MICRO", "pages": "245-257", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MargermSGSP18", "doi": "10.1109/MICRO.2018.00028", "ee": "https://doi.org/10.1109/MICRO.2018.00028", "url": "https://dblp.org/rec/conf/micro/MargermSGSP18"}, "url": "URL#2251522"}, {"@score": "1", "@id": "2251523", "info": {"authors": {"author": [{"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "83/6972-2", "text": "Karthik Ganesan 0002"}, {"@pid": "149/0008", "text": "Mario Badr"}, {"@pid": "228/8982", "text": "Chunqiu Xia"}, {"@pid": "232/0131", "text": "Rose Li"}, {"@pid": "185/5809", "text": "Hsuan Hsiao"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}]}, "title": "The EH Model: Early Design Space Exploration of Intermittent Processor Architectures.", "venue": "MICRO", "pages": "600-612", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MiguelGBXLHJ18", "doi": "10.1109/MICRO.2018.00055", "ee": "https://doi.org/10.1109/MICRO.2018.00055", "url": "https://dblp.org/rec/conf/micro/MiguelGBXLHJ18"}, "url": "URL#2251523"}, {"@score": "1", "@id": "2251525", "info": {"authors": {"author": [{"@pid": "177/8603", "text": "Anurag Mukkara"}, {"@pid": "42/7272", "text": "Nathan Beckmann"}, {"@pid": "163/4850", "text": "Maleen Abeydeera"}, {"@pid": "m/XiaosongMa", "text": "Xiaosong Ma"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling.", "venue": "MICRO", "pages": "1-14", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MukkaraBAM018", "doi": "10.1109/MICRO.2018.00010", "ee": "https://doi.org/10.1109/MICRO.2018.00010", "url": "https://dblp.org/rec/conf/micro/MukkaraBAM018"}, "url": "URL#2251525"}, {"@score": "1", "@id": "2251527", "info": {"authors": {"author": [{"@pid": "154/3537-3", "text": "Tri Minh Nguyen 0003"}, {"@pid": "157/2809", "text": "Adi Fuchs"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores.", "venue": "MICRO", "pages": "312-325", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NguyenFW18", "doi": "10.1109/MICRO.2018.00033", "ee": "https://doi.org/10.1109/MICRO.2018.00033", "url": "https://dblp.org/rec/conf/micro/NguyenFW18"}, "url": "URL#2251527"}, {"@score": "1", "@id": "2251528", "info": {"authors": {"author": [{"@pid": "154/3537-3", "text": "Tri Minh Nguyen 0003"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory.", "venue": "MICRO", "pages": "507-519", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NguyenW18", "doi": "10.1109/MICRO.2018.00048", "ee": "https://doi.org/10.1109/MICRO.2018.00048", "url": "https://dblp.org/rec/conf/micro/NguyenW18"}, "url": "URL#2251528"}, {"@score": "1", "@id": "2251529", "info": {"authors": {"author": [{"@pid": "68/6005", "text": "Bin Nie"}, {"@pid": "182/6868", "text": "Lishan Yang"}, {"@pid": "64/11467", "text": "Adwait Jog"}, {"@pid": "s/EvgeniaSmirni", "text": "Evgenia Smirni"}]}, "title": "Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications.", "venue": "MICRO", "pages": "749-761", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NieYJS18", "doi": "10.1109/MICRO.2018.00066", "ee": "https://doi.org/10.1109/MICRO.2018.00066", "url": "https://dblp.org/rec/conf/micro/NieYJS18"}, "url": "URL#2251529"}, {"@score": "1", "@id": "2251530", "info": {"authors": {"author": [{"@pid": "128/6741", "text": "Yunho Oh"}, {"@pid": "162/1154", "text": "Myung Kuk Yoon"}, {"@pid": "131/9759", "text": "William J. Song"}, {"@pid": "r/WonWooRo", "text": "Won Woo Ro"}]}, "title": "FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput.", "venue": "MICRO", "pages": "364-376", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/OhYSR18", "doi": "10.1109/MICRO.2018.00037", "ee": "https://doi.org/10.1109/MICRO.2018.00037", "url": "https://dblp.org/rec/conf/micro/OhYSR18"}, "url": "URL#2251530"}, {"@score": "1", "@id": "2251531", "info": {"authors": {"author": [{"@pid": "165/4503", "text": "Emre Ozer"}, {"@pid": "97/10359", "text": "Balaji Venu"}, {"@pid": "44/8121", "text": "Xabier Iturbe"}, {"@pid": "30/5056", "text": "Shidhartha Das"}, {"@pid": "36/11036", "text": "Spyros Lyberis"}, {"@pid": "49/6115", "text": "John Biggs"}, {"@pid": "79/1831", "text": "Peter Harrod"}, {"@pid": "207/7228", "text": "John Penton"}]}, "title": "Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.", "venue": "MICRO", "pages": "737-748", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/OzerVIDLBHP18", "doi": "10.1109/MICRO.2018.00065", "ee": "https://doi.org/10.1109/MICRO.2018.00065", "url": "https://dblp.org/rec/conf/micro/OzerVIDLBHP18"}, "url": "URL#2251531"}, {"@score": "1", "@id": "2251533", "info": {"authors": {"author": {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}}, "title": "CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping.", "venue": "MICRO", "pages": "775-787", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Qureshi18", "doi": "10.1109/MICRO.2018.00068", "ee": "https://doi.org/10.1109/MICRO.2018.00068", "url": "https://dblp.org/rec/conf/micro/Qureshi18"}, "url": "URL#2251533"}, {"@score": "1", "@id": "2251534", "info": {"authors": {"author": [{"@pid": "157/0766", "text": "Prasanna Venkatesh Rengasamy"}, {"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "172/2692-1", "text": "Shulin Zhao 0001"}, {"@pid": "118/8967", "text": "Nachiappan Chidambaram Nachiappan"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "CritICs Critiquing Criticality in Mobile Apps.", "venue": "MICRO", "pages": "867-880", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RengasamyZZNSKD18", "doi": "10.1109/MICRO.2018.00075", "ee": "https://doi.org/10.1109/MICRO.2018.00075", "url": "https://dblp.org/rec/conf/micro/RengasamyZZNSKD18"}, "url": "URL#2251534"}, {"@score": "1", "@id": "2251535", "info": {"authors": {"author": [{"@pid": "82/3556", "text": "Alberto Ros"}, {"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}]}, "title": "The Superfluous Load Queue.", "venue": "MICRO", "pages": "95-107", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RosK18", "doi": "10.1109/MICRO.2018.00017", "ee": "https://doi.org/10.1109/MICRO.2018.00017", "url": "https://dblp.org/rec/conf/micro/RosK18"}, "url": "URL#2251535"}, {"@score": "1", "@id": "2251537", "info": {"authors": {"author": [{"@pid": "196/6747", "text": "Gururaj Saileshwar"}, {"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "49/1578", "text": "Prakash Ramrakhyani"}, {"@pid": "207/5372", "text": "Wendy Elsasser"}, {"@pid": "49/5144", "text": "Jos\u00e9 A. Joao"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.", "venue": "MICRO", "pages": "416-427", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SaileshwarNREJQ18", "doi": "10.1109/MICRO.2018.00041", "ee": "https://doi.org/10.1109/MICRO.2018.00041", "url": "https://dblp.org/rec/conf/micro/SaileshwarNREJQ18"}, "url": "URL#2251537"}, {"@score": "1", "@id": "2251538", "info": {"authors": {"author": [{"@pid": "206/1197", "text": "Ananda Samajdar"}, {"@pid": "225/4604", "text": "Parth Mannan"}, {"@pid": "203/8605", "text": "Kartikay Garg"}, {"@pid": "50/2421", "text": "Tushar Krishna"}]}, "title": "GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware.", "venue": "MICRO", "pages": "855-866", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SamajdarMGK18", "doi": "10.1109/MICRO.2018.00074", "ee": "https://doi.org/10.1109/MICRO.2018.00074", "url": "https://dblp.org/rec/conf/micro/SamajdarMGK18"}, "url": "URL#2251538"}, {"@score": "1", "@id": "2251539", "info": {"authors": {"author": [{"@pid": "232/0124", "text": "Amna Shahab"}, {"@pid": "232/0119", "text": "Mingcan Zhu"}, {"@pid": "232/0157", "text": "Artemiy Margaritov"}, {"@pid": "78/50", "text": "Boris Grot"}]}, "title": "Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers.", "venue": "MICRO", "pages": "559-572", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShahabZMG18", "doi": "10.1109/MICRO.2018.00052", "ee": "https://doi.org/10.1109/MICRO.2018.00052", "url": "https://dblp.org/rec/conf/micro/ShahabZMG18"}, "url": "URL#2251539"}, {"@score": "1", "@id": "2251540", "info": {"authors": {"author": [{"@pid": "187/8214", "text": "Seunghee Shin"}, {"@pid": "156/2976", "text": "Michael LeBeane"}, {"@pid": "11/2624", "text": "Yan Solihin"}, {"@pid": "12/6041", "text": "Arkaprava Basu"}]}, "title": "Neighborhood-Aware Address Translation for Irregular GPU Applications.", "venue": "MICRO", "pages": "352-363", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShinLSB18", "doi": "10.1109/MICRO.2018.00036", "ee": "https://doi.org/10.1109/MICRO.2018.00036", "url": "https://dblp.org/rec/conf/micro/ShinLSB18"}, "url": "URL#2251540"}, {"@score": "1", "@id": "2251541", "info": {"authors": {"author": [{"@pid": "206/6935", "text": "Sam Silvestro"}, {"@pid": "07/706", "text": "Hongyu Liu"}, {"@pid": "07/4227", "text": "Tong Zhang"}, {"@pid": "85/2308", "text": "Changhee Jung"}, {"@pid": "90/4053", "text": "Dongyoon Lee"}, {"@pid": "15/4725", "text": "Tongping Liu"}]}, "title": "Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software.", "venue": "MICRO", "pages": "231-244", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SilvestroLZJLL18", "doi": "10.1109/MICRO.2018.00027", "ee": "https://doi.org/10.1109/MICRO.2018.00027", "url": "https://dblp.org/rec/conf/micro/SilvestroLZJLL18"}, "url": "URL#2251541"}, {"@score": "1", "@id": "2251543", "info": {"authors": {"author": [{"@pid": "82/9635", "text": "Michael B. Sullivan 0001"}, {"@pid": "85/525", "text": "Siva Kumar Sastry Hari"}, {"@pid": "125/7922", "text": "Brian Zimmer"}, {"@pid": "07/5685-2", "text": "Timothy Tsai 0002"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection.", "venue": "MICRO", "pages": "762-774", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SullivanHZTK18", "doi": "10.1109/MICRO.2018.00067", "ee": "https://doi.org/10.1109/MICRO.2018.00067", "url": "https://dblp.org/rec/conf/micro/SullivanHZTK18"}, "url": "URL#2251543"}, {"@score": "1", "@id": "2251544", "info": {"authors": {"author": [{"@pid": "162/9999", "text": "Caroline Trippel"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}]}, "title": "CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.", "venue": "MICRO", "pages": "947-960", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TrippelLM18", "doi": "10.1109/MICRO.2018.00081", "ee": "https://doi.org/10.1109/MICRO.2018.00081", "url": "https://dblp.org/rec/conf/micro/TrippelLM18"}, "url": "URL#2251544"}, {"@score": "1", "@id": "2251545", "info": {"authors": {"author": [{"@pid": "160/0552", "text": "Po-An Tsai"}, {"@pid": "20/10037", "text": "Changping Chen"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.", "venue": "MICRO", "pages": "641-654", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TsaiCS18", "doi": "10.1109/MICRO.2018.00058", "ee": "https://doi.org/10.1109/MICRO.2018.00058", "url": "https://dblp.org/rec/conf/micro/TsaiCS18"}, "url": "URL#2251545"}, {"@score": "1", "@id": "2251546", "info": {"authors": {"author": [{"@pid": "160/0552", "text": "Po-An Tsai"}, {"@pid": "232/0156", "text": "Yee Ling Gan"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Rethinking the Memory Hierarchy for Modern Languages.", "venue": "MICRO", "pages": "203-216", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/TsaiG018", "doi": "10.1109/MICRO.2018.00025", "ee": "https://doi.org/10.1109/MICRO.2018.00025", "url": "https://dblp.org/rec/conf/micro/TsaiG018"}, "url": "URL#2251546"}, {"@score": "1", "@id": "2251547", "info": {"authors": {"author": [{"@pid": "148/9791", "text": "Dani Voitsechov"}, {"@pid": "206/9113", "text": "Oron Port"}, {"@pid": "89/6105", "text": "Yoav Etsion"}]}, "title": "Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays.", "venue": "MICRO", "pages": "42-54", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VoitsechovPE18", "doi": "10.1109/MICRO.2018.00013", "ee": "https://doi.org/10.1109/MICRO.2018.00013", "url": "https://dblp.org/rec/conf/micro/VoitsechovPE18"}, "url": "URL#2251547"}, {"@score": "1", "@id": "2251548", "info": {"authors": {"author": [{"@pid": "46/8559", "text": "Yaohua Wang"}, {"@pid": "44/2524", "text": "Arash Tavakkol"}, {"@pid": "06/10860-1", "text": "Lois Orosa 0001"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "205/1623", "text": "Nika Mansouri-Ghiasi"}, {"@pid": "147/0857", "text": "Minesh Patel"}, {"@pid": "148/9733", "text": "Jeremie S. Kim"}, {"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "161/0904", "text": "Mohammad Sadrosadati"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.", "venue": "MICRO", "pages": "298-311", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WangTOGMPKHSM18", "doi": "10.1109/MICRO.2018.00032", "ee": "https://doi.org/10.1109/MICRO.2018.00032", "url": "https://dblp.org/rec/conf/micro/WangTOGMPKHSM18"}, "url": "URL#2251548"}, {"@score": "1", "@id": "2251549", "info": {"authors": {"author": [{"@pid": "137/0590", "text": "Mengjia Yan 0001"}, {"@pid": "63/2791", "text": "Jiho Choi"}, {"@pid": "191/7793-2", "text": "Dimitrios Skarlatos 0002"}, {"@pid": "40/944", "text": "Adam Morrison 0001"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.", "venue": "MICRO", "pages": "428-441", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanCS0FT18", "doi": "10.1109/MICRO.2018.00042", "ee": "https://doi.org/10.1109/MICRO.2018.00042", "url": "https://dblp.org/rec/conf/micro/YanCS0FT18"}, "url": "URL#2251549"}, {"@score": "1", "@id": "2251550", "info": {"authors": {"author": [{"@pid": "36/2301", "text": "Mao Ye"}, {"@pid": "64/1853", "text": "Clayton Hughes"}, {"@pid": "147/0999", "text": "Amro Awad"}]}, "title": "Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.", "venue": "MICRO", "pages": "403-415", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YeHA18", "doi": "10.1109/MICRO.2018.00040", "ee": "https://doi.org/10.1109/MICRO.2018.00040", "url": "https://dblp.org/rec/conf/micro/YeHA18"}, "url": "URL#2251550"}, {"@score": "1", "@id": "2251551", "info": {"authors": {"author": [{"@pid": "159/0021", "text": "Vinson Young"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "14/1037", "text": "Evgeny Bolotin"}, {"@pid": "85/6918", "text": "Eiman Ebrahimi"}, {"@pid": "12/9118", "text": "David W. Nellans"}, {"@pid": "08/3380", "text": "Oreste Villa"}]}, "title": "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems.", "venue": "MICRO", "pages": "339-351", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YoungJBENV18", "doi": "10.1109/MICRO.2018.00035", "ee": "https://doi.org/10.1109/MICRO.2018.00035", "url": "https://dblp.org/rec/conf/micro/YoungJBENV18"}, "url": "URL#2251551"}, {"@score": "1", "@id": "2251552", "info": {"authors": {"author": [{"@pid": "60/2536-68", "text": "Rui Zhang 0068"}, {"@pid": "158/4859", "text": "Calvin Deutschbein"}, {"@pid": "29/1726-5", "text": "Peng Huang 0005"}, {"@pid": "54/7563", "text": "Cynthia Sturton"}]}, "title": "End-to-End Automated Exploit Generation for Validating the Security of Processor Designs.", "venue": "MICRO", "pages": "815-827", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangDHS18", "doi": "10.1109/MICRO.2018.00071", "ee": "https://doi.org/10.1109/MICRO.2018.00071", "url": "https://dblp.org/rec/conf/micro/ZhangDHS18"}, "url": "URL#2251552"}, {"@score": "1", "@id": "2251553", "info": {"authors": {"author": [{"@pid": "67/7672-4", "text": "Da Zhang 0004"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "130/7707-2", "text": "Xun Jian 0002"}]}, "title": "Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs.", "venue": "MICRO", "pages": "710-723", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangSJ18", "doi": "10.1109/MICRO.2018.00063", "ee": "https://doi.org/10.1109/MICRO.2018.00063", "url": "https://dblp.org/rec/conf/micro/ZhangSJ18"}, "url": "URL#2251553"}, {"@score": "1", "@id": "2251554", "info": {"authors": {"author": [{"@pid": "56/5624-1", "text": "Xian Zhang 0001"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}, {"@pid": "230/8387", "text": "Peichen Xie"}, {"@pid": "94/3019-7", "text": "Chao Zhang 0007"}, {"@pid": "120/1767", "text": "Yannan Liu"}, {"@pid": "130/1349", "text": "Lingxiao Wei"}, {"@pid": "43/1230-1", "text": "Qiang Xu 0001"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}]}, "title": "Shadow Block: Accelerating ORAM Accesses with Data Duplication.", "venue": "MICRO", "pages": "961-973", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangSXZLW0X18", "doi": "10.1109/MICRO.2018.00082", "ee": "https://doi.org/10.1109/MICRO.2018.00082", "url": "https://dblp.org/rec/conf/micro/ZhangSXZLW0X18"}, "url": "URL#2251554"}, {"@score": "1", "@id": "2251555", "info": {"authors": {"author": [{"@pid": "175/6230", "text": "Sizhuo Zhang"}, {"@pid": "57/4524", "text": "Andrew Wright"}, {"@pid": "145/1652", "text": "Thomas Bourgeat"}, {"@pid": "a/Arvind", "text": "Arvind"}]}, "title": "Composable Building Blocks to Open up Processor Design.", "venue": "MICRO", "pages": "68-81", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangWBA18", "doi": "10.1109/MICRO.2018.00015", "ee": "https://doi.org/10.1109/MICRO.2018.00015", "url": "https://dblp.org/rec/conf/micro/ZhangWBA18"}, "url": "URL#2251555"}, {"@score": "1", "@id": "2251556", "info": {"authors": {"author": [{"@pid": "173/9816", "text": "Xingyao Zhang"}, {"@pid": "175/5479-1", "text": "Chenhao Xie 0001"}, {"@pid": "02/736-55", "text": "Jing Wang 0055"}, {"@pid": "24/3562", "text": "Weidong Zhang"}, {"@pid": "18/2495", "text": "Xin Fu"}]}, "title": "Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs.", "venue": "MICRO", "pages": "162-174", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangXWZF18", "doi": "10.1109/MICRO.2018.00022", "ee": "https://doi.org/10.1109/MICRO.2018.00022", "url": "https://dblp.org/rec/conf/micro/ZhangXWZF18"}, "url": "URL#2251556"}, {"@score": "1", "@id": "2251557", "info": {"authors": {"author": [{"@pid": "193/6693", "text": "Xuda Zhou"}, {"@pid": "44/11216", "text": "Zidong Du"}, {"@pid": "67/398-1", "text": "Qi Guo 0001"}, {"@pid": "85/9414", "text": "Shaoli Liu"}, {"@pid": "232/0130", "text": "Chengsi Liu"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}, {"@pid": "92/5001-1", "text": "Ling Li 0001"}, {"@pid": "60/419-2", "text": "Tianshi Chen 0002"}, {"@pid": "48/474", "text": "Yunji Chen"}]}, "title": "Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach.", "venue": "MICRO", "pages": "15-28", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhouDGLLWZ0CC18", "doi": "10.1109/MICRO.2018.00011", "ee": "https://doi.org/10.1109/MICRO.2018.00011", "url": "https://dblp.org/rec/conf/micro/ZhouDGLLWZ0CC18"}, "url": "URL#2251557"}, {"@score": "1", "@id": "2251558", "info": {"authors": {"author": [{"@pid": "199/8775", "text": "Youwei Zhuo"}, {"@pid": "232/0135", "text": "Jinglei Cheng"}, {"@pid": "212/6128", "text": "Qinyi Luo"}, {"@pid": "72/7413", "text": "Jidong Zhai"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "26/2404", "text": "Zhongzhi Luan"}, {"@pid": "42/5189", "text": "Xuehai Qian"}]}, "title": "CSE: Parallel Finite State Machines with Convergence Set Enumeration.", "venue": "MICRO", "pages": "29-41", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhuoCLZWLQ18", "doi": "10.1109/MICRO.2018.00012", "ee": "https://doi.org/10.1109/MICRO.2018.00012", "url": "https://dblp.org/rec/conf/micro/ZhuoCLZWLQ18"}, "url": "URL#2251558"}, {"@score": "1", "@id": "2251559", "info": {"authors": {"author": [{"@pid": "202/9504", "text": "An Zou"}, {"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "69/1798", "text": "Xin He"}, {"@pid": "145/0587", "text": "Yazhou Zu"}, {"@pid": "51/3192", "text": "Christopher D. Gill"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}, {"@pid": "36/31-1", "text": "Xuan Zhang 0001"}]}, "title": "Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs.", "venue": "MICRO", "pages": "390-402", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZouLHZGRZ18", "doi": "10.1109/MICRO.2018.00039", "ee": "https://doi.org/10.1109/MICRO.2018.00039", "url": "https://dblp.org/rec/conf/micro/ZouLHZGRZ18"}, "url": "URL#2251559"}, {"@score": "1", "@id": "2251560", "info": {"authors": {"author": [{"@pid": "157/4426", "text": "Pengfei Zuo"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "z/MingZhao2", "text": "Ming Zhao 0002"}, {"@pid": "87/6026", "text": "Wen Zhou"}, {"@pid": "195/1524", "text": "Yuncheng Guo"}]}, "title": "Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.", "venue": "MICRO", "pages": "442-454", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/Zuo0ZZG18", "doi": "10.1109/MICRO.2018.00043", "ee": "https://doi.org/10.1109/MICRO.2018.00043", "url": "https://dblp.org/rec/conf/micro/Zuo0ZZG18"}, "url": "URL#2251560"}, {"@score": "1", "@id": "2299835", "info": {"title": "51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018, Fukuoka, Japan, October 20-24, 2018", "venue": "MICRO", "publisher": "IEEE Computer Society", "year": "2018", "type": "Editorship", "key": "conf/micro/2018", "ee": "https://ieeexplore.ieee.org/xpl/conhome/8573939/proceeding", "url": "https://dblp.org/rec/conf/micro/2018"}, "url": "URL#2299835"}]}}}