# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/tb/tb_sha256.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module tb_sha256
# 
# Top level modules:
# 	tb_sha256
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/tb/tb_sha256_core.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module tb_sha256_core
# 
# Top level modules:
# 	tb_sha256_core
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/tb/tb_sha256_w_mem.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module tb_sha256_w_mem
# 
# Top level modules:
# 	tb_sha256_w_mem
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/rtl/sha256.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module sha256
# 
# Top level modules:
# 	sha256
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/rtl/sha256_core.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module sha256_core
# 
# Top level modules:
# 	sha256_core
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/rtl/sha256_k_constants.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module sha256_k_constants
# 
# Top level modules:
# 	sha256_k_constants
# 
# 
# vlog -work work -vopt -stats=none E:/WORK/verilog/sha256/src/rtl/sha256_w_mem.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# -- Compiling module sha256_w_mem
# 
# Top level modules:
# 	sha256_w_mem
# 
# 
# 7 compiles, 0 failed with no errors.
vsim -gui work.sha256_core
add wave -position insertpoint  \
sim:/sha256_core/block
add wave -position insertpoint  \
sim:/sha256_core/digest_valid
run -all
run
run
quit -sim
vsim -voptargs=+acc work.tb_sha256_core
add wave -position insertpoint  \
sim:/tb_sha256_core/tb_block
add wave -position insertpoint  \
sim:/tb_sha256_core/tb_digest_valid
run
# 1
# Break in NamedBeginStat main at E:/WORK/verilog/sha256/src/tb/tb_sha256_core.v line 514
add wave -position insertpoint  \
sim:/tb_sha256_core/tb_digest
restart -f
run
# 1
# Break in NamedBeginStat main at E:/WORK/verilog/sha256/src/tb/tb_sha256_core.v line 514
run
quit -sim
vsim -voptargs=+acc work.tb_sha256_core
add wave -position insertpoint  \
sim:/tb_sha256_core/tb_block
add wave -position insertpoint  \
sim:/tb_sha256_core/tb_digest
add wave -position insertpoint  \
sim:/tb_sha256_core/DEBUG
run
# 1
# Break in NamedBeginStat main at E:/WORK/verilog/sha256/src/tb/tb_sha256_core.v line 514
add wave -position insertpoint  \
sim:/tb_sha256_core/DEBUG \
sim:/tb_sha256_core/CLK_HALF_PERIOD \
sim:/tb_sha256_core/CLK_PERIOD \
sim:/tb_sha256_core/cycle_ctr \
sim:/tb_sha256_core/error_ctr \
sim:/tb_sha256_core/tc_ctr \
sim:/tb_sha256_core/tb_clk \
sim:/tb_sha256_core/tb_reset_n \
sim:/tb_sha256_core/tb_init \
sim:/tb_sha256_core/tb_next \
sim:/tb_sha256_core/tb_mode \
sim:/tb_sha256_core/tb_block \
sim:/tb_sha256_core/tb_ready \
sim:/tb_sha256_core/tb_digest \
sim:/tb_sha256_core/tb_digest_valid
run -all
# ** Error: (vish-4084) Expanded time mode encountered error, cannot proceed with current wlf file
# Break key hit
# Break in NamedBeginStat sys_monitor at E:/WORK/verilog/sha256/src/tb/tb_sha256_core.v line 111
add wave -position insertpoint  \
sim:/tb_sha256_core/DEBUG
add wave -position insertpoint  \
sim:/tb_sha256_core/DEBUG \
sim:/tb_sha256_core/CLK_HALF_PERIOD \
sim:/tb_sha256_core/CLK_PERIOD \
sim:/tb_sha256_core/cycle_ctr \
sim:/tb_sha256_core/error_ctr \
sim:/tb_sha256_core/tc_ctr \
sim:/tb_sha256_core/tb_clk \
sim:/tb_sha256_core/tb_reset_n \
sim:/tb_sha256_core/tb_init \
sim:/tb_sha256_core/tb_next \
sim:/tb_sha256_core/tb_mode \
sim:/tb_sha256_core/tb_block \
sim:/tb_sha256_core/tb_ready \
sim:/tb_sha256_core/tb_digest \
sim:/tb_sha256_core/tb_digest_valid
restart -f
run -all
