Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb 21 01:01:05 2025
| Host         : DESKTOP-OLJFD8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file contador_2displays_timing_summary_routed.rpt -pb contador_2displays_timing_summary_routed.pb -rpx contador_2displays_timing_summary_routed.rpx -warn_on_violation
| Design       : contador_2displays
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   88          inf        0.000                      0                   88           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_unidades_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_unidades[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 3.797ns (63.961%)  route 2.139ns (36.039%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE                         0.000     0.000 r  contador_unidades_reg[2]/C
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  contador_unidades_reg[2]/Q
                         net (fo=11, routed)          0.644     1.037    contador_unidades[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.102     1.139 r  display_unidades_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.495     2.634    display_unidades_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.302     5.936 r  display_unidades_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.936    display_unidades[6]
    U7                                                                r  display_unidades[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_unidades[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.741ns (64.210%)  route 2.085ns (35.790%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  contador_unidades_reg[0]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  contador_unidades_reg[0]/Q
                         net (fo=12, routed)          0.735     1.076    contador_unidades[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.115     1.191 r  display_unidades_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.351     2.541    display_unidades_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.285     5.827 r  display_unidades_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.827    display_unidades[4]
    U5                                                                r  display_unidades[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.676ns (63.175%)  route 2.143ns (36.825%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[3]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[3]/Q
                         net (fo=9, routed)           0.649     0.962    contador_decenas[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.215     1.177 r  display_decenas_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.494     2.671    display_decenas_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.148     5.818 r  display_decenas_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.818    display_decenas[5]
    W3                                                                r  display_decenas[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.807ns (65.656%)  route 1.991ns (34.344%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[3]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[3]/Q
                         net (fo=9, routed)           0.649     0.962    contador_decenas[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.220     1.182 r  display_decenas_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.343     2.524    display_decenas_OBUF[6]
    U3                   OBUF (Prop_obuf_I_O)         3.274     5.799 r  display_decenas_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.799    display_decenas[6]
    U3                                                                r  display_decenas[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.659ns (63.124%)  route 2.137ns (36.876%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[3]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[3]/Q
                         net (fo=9, routed)           0.646     0.959    contador_decenas[3]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.215     1.174 r  display_decenas_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.492     2.665    display_decenas_OBUF[4]
    V3                   OBUF (Prop_obuf_I_O)         3.131     5.796 r  display_decenas_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.796    display_decenas[4]
    V3                                                                r  display_decenas[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.795ns (65.548%)  route 1.995ns (34.452%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[2]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[2]/Q
                         net (fo=10, routed)          0.650     0.963    contador_decenas[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.215     1.178 r  display_decenas_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.345     2.523    display_decenas_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.267     5.790 r  display_decenas_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.790    display_decenas[0]
    U2                                                                r  display_decenas[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_unidades[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.830ns (67.510%)  route 1.843ns (32.490%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  contador_unidades_reg[3]/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_unidades_reg[3]/Q
                         net (fo=10, routed)          0.649     0.962    contador_unidades[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.215     1.177 r  display_unidades_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.194     2.371    display_unidades_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.302     5.673 r  display_unidades_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.673    display_unidades[1]
    W6                                                                r  display_unidades[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.811ns (67.479%)  route 1.837ns (32.521%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[2]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[2]/Q
                         net (fo=10, routed)          0.649     0.962    contador_decenas[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.215     1.177 r  display_decenas_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.188     2.365    display_decenas_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.283     5.647 r  display_decenas_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.647    display_decenas[3]
    W4                                                                r  display_decenas[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_unidades[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.797ns (67.347%)  route 1.841ns (32.653%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE                         0.000     0.000 r  contador_unidades_reg[2]/C
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.393     0.393 r  contador_unidades_reg[2]/Q
                         net (fo=11, routed)          0.641     1.034    contador_unidades[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.103     1.137 r  display_unidades_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.200     2.337    display_unidades_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.301     5.638 r  display_unidades_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.638    display_unidades[3]
    V8                                                                r  display_unidades[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_decenas[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.622ns  (logic 3.645ns (64.845%)  route 1.976ns (35.155%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[2]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  contador_decenas_reg[2]/Q
                         net (fo=10, routed)          0.650     0.963    contador_decenas[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.211     1.174 r  display_decenas_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.326     2.500    display_decenas_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.121     5.622 r  display_decenas_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.622    display_decenas[1]
    U4                                                                r  display_decenas[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.956%)  route 0.159ns (46.044%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.159     0.300    clk_divider_reg_n_0_[0]
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.045     0.345 r  clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.345    clk_divider[4]
    SLICE_X65Y18         FDCE                                         r  clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.166     0.307    clk_divider_reg_n_0_[0]
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    clk_divider[1]
    SLICE_X65Y18         FDCE                                         r  clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_decenas_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[1]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_decenas_reg[1]/Q
                         net (fo=10, routed)          0.166     0.307    contador_decenas[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.042     0.349 r  contador_decenas[3]_i_2/O
                         net (fo=1, routed)           0.000     0.349    contador_decenas[3]_i_2_n_0
    SLICE_X65Y24         FDCE                                         r  contador_decenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.192ns (54.744%)  route 0.159ns (45.256%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.159     0.300    clk_divider_reg_n_0_[0]
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.051     0.351 r  clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    clk_divider[5]
    SLICE_X65Y18         FDCE                                         r  clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE                         0.000     0.000 r  clk_divider_reg[0]/C
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_divider_reg[0]/Q
                         net (fo=28, routed)          0.166     0.307    clk_divider_reg_n_0_[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.352 r  clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    clk_divider[0]
    SLICE_X65Y18         FDCE                                         r  clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_decenas_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_decenas_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  contador_decenas_reg[1]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_decenas_reg[1]/Q
                         net (fo=10, routed)          0.166     0.307    contador_decenas[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  contador_decenas[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    contador_decenas[1]_i_1_n_0
    SLICE_X65Y24         FDCE                                         r  contador_decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_unidades_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  contador_unidades_reg[0]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_unidades_reg[0]/Q
                         net (fo=12, routed)          0.166     0.307    contador_unidades[0]
    SLICE_X63Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.352 r  contador_unidades[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    contador_unidades[0]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  contador_unidades_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_unidades_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  contador_unidades_reg[1]/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_unidades_reg[1]/Q
                         net (fo=11, routed)          0.176     0.317    contador_unidades[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.042     0.359 r  contador_unidades[3]_i_1/O
                         net (fo=1, routed)           0.000     0.359    contador_unidades[3]_i_1_n_0
    SLICE_X65Y22         FDCE                                         r  contador_unidades_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_unidades_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_unidades_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  contador_unidades_reg[1]/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_unidades_reg[1]/Q
                         net (fo=11, routed)          0.176     0.317    contador_unidades[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.362 r  contador_unidades[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    contador_unidades[1]_i_1_n_0
    SLICE_X65Y22         FDCE                                         r  contador_unidades_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slow_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  slow_clk_reg/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  slow_clk_reg/Q
                         net (fo=9, routed)           0.178     0.319    slow_clk_reg_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.364 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     0.364    slow_clk_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------





