**************************************************
Report         : unmatched_points

Reference      : r:/WORK/fsm_ref
Implementation : i:/WORK/fsm_mini
Version        : V-2023.12
Date           : Mon May 12 15:05:38 2025
**************************************************

14 Unmatched points (1 reference, 13 implementation):

  Ref  DFF        r:/WORK/fsm_ref/state_reg[3]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[0]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[1]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[2]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[3]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[4]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[5]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[6]

  Impl DFF        i:/WORK/fsm_mini/data_reg_reg[7]

  Impl BBNet      i:/WORK/fsm_mini/data_in[3]

  Impl BBNet      i:/WORK/fsm_mini/data_in[4]

  Impl BBNet      i:/WORK/fsm_mini/data_in[5]

  Impl BBNet      i:/WORK/fsm_mini/data_in[6]

  Impl BBNet      i:/WORK/fsm_mini/data_in[7]

 [BBNet: multiply-driven net
  BBox:  black-box
  BBPin: black-box pin
  Block: hierarchical block
  BlPin: hierarchical block pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Net:   matchable net
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
