# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:51:17 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# ** Error: (vlog-13069) usr.v(21): near "dout": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) usr.v(25): near "dout": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module uns_tb
# ** Error: (vlog-13069) usr.v(36): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 16:51:17 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:52:02 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# ** Error: (vlog-13069) usr.v(36): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 16:52:02 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:53:11 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# ** Error: usr.v(37): In, out, or inout does not appear in port list: in.
# ** Error: usr.v(54): (vlog-2110) Illegal reference to net "in".
# End time: 16:53:12 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog usr.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:53:55 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 16:53:55 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim usr_tb 
# Start time: 16:53:55 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit usr_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:54:26 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 16:54:26 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 16:53:55 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=0001 sel=00 dout=0000 $time=0
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=10
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=20
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=30
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=40
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=50
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=60
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=70
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=80
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=90
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=100
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=110
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=120
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=130
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=140
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=150
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=160
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=170
# clk=0 rst=1 in=0001 sel=00 dout=0000 $time=180
# clk=1 rst=1 in=0001 sel=00 dout=0000 $time=190
# ** Note: $stop    : usr.v(58)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 58
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:56:30 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 16:56:31 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:56:34 on Sep 17,2025, Elapsed time: 0:02:39
# Errors: 1, Warnings: 0
# vsim uns_tb 
# Start time: 16:56:34 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=0100 sel=01 dout=0000 $time=0
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=10
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=20
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=30
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=40
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=50
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=60
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=70
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=80
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=90
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=100
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=110
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=120
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=130
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=140
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=150
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=160
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=170
# clk=0 rst=1 in=0100 sel=01 dout=0000 $time=180
# clk=1 rst=1 in=0100 sel=01 dout=0000 $time=190
# ** Note: $stop    : usr.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:57:18 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 16:57:18 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:23 on Sep 17,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 16:57:23 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=0100 sel=01 dout=0000 $time=0
# clk=1 rst=1 in=1001 sel=11 dout=0000 $time=10
# clk=0 rst=1 in=1101 sel=01 dout=0000 $time=20
# clk=1 rst=1 in=0101 sel=10 dout=0001 $time=30
# clk=0 rst=1 in=0001 sel=01 dout=0001 $time=40
# clk=1 rst=1 in=0110 sel=01 dout=0001 $time=50
# clk=0 rst=1 in=1101 sel=00 dout=0001 $time=60
# clk=1 rst=1 in=1001 sel=10 dout=0000 $time=70
# clk=0 rst=1 in=0101 sel=10 dout=0000 $time=80
# clk=1 rst=1 in=0101 sel=11 dout=0011 $time=90
# clk=0 rst=1 in=0010 sel=11 dout=0011 $time=100
# clk=1 rst=1 in=0010 sel=10 dout=0000 $time=110
# clk=0 rst=1 in=1000 sel=01 dout=0000 $time=120
# clk=1 rst=1 in=1100 sel=01 dout=0000 $time=130
# clk=0 rst=1 in=1101 sel=01 dout=0000 $time=140
# clk=1 rst=1 in=0011 sel=10 dout=0000 $time=150
# clk=0 rst=1 in=0000 sel=00 dout=0000 $time=160
# clk=1 rst=1 in=1010 sel=01 dout=0001 $time=170
# clk=0 rst=1 in=0110 sel=11 dout=0001 $time=180
# clk=1 rst=1 in=1101 sel=11 dout=0101 $time=190
# ** Note: $stop    : usr.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:59:02 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 16:59:02 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:06 on Sep 17,2025, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 16:59:06 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=0100 sel=1 dout=0000 $time=0
# clk=1 rst=1 in=1001 sel=3 dout=0000 $time=10
# clk=0 rst=1 in=1101 sel=1 dout=0000 $time=20
# clk=1 rst=1 in=0101 sel=2 dout=0001 $time=30
# clk=0 rst=1 in=0001 sel=1 dout=0001 $time=40
# clk=1 rst=1 in=0110 sel=1 dout=0001 $time=50
# clk=0 rst=1 in=1101 sel=0 dout=0001 $time=60
# clk=1 rst=1 in=1001 sel=2 dout=0000 $time=70
# clk=0 rst=1 in=0101 sel=2 dout=0000 $time=80
# clk=1 rst=1 in=0101 sel=3 dout=0011 $time=90
# clk=0 rst=1 in=0010 sel=3 dout=0011 $time=100
# clk=1 rst=1 in=0010 sel=2 dout=0000 $time=110
# clk=0 rst=1 in=1000 sel=1 dout=0000 $time=120
# clk=1 rst=1 in=1100 sel=1 dout=0000 $time=130
# clk=0 rst=1 in=1101 sel=1 dout=0000 $time=140
# clk=1 rst=1 in=0011 sel=2 dout=0000 $time=150
# clk=0 rst=1 in=0000 sel=0 dout=0000 $time=160
# clk=1 rst=1 in=1010 sel=1 dout=0001 $time=170
# clk=0 rst=1 in=0110 sel=3 dout=0001 $time=180
# clk=1 rst=1 in=1101 sel=3 dout=0101 $time=190
# ** Note: $stop    : usr.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:01:20 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 17:01:21 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:01:22 on Sep 17,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 17:01:22 on Sep 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=0100 sel=1 dout=0000 $time=0
# clk=1 rst=1 in=1001 sel=3 dout=0000 $time=10
# clk=0 rst=1 in=1101 sel=1 dout=0000 $time=20
# clk=1 rst=1 in=0101 sel=2 dout=0001 $time=30
# clk=0 rst=1 in=0001 sel=1 dout=0001 $time=40
# clk=1 rst=1 in=0110 sel=1 dout=0001 $time=50
# clk=0 rst=1 in=1101 sel=0 dout=0001 $time=60
# clk=1 rst=1 in=1001 sel=2 dout=0000 $time=70
# clk=0 rst=1 in=0101 sel=2 dout=0000 $time=80
# clk=1 rst=1 in=0101 sel=3 dout=0011 $time=90
# clk=0 rst=1 in=0010 sel=3 dout=0011 $time=100
# clk=1 rst=1 in=0010 sel=2 dout=0000 $time=110
# clk=0 rst=1 in=1000 sel=1 dout=0000 $time=120
# clk=1 rst=1 in=1100 sel=1 dout=0000 $time=130
# clk=0 rst=1 in=1101 sel=1 dout=0000 $time=140
# clk=1 rst=1 in=0011 sel=2 dout=0000 $time=150
# clk=0 rst=1 in=0000 sel=0 dout=0000 $time=160
# clk=1 rst=1 in=1010 sel=1 dout=0001 $time=170
# clk=0 rst=1 in=0110 sel=3 dout=0001 $time=180
# clk=1 rst=1 in=1101 sel=3 dout=0101 $time=190
# ** Note: $stop    : usr.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:01:50 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 17:01:50 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:54 on Sep 17,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 17:01:54 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=1001 sel=0 dout=0000 $time=0
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=10
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=20
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=30
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=40
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=50
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=60
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=70
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=80
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=90
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=100
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=110
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=120
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=130
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=140
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=150
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=160
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=170
# clk=0 rst=1 in=1001 sel=0 dout=0000 $time=180
# clk=1 rst=1 in=1001 sel=0 dout=0000 $time=190
# ** Note: $stop    : usr.v(59)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 59
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:04:17 on Sep 17,2025
# vlog -reportprogress 300 usr.v "+acc" 
# -- Compiling module uns
# -- Compiling module uns_tb
# 
# Top level modules:
# 	uns_tb
# End time: 17:04:17 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:04:21 on Sep 17,2025, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim uns_tb 
# Start time: 17:04:21 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uns_tb(fast)
# Loading work.uns(fast)
# clk=0 rst=0 in=1001 sel=3 dout=0000 $time=0
# clk=1 rst=1 in=1001 sel=3 dout=0000 $time=10
# clk=0 rst=1 in=1001 sel=3 dout=0000 $time=20
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=30
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=40
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=50
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=60
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=70
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=80
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=90
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=100
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=110
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=120
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=130
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=140
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=150
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=160
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=170
# clk=0 rst=1 in=1001 sel=3 dout=1001 $time=180
# clk=1 rst=1 in=1001 sel=3 dout=1001 $time=190
# ** Note: $stop    : usr.v(60)
#    Time: 200 ns  Iteration: 0  Instance: /uns_tb
# Break in Module uns_tb at usr.v line 60
# End time: 17:04:35 on Sep 17,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
