// -------------------------------------------------------------
// 
// File Name: Work_OnDelay4s_V11\OnDelay4s_V11\OnDelay4s_V11.v
// Created: 2017-05-27 19:47:55
// 
// Generated by MATLAB 8.6 and HDL Coder 3.7
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: OnDelay4s_V11
// Source Path: OnDelay4s_V11/OnDelay4s_V11
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module OnDelay4s_V11
          (
           g_clk,
           Rst_n,
           Pulse50x64Hz,
           In,
           First_VS,
           Out
          );


  input   g_clk;
  input   Rst_n;
  input   Pulse50x64Hz;
  input   In;
  input   First_VS;
  output  Out;


  reg  Delay1_out1;
  wire Logical_Operator3_out1;
  wire signed [15:0] Switch58_out1;  // int16
  reg signed [15:0] Delay14_out1;  // int16
  wire signed [15:0] Add3_out1;  // int16
  wire RO2_relop1;
  wire signed [15:0] Switch59_out1;  // int16
  wire RO3_relop1;
  wire Logical_Operator1_out1;
  wire signed [15:0] Switch60_out1;  // int16
  wire CT19_out1;
  wire Switch1_out1;


  always @(posedge g_clk)
    begin : Delay1_process
      if (Rst_n == 1'b0) begin
        Delay1_out1 <= 1'b0;
      end
      else begin
        Delay1_out1 <= First_VS;
      end
    end



  assign Logical_Operator3_out1 =  ~ In;



  assign Switch58_out1 = (Pulse50x64Hz == 1'b0 ? 16'sb0000000000000000 :
              16'sb0000000000000001);



  assign Add3_out1 = Switch58_out1 + Delay14_out1;



  assign RO2_relop1 = Add3_out1 >= 16'sb0011001000001010;



  assign Switch59_out1 = (RO2_relop1 == 1'b0 ? Add3_out1 :
              16'sb0011001000001010);



  assign RO3_relop1 = Switch59_out1 <= 16'sb0000000000000000;



  assign Logical_Operator1_out1 = Logical_Operator3_out1 | RO3_relop1;



  assign Switch60_out1 = (Logical_Operator1_out1 == 1'b0 ? Switch59_out1 :
              16'sb0000000000000000);



  always @(posedge g_clk)
    begin : Delay14_process
      if (Rst_n == 1'b0) begin
        Delay14_out1 <= 16'sb0000000000000000;
      end
      else begin
        Delay14_out1 <= Switch60_out1;
      end
    end



  assign CT19_out1 = Delay14_out1 >= 16'sb0011001000000000;



  assign Switch1_out1 = (Delay1_out1 == 1'b0 ? 1'b1 :
              CT19_out1);



  assign Out = Switch1_out1;

endmodule  // OnDelay4s_V11

