D:/SystemVerilog/Excercise/ahb_inter/ahb_interface.sv {1 {vlog -work work -vopt -sv -stats=none D:/SystemVerilog/Excercise/ahb_inter/ahb_interface.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface ahb_if

Top level modules:
	--none--

} {} {}} D:/SystemVerilog/Excercise/ahb_inter/ahb_interface_tb.sv {1 {vlog -work work -vopt -sv -stats=none D:/SystemVerilog/Excercise/ahb_inter/ahb_interface_tb.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module ahb_tb

Top level modules:
	ahb_tb

} {} {}}
