INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab2/mini_lab2.srcs/sources_1/new/or_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab2/mini_lab2.srcs/sim_1/new/or_sample_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_sample_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/CECS/CECS301/labs/mini_lab2/mini_lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
