# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HDMI_Block.gen/sources_1/ip/clk_wiz_0" \
"../../../../HDMI_Block.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../HDMI_Block.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4lite_mst.v" \
"../../../../HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4s_video_slv.v" \
"../../../../HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4s_video_mst.v" \
"../../../../HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/ce_generator.v" \
"../../../../HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/tb_VTC.v" \

sv xil_defaultlib  --include "../../../../HDMI_Block.gen/sources_1/ip/clk_wiz_0" \
"../../../../HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v" \
"../../../../HDMI_Block.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
