[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/GenerateInterface/top.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/GenerateInterface/top.sv".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenerateInterface/top.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<424> s<423> l<1:1> el<1:0>
n<> u<2> t<Interface> p<18> s<4> l<1:1> el<1:10>
n<abc_if> u<3> t<StringConst> p<4> l<1:11> el<1:17>
n<> u<4> t<Interface_identifier> p<18> c<3> s<17> l<1:11> el<1:17>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:20> el<1:23>
n<> u<6> t<Data_type> p<16> c<5> s<15> l<1:20> el<1:23>
n<NO_Input> u<7> t<StringConst> p<14> s<13> l<1:24> el<1:32>
n<3> u<8> t<IntConst> p<9> l<1:33> el<1:34>
n<> u<9> t<Primary_literal> p<10> c<8> l<1:33> el<1:34>
n<> u<10> t<Constant_primary> p<11> c<9> l<1:33> el<1:34>
n<> u<11> t<Constant_expression> p<12> c<10> l<1:33> el<1:34>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<1:33> el<1:34>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<1:33> el<1:34>
n<> u<14> t<Param_assignment> p<15> c<7> l<1:24> el<1:34>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<1:24> el<1:34>
n<> u<16> t<Parameter_port_declaration> p<17> c<6> l<1:20> el<1:34>
n<> u<17> t<Parameter_port_list> p<18> c<16> l<1:18> el<1:35>
n<> u<18> t<Interface_ansi_header> p<124> c<2> s<46> l<1:1> el<1:36>
n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<3:3> el<3:8>
n<NO_Input> u<20> t<StringConst> p<21> l<3:10> el<3:18>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:10> el<3:18>
n<> u<22> t<Constant_primary> p<23> c<21> l<3:10> el<3:18>
n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<3:10> el<3:18>
n<1> u<24> t<IntConst> p<25> l<3:19> el<3:20>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:19> el<3:20>
n<> u<26> t<Constant_primary> p<27> c<25> l<3:19> el<3:20>
n<> u<27> t<Constant_expression> p<29> c<26> l<3:19> el<3:20>
n<> u<28> t<BinOp_Minus> p<29> s<27> l<3:18> el<3:19>
n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<3:10> el<3:20>
n<0> u<30> t<IntConst> p<31> l<3:22> el<3:23>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:22> el<3:23>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:22> el<3:23>
n<> u<33> t<Constant_expression> p<34> c<32> l<3:22> el<3:23>
n<> u<34> t<Constant_range> p<35> c<29> l<3:10> el<3:23>
n<> u<35> t<Packed_dimension> p<36> c<34> l<3:9> el<3:25>
n<> u<36> t<Data_type> p<40> c<19> s<39> l<3:3> el<3:25>
n<xyz_o> u<37> t<StringConst> p<38> l<3:26> el<3:31>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<3:26> el<3:31>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<3:26> el<3:31>
n<> u<40> t<Variable_declaration> p<41> c<36> l<3:3> el<3:32>
n<> u<41> t<Data_declaration> p<42> c<40> l<3:3> el<3:32>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<3:3> el<3:32>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<3:3> el<3:32>
n<> u<44> t<Module_common_item> p<45> c<43> l<3:3> el<3:32>
n<> u<45> t<Interface_or_generate_item> p<46> c<44> l<3:3> el<3:32>
n<> u<46> t<Non_port_interface_item> p<124> c<45> s<74> l<3:3> el<3:32>
n<> u<47> t<IntVec_TypeLogic> p<64> s<63> l<4:3> el<4:8>
n<NO_Input> u<48> t<StringConst> p<49> l<4:10> el<4:18>
n<> u<49> t<Primary_literal> p<50> c<48> l<4:10> el<4:18>
n<> u<50> t<Constant_primary> p<51> c<49> l<4:10> el<4:18>
n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<4:10> el<4:18>
n<1> u<52> t<IntConst> p<53> l<4:19> el<4:20>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:19> el<4:20>
n<> u<54> t<Constant_primary> p<55> c<53> l<4:19> el<4:20>
n<> u<55> t<Constant_expression> p<57> c<54> l<4:19> el<4:20>
n<> u<56> t<BinOp_Minus> p<57> s<55> l<4:18> el<4:19>
n<> u<57> t<Constant_expression> p<62> c<51> s<61> l<4:10> el<4:20>
n<0> u<58> t<IntConst> p<59> l<4:22> el<4:23>
n<> u<59> t<Primary_literal> p<60> c<58> l<4:22> el<4:23>
n<> u<60> t<Constant_primary> p<61> c<59> l<4:22> el<4:23>
n<> u<61> t<Constant_expression> p<62> c<60> l<4:22> el<4:23>
n<> u<62> t<Constant_range> p<63> c<57> l<4:10> el<4:23>
n<> u<63> t<Packed_dimension> p<64> c<62> l<4:9> el<4:25>
n<> u<64> t<Data_type> p<68> c<47> s<67> l<4:3> el<4:25>
n<clk_i> u<65> t<StringConst> p<66> l<4:26> el<4:31>
n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<4:26> el<4:31>
n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<4:26> el<4:31>
n<> u<68> t<Variable_declaration> p<69> c<64> l<4:3> el<4:32>
n<> u<69> t<Data_declaration> p<70> c<68> l<4:3> el<4:32>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<4:3> el<4:32>
n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<4:3> el<4:32>
n<> u<72> t<Module_common_item> p<73> c<71> l<4:3> el<4:32>
n<> u<73> t<Interface_or_generate_item> p<74> c<72> l<4:3> el<4:32>
n<> u<74> t<Non_port_interface_item> p<124> c<73> s<122> l<4:3> el<4:32>
n<i> u<75> t<StringConst> p<80> s<79> l<6:15> el<6:16>
n<0> u<76> t<IntConst> p<77> l<6:17> el<6:18>
n<> u<77> t<Primary_literal> p<78> c<76> l<6:17> el<6:18>
n<> u<78> t<Constant_primary> p<79> c<77> l<6:17> el<6:18>
n<> u<79> t<Constant_expression> p<80> c<78> l<6:17> el<6:18>
n<> u<80> t<Genvar_initialization> p<119> c<75> s<90> l<6:8> el<6:18>
n<i> u<81> t<StringConst> p<82> l<6:19> el<6:20>
n<> u<82> t<Primary_literal> p<83> c<81> l<6:19> el<6:20>
n<> u<83> t<Constant_primary> p<84> c<82> l<6:19> el<6:20>
n<> u<84> t<Constant_expression> p<90> c<83> s<89> l<6:19> el<6:20>
n<NO_Input> u<85> t<StringConst> p<86> l<6:21> el<6:29>
n<> u<86> t<Primary_literal> p<87> c<85> l<6:21> el<6:29>
n<> u<87> t<Constant_primary> p<88> c<86> l<6:21> el<6:29>
n<> u<88> t<Constant_expression> p<90> c<87> l<6:21> el<6:29>
n<> u<89> t<BinOp_Less> p<90> s<88> l<6:20> el<6:21>
n<> u<90> t<Constant_expression> p<119> c<84> s<93> l<6:19> el<6:29>
n<i> u<91> t<StringConst> p<93> s<92> l<6:30> el<6:31>
n<> u<92> t<IncDec_PlusPlus> p<93> l<6:31> el<6:33>
n<> u<93> t<Genvar_iteration> p<119> c<91> s<118> l<6:30> el<6:33>
n<block> u<94> t<StringConst> p<117> s<114> l<6:42> el<6:47>
n<abc_cb> u<95> t<StringConst> p<110> s<108> l<7:16> el<7:22>
n<> u<96> t<Edge_Posedge> p<107> s<106> l<7:25> el<7:32>
n<clk_i> u<97> t<StringConst> p<104> s<103> l<7:33> el<7:38>
n<i> u<98> t<StringConst> p<99> l<7:39> el<7:40>
n<> u<99> t<Primary_literal> p<100> c<98> l<7:39> el<7:40>
n<> u<100> t<Primary> p<101> c<99> l<7:39> el<7:40>
n<> u<101> t<Expression> p<102> c<100> l<7:39> el<7:40>
n<> u<102> t<Bit_select> p<103> c<101> l<7:38> el<7:41>
n<> u<103> t<Select> p<104> c<102> l<7:38> el<7:41>
n<> u<104> t<Complex_func_call> p<105> c<97> l<7:33> el<7:41>
n<> u<105> t<Primary> p<106> c<104> l<7:33> el<7:41>
n<> u<106> t<Expression> p<107> c<105> l<7:33> el<7:41>
n<> u<107> t<Event_expression> p<108> c<96> l<7:25> el<7:41>
n<> u<108> t<Clocking_event> p<110> c<107> s<109> l<7:23> el<7:42>
n<> u<109> t<Endclocking> p<110> l<9:4> el<9:15>
n<> u<110> t<Clocking_declaration> p<111> c<95> l<7:7> el<9:15>
n<> u<111> t<Module_or_generate_item_declaration> p<112> c<110> l<7:7> el<9:15>
n<> u<112> t<Module_common_item> p<113> c<111> l<7:7> el<9:15>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<7:7> el<9:15>
n<> u<114> t<Generate_item> p<117> c<113> s<116> l<7:7> el<9:15>
n<block> u<115> t<StringConst> p<117> l<10:10> el<10:15>
n<> u<116> t<End> p<117> s<115> l<10:4> el<10:7>
n<> u<117> t<Generate_begin_end_block> p<118> c<94> l<6:34> el<10:15>
n<> u<118> t<Generate_item> p<119> c<117> l<6:34> el<10:15>
n<> u<119> t<Loop_generate_construct> p<120> c<80> l<6:4> el<10:15>
n<> u<120> t<Module_common_item> p<121> c<119> l<6:4> el<10:15>
n<> u<121> t<Interface_or_generate_item> p<122> c<120> l<6:4> el<10:15>
n<> u<122> t<Non_port_interface_item> p<124> c<121> s<123> l<6:4> el<10:15>
n<> u<123> t<Endinterface> p<124> l<13:1> el<13:13>
n<> u<124> t<Interface_declaration> p<125> c<18> l<1:1> el<13:13>
n<> u<125> t<Description> p<423> c<124> s<143> l<1:1> el<13:13>
n<module> u<126> t<Module_keyword> p<130> s<127> l<16:1> el<16:7>
n<top> u<127> t<StringConst> p<130> s<129> l<16:8> el<16:11>
n<> u<128> t<Port> p<129> l<16:13> el<16:13>
n<> u<129> t<List_of_ports> p<130> c<128> l<16:12> el<16:14>
n<> u<130> t<Module_nonansi_header> p<142> c<126> s<140> l<16:1> el<16:15>
n<abc_if> u<131> t<StringConst> p<137> s<136> l<17:3> el<17:9>
n<intf> u<132> t<StringConst> p<133> l<17:10> el<17:14>
n<> u<133> t<Name_of_instance> p<136> c<132> s<135> l<17:10> el<17:14>
n<> u<134> t<Ordered_port_connection> p<135> l<17:15> el<17:15>
n<> u<135> t<List_of_port_connections> p<136> c<134> l<17:15> el<17:15>
n<> u<136> t<Hierarchical_instance> p<137> c<133> l<17:10> el<17:16>
n<> u<137> t<Module_instantiation> p<138> c<131> l<17:3> el<17:17>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<17:3> el<17:17>
n<> u<139> t<Non_port_module_item> p<140> c<138> l<17:3> el<17:17>
n<> u<140> t<Module_item> p<142> c<139> s<141> l<17:3> el<17:17>
n<> u<141> t<Endmodule> p<142> l<19:1> el<19:10>
n<> u<142> t<Module_declaration> p<143> c<130> l<16:1> el<19:10>
n<> u<143> t<Description> p<423> c<142> s<284> l<16:1> el<19:10>
n<> u<144> t<Interface> p<185> s<146> l<22:1> el<22:10>
n<pins_if> u<145> t<StringConst> p<146> l<22:11> el<22:18>
n<> u<146> t<Interface_identifier> p<185> c<145> s<161> l<22:11> el<22:18>
n<> u<147> t<IntegerAtomType_Int> p<148> l<22:32> el<22:35>
n<> u<148> t<Data_type> p<149> c<147> l<22:32> el<22:35>
n<> u<149> t<Data_type_or_implicit> p<159> c<148> s<158> l<22:32> el<22:35>
n<Width> u<150> t<StringConst> p<157> s<156> l<22:36> el<22:41>
n<1> u<151> t<IntConst> p<152> l<22:44> el<22:45>
n<> u<152> t<Primary_literal> p<153> c<151> l<22:44> el<22:45>
n<> u<153> t<Constant_primary> p<154> c<152> l<22:44> el<22:45>
n<> u<154> t<Constant_expression> p<155> c<153> l<22:44> el<22:45>
n<> u<155> t<Constant_mintypmax_expression> p<156> c<154> l<22:44> el<22:45>
n<> u<156> t<Constant_param_expression> p<157> c<155> l<22:44> el<22:45>
n<> u<157> t<Param_assignment> p<158> c<150> l<22:36> el<22:45>
n<> u<158> t<List_of_param_assignments> p<159> c<157> l<22:36> el<22:45>
n<> u<159> t<Parameter_declaration> p<160> c<149> l<22:22> el<22:45>
n<> u<160> t<Parameter_port_declaration> p<161> c<159> l<22:22> el<22:45>
n<> u<161> t<Parameter_port_list> p<185> c<160> s<184> l<22:19> el<22:47>
n<> u<162> t<PortDir_Inout> p<181> s<180> l<23:3> el<23:8>
n<Width> u<163> t<StringConst> p<164> l<23:10> el<23:15>
n<> u<164> t<Primary_literal> p<165> c<163> l<23:10> el<23:15>
n<> u<165> t<Constant_primary> p<166> c<164> l<23:10> el<23:15>
n<> u<166> t<Constant_expression> p<172> c<165> s<171> l<23:10> el<23:15>
n<1> u<167> t<IntConst> p<168> l<23:16> el<23:17>
n<> u<168> t<Primary_literal> p<169> c<167> l<23:16> el<23:17>
n<> u<169> t<Constant_primary> p<170> c<168> l<23:16> el<23:17>
n<> u<170> t<Constant_expression> p<172> c<169> l<23:16> el<23:17>
n<> u<171> t<BinOp_Minus> p<172> s<170> l<23:15> el<23:16>
n<> u<172> t<Constant_expression> p<177> c<166> s<176> l<23:10> el<23:17>
n<0> u<173> t<IntConst> p<174> l<23:18> el<23:19>
n<> u<174> t<Primary_literal> p<175> c<173> l<23:18> el<23:19>
n<> u<175> t<Constant_primary> p<176> c<174> l<23:18> el<23:19>
n<> u<176> t<Constant_expression> p<177> c<175> l<23:18> el<23:19>
n<> u<177> t<Constant_range> p<178> c<172> l<23:10> el<23:19>
n<> u<178> t<Packed_dimension> p<179> c<177> l<23:9> el<23:20>
n<> u<179> t<Data_type_or_implicit> p<180> c<178> l<23:9> el<23:20>
n<> u<180> t<Net_port_type> p<181> c<179> l<23:9> el<23:20>
n<> u<181> t<Net_port_header> p<183> c<162> s<182> l<23:3> el<23:20>
n<pins> u<182> t<StringConst> p<183> l<23:21> el<23:25>
n<> u<183> t<Ansi_port_declaration> p<184> c<181> l<23:3> el<23:25>
n<> u<184> t<List_of_port_declarations> p<185> c<183> l<22:48> el<24:2>
n<> u<185> t<Interface_ansi_header> p<283> c<144> s<213> l<22:1> el<24:3>
n<> u<186> t<IntVec_TypeLogic> p<203> s<202> l<25:3> el<25:8>
n<Width> u<187> t<StringConst> p<188> l<25:10> el<25:15>
n<> u<188> t<Primary_literal> p<189> c<187> l<25:10> el<25:15>
n<> u<189> t<Constant_primary> p<190> c<188> l<25:10> el<25:15>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<25:10> el<25:15>
n<1> u<191> t<IntConst> p<192> l<25:16> el<25:17>
n<> u<192> t<Primary_literal> p<193> c<191> l<25:16> el<25:17>
n<> u<193> t<Constant_primary> p<194> c<192> l<25:16> el<25:17>
n<> u<194> t<Constant_expression> p<196> c<193> l<25:16> el<25:17>
n<> u<195> t<BinOp_Minus> p<196> s<194> l<25:15> el<25:16>
n<> u<196> t<Constant_expression> p<201> c<190> s<200> l<25:10> el<25:17>
n<0> u<197> t<IntConst> p<198> l<25:18> el<25:19>
n<> u<198> t<Primary_literal> p<199> c<197> l<25:18> el<25:19>
n<> u<199> t<Constant_primary> p<200> c<198> l<25:18> el<25:19>
n<> u<200> t<Constant_expression> p<201> c<199> l<25:18> el<25:19>
n<> u<201> t<Constant_range> p<202> c<196> l<25:10> el<25:19>
n<> u<202> t<Packed_dimension> p<203> c<201> l<25:9> el<25:20>
n<> u<203> t<Data_type> p<207> c<186> s<206> l<25:3> el<25:20>
n<pins_o> u<204> t<StringConst> p<205> l<25:21> el<25:27>
n<> u<205> t<Variable_decl_assignment> p<206> c<204> l<25:21> el<25:27>
n<> u<206> t<List_of_variable_decl_assignments> p<207> c<205> l<25:21> el<25:27>
n<> u<207> t<Variable_declaration> p<208> c<203> l<25:3> el<25:28>
n<> u<208> t<Data_declaration> p<209> c<207> l<25:3> el<25:28>
n<> u<209> t<Package_or_generate_item_declaration> p<210> c<208> l<25:3> el<25:28>
n<> u<210> t<Module_or_generate_item_declaration> p<211> c<209> l<25:3> el<25:28>
n<> u<211> t<Module_common_item> p<212> c<210> l<25:3> el<25:28>
n<> u<212> t<Interface_or_generate_item> p<213> c<211> l<25:3> el<25:28>
n<> u<213> t<Non_port_interface_item> p<283> c<212> s<281> l<25:3> el<25:28>
n<i> u<214> t<StringConst> p<219> s<218> l<28:17> el<28:18>
n<0> u<215> t<IntConst> p<216> l<28:21> el<28:22>
n<> u<216> t<Primary_literal> p<217> c<215> l<28:21> el<28:22>
n<> u<217> t<Constant_primary> p<218> c<216> l<28:21> el<28:22>
n<> u<218> t<Constant_expression> p<219> c<217> l<28:21> el<28:22>
n<> u<219> t<Genvar_decl_assignment> p<277> c<214> s<229> l<28:10> el<28:22>
n<i> u<220> t<StringConst> p<221> l<28:24> el<28:25>
n<> u<221> t<Primary_literal> p<222> c<220> l<28:24> el<28:25>
n<> u<222> t<Constant_primary> p<223> c<221> l<28:24> el<28:25>
n<> u<223> t<Constant_expression> p<229> c<222> s<228> l<28:24> el<28:25>
n<Width> u<224> t<StringConst> p<225> l<28:28> el<28:33>
n<> u<225> t<Primary_literal> p<226> c<224> l<28:28> el<28:33>
n<> u<226> t<Constant_primary> p<227> c<225> l<28:28> el<28:33>
n<> u<227> t<Constant_expression> p<229> c<226> l<28:28> el<28:33>
n<> u<228> t<BinOp_Less> p<229> s<227> l<28:26> el<28:27>
n<> u<229> t<Constant_expression> p<277> c<223> s<232> l<28:24> el<28:33>
n<i> u<230> t<StringConst> p<232> s<231> l<28:35> el<28:36>
n<> u<231> t<IncDec_PlusPlus> p<232> l<28:36> el<28:38>
n<> u<232> t<Genvar_assignment> p<277> c<230> s<276> l<28:35> el<28:38>
n<each_pin_intf> u<233> t<StringConst> p<276> s<274> l<28:48> el<28:61>
n<pins> u<234> t<StringConst> p<235> l<29:14> el<29:18>
n<> u<235> t<Ps_or_hierarchical_identifier> p<242> c<234> s<241> l<29:14> el<29:18>
n<i> u<236> t<StringConst> p<237> l<29:19> el<29:20>
n<> u<237> t<Primary_literal> p<238> c<236> l<29:19> el<29:20>
n<> u<238> t<Constant_primary> p<239> c<237> l<29:19> el<29:20>
n<> u<239> t<Constant_expression> p<240> c<238> l<29:19> el<29:20>
n<> u<240> t<Constant_bit_select> p<241> c<239> l<29:18> el<29:21>
n<> u<241> t<Constant_select> p<242> c<240> l<29:18> el<29:21>
n<> u<242> t<Net_lvalue> p<269> c<235> s<268> l<29:14> el<29:21>
n<pins_oe> u<243> t<StringConst> p<250> s<249> l<29:24> el<29:31>
n<i> u<244> t<StringConst> p<245> l<29:32> el<29:33>
n<> u<245> t<Primary_literal> p<246> c<244> l<29:32> el<29:33>
n<> u<246> t<Primary> p<247> c<245> l<29:32> el<29:33>
n<> u<247> t<Expression> p<248> c<246> l<29:32> el<29:33>
n<> u<248> t<Bit_select> p<249> c<247> l<29:31> el<29:34>
n<> u<249> t<Select> p<250> c<248> l<29:31> el<29:34>
n<> u<250> t<Complex_func_call> p<251> c<243> l<29:24> el<29:34>
n<> u<251> t<Primary> p<252> c<250> l<29:24> el<29:34>
n<> u<252> t<Expression> p<268> c<251> s<267> l<29:24> el<29:34>
n<pins_o> u<253> t<StringConst> p<260> s<259> l<29:37> el<29:43>
n<i> u<254> t<StringConst> p<255> l<29:44> el<29:45>
n<> u<255> t<Primary_literal> p<256> c<254> l<29:44> el<29:45>
n<> u<256> t<Primary> p<257> c<255> l<29:44> el<29:45>
n<> u<257> t<Expression> p<258> c<256> l<29:44> el<29:45>
n<> u<258> t<Bit_select> p<259> c<257> l<29:43> el<29:46>
n<> u<259> t<Select> p<260> c<258> l<29:43> el<29:46>
n<> u<260> t<Complex_func_call> p<261> c<253> l<29:37> el<29:46>
n<> u<261> t<Primary> p<262> c<260> l<29:37> el<29:46>
n<> u<262> t<Expression> p<268> c<261> s<266> l<29:37> el<29:46>
n<1'bz> u<263> t<IntConst> p<264> l<29:49> el<29:53>
n<> u<264> t<Primary_literal> p<265> c<263> l<29:49> el<29:53>
n<> u<265> t<Primary> p<266> c<264> l<29:49> el<29:53>
n<> u<266> t<Expression> p<268> c<265> l<29:49> el<29:53>
n<> u<267> t<Qmark> p<268> s<262> l<29:35> el<29:36>
n<> u<268> t<Expression> p<269> c<252> l<29:24> el<29:53>
n<> u<269> t<Net_assignment> p<270> c<242> l<29:14> el<29:53>
n<> u<270> t<List_of_net_assignments> p<271> c<269> l<29:14> el<29:53>
n<> u<271> t<Continuous_assign> p<272> c<270> l<29:7> el<29:54>
n<> u<272> t<Module_common_item> p<273> c<271> l<29:7> el<29:54>
n<> u<273> t<Interface_or_generate_item> p<274> c<272> l<29:7> el<29:54>
n<> u<274> t<Generate_interface_item> p<276> c<273> s<275> l<29:7> el<29:54>
n<> u<275> t<End> p<276> l<30:5> el<30:8>
n<> u<276> t<Generate_interface_named_block> p<277> c<233> l<28:40> el<30:8>
n<> u<277> t<Generate_interface_loop_statement> p<278> c<219> l<28:5> el<30:8>
n<> u<278> t<Generate_interface_item> p<280> c<277> s<279> l<28:5> el<30:8>
n<> u<279> t<Endgenerate> p<280> l<31:3> el<31:14>
n<> u<280> t<Generated_interface_instantiation> p<281> c<278> l<27:3> el<31:14>
n<> u<281> t<Non_port_interface_item> p<283> c<280> s<282> l<27:3> el<31:14>
n<> u<282> t<Endinterface> p<283> l<32:1> el<32:13>
n<> u<283> t<Interface_declaration> p<284> c<185> l<22:1> el<32:13>
n<> u<284> t<Description> p<423> c<283> s<422> l<22:1> el<32:13>
n<module> u<285> t<Module_keyword> p<325> s<286> l<34:1> el<34:7>
n<top2> u<286> t<StringConst> p<325> s<301> l<34:8> el<34:12>
n<> u<287> t<IntegerAtomType_Int> p<288> l<34:26> el<34:29>
n<> u<288> t<Data_type> p<289> c<287> l<34:26> el<34:29>
n<> u<289> t<Data_type_or_implicit> p<299> c<288> s<298> l<34:26> el<34:29>
n<Width> u<290> t<StringConst> p<297> s<296> l<34:30> el<34:35>
n<2> u<291> t<IntConst> p<292> l<34:38> el<34:39>
n<> u<292> t<Primary_literal> p<293> c<291> l<34:38> el<34:39>
n<> u<293> t<Constant_primary> p<294> c<292> l<34:38> el<34:39>
n<> u<294> t<Constant_expression> p<295> c<293> l<34:38> el<34:39>
n<> u<295> t<Constant_mintypmax_expression> p<296> c<294> l<34:38> el<34:39>
n<> u<296> t<Constant_param_expression> p<297> c<295> l<34:38> el<34:39>
n<> u<297> t<Param_assignment> p<298> c<290> l<34:30> el<34:39>
n<> u<298> t<List_of_param_assignments> p<299> c<297> l<34:30> el<34:39>
n<> u<299> t<Parameter_declaration> p<300> c<289> l<34:16> el<34:39>
n<> u<300> t<Parameter_port_declaration> p<301> c<299> l<34:16> el<34:39>
n<> u<301> t<Parameter_port_list> p<325> c<300> s<324> l<34:13> el<34:41>
n<> u<302> t<PortDir_Inout> p<321> s<320> l<34:43> el<34:48>
n<Width> u<303> t<StringConst> p<304> l<34:50> el<34:55>
n<> u<304> t<Primary_literal> p<305> c<303> l<34:50> el<34:55>
n<> u<305> t<Constant_primary> p<306> c<304> l<34:50> el<34:55>
n<> u<306> t<Constant_expression> p<312> c<305> s<311> l<34:50> el<34:55>
n<1> u<307> t<IntConst> p<308> l<34:56> el<34:57>
n<> u<308> t<Primary_literal> p<309> c<307> l<34:56> el<34:57>
n<> u<309> t<Constant_primary> p<310> c<308> l<34:56> el<34:57>
n<> u<310> t<Constant_expression> p<312> c<309> l<34:56> el<34:57>
n<> u<311> t<BinOp_Minus> p<312> s<310> l<34:55> el<34:56>
n<> u<312> t<Constant_expression> p<317> c<306> s<316> l<34:50> el<34:57>
n<0> u<313> t<IntConst> p<314> l<34:58> el<34:59>
n<> u<314> t<Primary_literal> p<315> c<313> l<34:58> el<34:59>
n<> u<315> t<Constant_primary> p<316> c<314> l<34:58> el<34:59>
n<> u<316> t<Constant_expression> p<317> c<315> l<34:58> el<34:59>
n<> u<317> t<Constant_range> p<318> c<312> l<34:50> el<34:59>
n<> u<318> t<Packed_dimension> p<319> c<317> l<34:49> el<34:60>
n<> u<319> t<Data_type_or_implicit> p<320> c<318> l<34:49> el<34:60>
n<> u<320> t<Net_port_type> p<321> c<319> l<34:49> el<34:60>
n<> u<321> t<Net_port_header> p<323> c<302> s<322> l<34:43> el<34:60>
n<pins> u<322> t<StringConst> p<323> l<34:61> el<34:65>
n<> u<323> t<Ansi_port_declaration> p<324> c<321> l<34:43> el<34:65>
n<> u<324> t<List_of_port_declarations> p<325> c<323> l<34:42> el<34:66>
n<> u<325> t<Module_ansi_header> p<421> c<285> s<348> l<34:1> el<34:67>
n<pins_if> u<326> t<StringConst> p<346> s<336> l<35:1> el<35:8>
n<Width> u<327> t<StringConst> p<334> s<333> l<35:12> el<35:17>
n<Width> u<328> t<StringConst> p<329> l<35:18> el<35:23>
n<> u<329> t<Primary_literal> p<330> c<328> l<35:18> el<35:23>
n<> u<330> t<Primary> p<331> c<329> l<35:18> el<35:23>
n<> u<331> t<Expression> p<332> c<330> l<35:18> el<35:23>
n<> u<332> t<Mintypmax_expression> p<333> c<331> l<35:18> el<35:23>
n<> u<333> t<Param_expression> p<334> c<332> l<35:18> el<35:23>
n<> u<334> t<Named_parameter_assignment> p<335> c<327> l<35:11> el<35:24>
n<> u<335> t<List_of_parameter_assignments> p<336> c<334> l<35:11> el<35:24>
n<> u<336> t<Parameter_value_assignment> p<346> c<335> s<345> l<35:9> el<35:25>
n<intf> u<337> t<StringConst> p<338> l<35:26> el<35:30>
n<> u<338> t<Name_of_instance> p<345> c<337> s<344> l<35:26> el<35:30>
n<pins> u<339> t<StringConst> p<340> l<35:33> el<35:37>
n<> u<340> t<Primary_literal> p<341> c<339> l<35:33> el<35:37>
n<> u<341> t<Primary> p<342> c<340> l<35:33> el<35:37>
n<> u<342> t<Expression> p<343> c<341> l<35:33> el<35:37>
n<> u<343> t<Ordered_port_connection> p<344> c<342> l<35:33> el<35:37>
n<> u<344> t<List_of_port_connections> p<345> c<343> l<35:33> el<35:37>
n<> u<345> t<Hierarchical_instance> p<346> c<338> l<35:26> el<35:38>
n<> u<346> t<Module_instantiation> p<347> c<326> l<35:1> el<35:39>
n<> u<347> t<Module_or_generate_item> p<348> c<346> l<35:1> el<35:39>
n<> u<348> t<Non_port_module_item> p<421> c<347> s<419> l<35:1> el<35:39>
n<i> u<349> t<StringConst> p<354> s<353> l<38:17> el<38:18>
n<0> u<350> t<IntConst> p<351> l<38:21> el<38:22>
n<> u<351> t<Primary_literal> p<352> c<350> l<38:21> el<38:22>
n<> u<352> t<Constant_primary> p<353> c<351> l<38:21> el<38:22>
n<> u<353> t<Constant_expression> p<354> c<352> l<38:21> el<38:22>
n<> u<354> t<Genvar_initialization> p<413> c<349> s<364> l<38:10> el<38:22>
n<i> u<355> t<StringConst> p<356> l<38:24> el<38:25>
n<> u<356> t<Primary_literal> p<357> c<355> l<38:24> el<38:25>
n<> u<357> t<Constant_primary> p<358> c<356> l<38:24> el<38:25>
n<> u<358> t<Constant_expression> p<364> c<357> s<363> l<38:24> el<38:25>
n<Width> u<359> t<StringConst> p<360> l<38:28> el<38:33>
n<> u<360> t<Primary_literal> p<361> c<359> l<38:28> el<38:33>
n<> u<361> t<Constant_primary> p<362> c<360> l<38:28> el<38:33>
n<> u<362> t<Constant_expression> p<364> c<361> l<38:28> el<38:33>
n<> u<363> t<BinOp_Less> p<364> s<362> l<38:26> el<38:27>
n<> u<364> t<Constant_expression> p<413> c<358> s<367> l<38:24> el<38:33>
n<i> u<365> t<StringConst> p<367> s<366> l<38:35> el<38:36>
n<> u<366> t<IncDec_PlusPlus> p<367> l<38:36> el<38:38>
n<> u<367> t<Genvar_iteration> p<413> c<365> s<412> l<38:35> el<38:38>
n<each_pin> u<368> t<StringConst> p<411> s<409> l<38:48> el<38:56>
n<pins> u<369> t<StringConst> p<370> l<39:14> el<39:18>
n<> u<370> t<Ps_or_hierarchical_identifier> p<377> c<369> s<376> l<39:14> el<39:18>
n<i> u<371> t<StringConst> p<372> l<39:19> el<39:20>
n<> u<372> t<Primary_literal> p<373> c<371> l<39:19> el<39:20>
n<> u<373> t<Constant_primary> p<374> c<372> l<39:19> el<39:20>
n<> u<374> t<Constant_expression> p<375> c<373> l<39:19> el<39:20>
n<> u<375> t<Constant_bit_select> p<376> c<374> l<39:18> el<39:21>
n<> u<376> t<Constant_select> p<377> c<375> l<39:18> el<39:21>
n<> u<377> t<Net_lvalue> p<404> c<370> s<403> l<39:14> el<39:21>
n<pins_oe> u<378> t<StringConst> p<385> s<384> l<39:24> el<39:31>
n<i> u<379> t<StringConst> p<380> l<39:32> el<39:33>
n<> u<380> t<Primary_literal> p<381> c<379> l<39:32> el<39:33>
n<> u<381> t<Primary> p<382> c<380> l<39:32> el<39:33>
n<> u<382> t<Expression> p<383> c<381> l<39:32> el<39:33>
n<> u<383> t<Bit_select> p<384> c<382> l<39:31> el<39:34>
n<> u<384> t<Select> p<385> c<383> l<39:31> el<39:34>
n<> u<385> t<Complex_func_call> p<386> c<378> l<39:24> el<39:34>
n<> u<386> t<Primary> p<387> c<385> l<39:24> el<39:34>
n<> u<387> t<Expression> p<403> c<386> s<402> l<39:24> el<39:34>
n<pins_o> u<388> t<StringConst> p<395> s<394> l<39:37> el<39:43>
n<i> u<389> t<StringConst> p<390> l<39:44> el<39:45>
n<> u<390> t<Primary_literal> p<391> c<389> l<39:44> el<39:45>
n<> u<391> t<Primary> p<392> c<390> l<39:44> el<39:45>
n<> u<392> t<Expression> p<393> c<391> l<39:44> el<39:45>
n<> u<393> t<Bit_select> p<394> c<392> l<39:43> el<39:46>
n<> u<394> t<Select> p<395> c<393> l<39:43> el<39:46>
n<> u<395> t<Complex_func_call> p<396> c<388> l<39:37> el<39:46>
n<> u<396> t<Primary> p<397> c<395> l<39:37> el<39:46>
n<> u<397> t<Expression> p<403> c<396> s<401> l<39:37> el<39:46>
n<1'bz> u<398> t<IntConst> p<399> l<39:49> el<39:53>
n<> u<399> t<Primary_literal> p<400> c<398> l<39:49> el<39:53>
n<> u<400> t<Primary> p<401> c<399> l<39:49> el<39:53>
n<> u<401> t<Expression> p<403> c<400> l<39:49> el<39:53>
n<> u<402> t<Qmark> p<403> s<397> l<39:35> el<39:36>
n<> u<403> t<Expression> p<404> c<387> l<39:24> el<39:53>
n<> u<404> t<Net_assignment> p<405> c<377> l<39:14> el<39:53>
n<> u<405> t<List_of_net_assignments> p<406> c<404> l<39:14> el<39:53>
n<> u<406> t<Continuous_assign> p<407> c<405> l<39:7> el<39:54>
n<> u<407> t<Module_common_item> p<408> c<406> l<39:7> el<39:54>
n<> u<408> t<Module_or_generate_item> p<409> c<407> l<39:7> el<39:54>
n<> u<409> t<Generate_item> p<411> c<408> s<410> l<39:7> el<39:54>
n<> u<410> t<End> p<411> l<40:5> el<40:8>
n<> u<411> t<Generate_begin_end_block> p<412> c<368> l<38:40> el<40:8>
n<> u<412> t<Generate_item> p<413> c<411> l<38:40> el<40:8>
n<> u<413> t<Loop_generate_construct> p<414> c<354> l<38:5> el<40:8>
n<> u<414> t<Module_common_item> p<415> c<413> l<38:5> el<40:8>
n<> u<415> t<Module_or_generate_item> p<416> c<414> l<38:5> el<40:8>
n<> u<416> t<Generate_item> p<418> c<415> s<417> l<38:5> el<40:8>
n<> u<417> t<Endgenerate> p<418> l<41:3> el<41:14>
n<> u<418> t<Generate_region> p<419> c<416> l<37:3> el<41:14>
n<> u<419> t<Non_port_module_item> p<421> c<418> s<420> l<37:3> el<41:14>
n<> u<420> t<Endmodule> p<421> l<43:1> el<43:10>
n<> u<421> t<Module_declaration> p<422> c<325> l<34:1> el<43:10>
n<> u<422> t<Description> p<423> c<421> l<34:1> el<43:10>
n<> u<423> t<Source_text> p<424> c<125> l<1:1> el<43:10>
n<> u<424> t<Top_level_rule> c<1> l<1:1> el<44:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:1:1: No timescale set for "abc_if".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:22:1: No timescale set for "pins_if".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: No timescale set for "top2".

[INF:CP0300] Compilation...

[INF:CP0304] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:1:1: Compile interface "work@abc_if".

[INF:CP0304] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:22:1: Compile interface "work@pins_if".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: Compile module "work@top2".

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenerateInterface/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<Endfunction> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<Endfunction> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<Endtask> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<Endfunction> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<Endtask> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<Endfunction> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<Endtask> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<Endfunction> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<Class> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<Endclass> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<Endfunction> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<Endfunction> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<Endtask> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<Endtask> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<Endtask> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<Endtask> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<Class> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<Endclass> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<Endfunction> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<Endtask> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<Endtask> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<Endfunction> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<Class> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<Endclass> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:23: Implicit port type (wire) for "pins".

[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:61: Implicit port type (wire) for "pins".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Compile generate block "work@top.intf.block[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Compile generate block "work@top.intf.block[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Compile generate block "work@top.intf.block[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:28:40: Compile generate block "work@top2.intf.each_pin_intf[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:28:40: Compile generate block "work@top2.intf.each_pin_intf[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:38:40: Compile generate block "work@top2.each_pin[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:38:40: Compile generate block "work@top2.each_pin[1]".

Instance tree:
[TOP] work@top work@top
[TOP] work@top2 work@top2
[I/F] work@abc_if work@top.intf
[I/F] work@pins_if work@top2.intf
[SCO] work@top2.each_pin[0] work@top2.each_pin[0]
[SCO] work@top2.each_pin[1] work@top2.each_pin[1]
[SCO] work@top.intf.block[0] work@top.intf.block[0]
[SCO] work@top.intf.block[1] work@top.intf.block[1]
[SCO] work@top.intf.block[2] work@top.intf.block[2]
[SCO] work@top2.intf.each_pin_intf[0] work@top2.intf.each_pin_intf[0]
[SCO] work@top2.intf.each_pin_intf[1] work@top2.intf.each_pin_intf[1]

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: Top level module "work@top2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: Instance "work@top".

[NTE:EL0523] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: Instance "work@top2".

[NTE:EL0524] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:17:3: Interface Instance "work@top.intf".

[NTE:EL0524] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:35:1: Interface Instance "work@top2.intf".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:38:40: Scope "work@top2.each_pin[0]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:38:40: Scope "work@top2.each_pin[1]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Scope "work@top.intf.block[0]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Scope "work@top.intf.block[1]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:6:34: Scope "work@top.intf.block[2]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:28:40: Scope "work@top2.intf.each_pin_intf[0]".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:28:40: Scope "work@top2.intf.each_pin_intf[1]".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
begin                                                  2
bit_select                                            18
class_defn                                             8
class_typespec                                         4
class_var                                              3
clocking_block                                         6
constant                                             113
cont_assign                                            4
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          6
function                                               9
gen_for                                                2
gen_region                                             1
gen_scope                                             14
gen_scope_array                                       14
int_typespec                                          35
int_var                                                4
interface_inst                                         6
io_decl                                               11
logic_net                                              9
logic_typespec                                        11
logic_var                                              4
module_inst                                           12
named_begin                                            1
operation                                             40
package                                                2
param_assign                                           6
parameter                                             13
port                                                   5
range                                                 16
ref_module                                             2
ref_obj                                               34
ref_typespec                                          67
ref_var                                                2
task                                                   9
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallInterfaces:
\_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@abc_if
  |vpiParameter:
  \_parameter: (work@abc_if.NO_Input), line:1:24, endln:1:32
    |vpiParent:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@abc_if.NO_Input)
      |vpiParent:
      \_parameter: (work@abc_if.NO_Input), line:1:24, endln:1:32
      |vpiFullName:work@abc_if.NO_Input
      |vpiActual:
      \_int_typespec: , line:1:20, endln:1:23
    |vpiName:NO_Input
    |vpiFullName:work@abc_if.NO_Input
  |vpiParamAssign:
  \_param_assign: , line:1:24, endln:1:34
    |vpiParent:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRhs:
    \_constant: , line:1:33, endln:1:34
      |vpiParent:
      \_param_assign: , line:1:24, endln:1:34
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@abc_if)
        |vpiParent:
        \_constant: , line:1:33, endln:1:34
        |vpiFullName:work@abc_if
        |vpiActual:
        \_int_typespec: , line:1:20, endln:1:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@abc_if.NO_Input), line:1:24, endln:1:32
  |vpiDefName:work@abc_if
  |vpiNet:
  \_logic_net: (work@abc_if.xyz_o), line:3:26, endln:3:31
    |vpiParent:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_ref_typespec: (work@abc_if.xyz_o)
      |vpiParent:
      \_logic_net: (work@abc_if.xyz_o), line:3:26, endln:3:31
      |vpiFullName:work@abc_if.xyz_o
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:25
    |vpiName:xyz_o
    |vpiFullName:work@abc_if.xyz_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@abc_if.clk_i), line:4:26, endln:4:31
    |vpiParent:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_ref_typespec: (work@abc_if.clk_i)
      |vpiParent:
      \_logic_net: (work@abc_if.clk_i), line:4:26, endln:4:31
      |vpiFullName:work@abc_if.clk_i
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:25
    |vpiName:clk_i
    |vpiFullName:work@abc_if.clk_i
    |vpiNetType:36
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiForInitStmt:
    \_assign_stmt: , line:6:8, endln:6:18
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:6:17, endln:6:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_var: (work@abc_if.i), line:6:15, endln:6:16
        |vpiParent:
        \_assign_stmt: , line:6:8, endln:6:18
        |vpiTypespec:
        \_ref_typespec: (work@abc_if.i)
          |vpiParent:
          \_ref_var: (work@abc_if.i), line:6:15, endln:6:16
          |vpiFullName:work@abc_if.i
          |vpiActual:
          \_unsupported_typespec: (i), line:6:15, endln:6:16
        |vpiName:i
        |vpiFullName:work@abc_if.i
    |vpiCondition:
    \_operation: , line:6:19, endln:6:29
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@abc_if.i), line:6:19, endln:6:20
        |vpiParent:
        \_operation: , line:6:19, endln:6:29
        |vpiName:i
        |vpiFullName:work@abc_if.i
        |vpiActual:
        \_logic_net: (work@top.intf.i), line:6:19, endln:6:20
      |vpiOperand:
      \_ref_obj: (work@abc_if.NO_Input), line:6:21, endln:6:29
        |vpiParent:
        \_operation: , line:6:19, endln:6:29
        |vpiName:NO_Input
        |vpiFullName:work@abc_if.NO_Input
    |vpiForIncStmt:
    \_operation: , line:6:30, endln:6:31
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@abc_if.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@abc_if.i
        |vpiActual:
        \_logic_net: (work@top.intf.i), line:6:19, endln:6:20
    |vpiStmt:
    \_named_begin: (work@abc_if.block)
      |vpiParent:
      \_gen_for: 
      |vpiName:block
      |vpiFullName:work@abc_if.block
|uhdmallInterfaces:
\_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@pins_if
  |vpiParameter:
  \_parameter: (work@pins_if.Width), line:22:36, endln:22:41
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@pins_if.Width)
      |vpiParent:
      \_parameter: (work@pins_if.Width), line:22:36, endln:22:41
      |vpiFullName:work@pins_if.Width
      |vpiActual:
      \_int_typespec: , line:22:32, endln:22:35
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@pins_if.Width
  |vpiParamAssign:
  \_param_assign: , line:22:36, endln:22:45
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiRhs:
    \_constant: , line:22:44, endln:22:45
      |vpiParent:
      \_param_assign: , line:22:36, endln:22:45
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@pins_if)
        |vpiParent:
        \_constant: , line:22:44, endln:22:45
        |vpiFullName:work@pins_if
        |vpiActual:
        \_int_typespec: , line:22:32, endln:22:35
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@pins_if.Width), line:22:36, endln:22:41
  |vpiDefName:work@pins_if
  |vpiNet:
  \_logic_net: (work@pins_if.pins), line:23:21, endln:23:25
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiName:pins
    |vpiFullName:work@pins_if.pins
  |vpiNet:
  \_logic_net: (work@pins_if.pins_o), line:25:21, endln:25:27
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiTypespec:
    \_ref_typespec: (work@pins_if.pins_o)
      |vpiParent:
      \_logic_net: (work@pins_if.pins_o), line:25:21, endln:25:27
      |vpiFullName:work@pins_if.pins_o
      |vpiActual:
      \_logic_typespec: , line:25:3, endln:25:20
    |vpiName:pins_o
    |vpiFullName:work@pins_if.pins_o
    |vpiNetType:36
  |vpiPort:
  \_port: (pins), line:23:21, endln:23:25
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiName:pins
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@pins_if.pins.pins), line:23:21, endln:23:25
      |vpiParent:
      \_port: (pins), line:23:21, endln:23:25
      |vpiName:pins
      |vpiFullName:work@pins_if.pins.pins
      |vpiActual:
      \_logic_net: (work@pins_if.pins), line:23:21, endln:23:25
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiForInitStmt:
    \_assign_stmt: , line:28:10, endln:28:22
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:28:21, endln:28:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_var: (work@pins_if.i), line:28:17, endln:28:18
        |vpiParent:
        \_assign_stmt: , line:28:10, endln:28:22
        |vpiTypespec:
        \_ref_typespec: (work@pins_if.i)
          |vpiParent:
          \_ref_var: (work@pins_if.i), line:28:17, endln:28:18
          |vpiFullName:work@pins_if.i
          |vpiActual:
          \_unsupported_typespec: (i), line:28:17, endln:28:18
        |vpiName:i
        |vpiFullName:work@pins_if.i
    |vpiCondition:
    \_operation: , line:28:24, endln:28:33
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@pins_if.i), line:28:24, endln:28:25
        |vpiParent:
        \_operation: , line:28:24, endln:28:33
        |vpiName:i
        |vpiFullName:work@pins_if.i
        |vpiActual:
        \_logic_net: (work@top2.intf.i), line:28:24, endln:28:25
      |vpiOperand:
      \_ref_obj: (work@pins_if.Width), line:28:28, endln:28:33
        |vpiParent:
        \_operation: , line:28:24, endln:28:33
        |vpiName:Width
        |vpiFullName:work@pins_if.Width
    |vpiForIncStmt:
    \_operation: , line:28:35, endln:28:36
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@pins_if.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@pins_if.i
        |vpiActual:
        \_logic_net: (work@top2.intf.i), line:28:24, endln:28:25
    |vpiStmt:
    \_begin: (work@pins_if)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@pins_if
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@abc_if (intf), line:17:10, endln:17:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
    |vpiName:intf
    |vpiDefName:work@abc_if
    |vpiActual:
    \_interface_inst: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
|uhdmallModules:
\_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top2
  |vpiParameter:
  \_parameter: (work@top2.Width), line:34:30, endln:34:35
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@top2.Width)
      |vpiParent:
      \_parameter: (work@top2.Width), line:34:30, endln:34:35
      |vpiFullName:work@top2.Width
      |vpiActual:
      \_int_typespec: , line:34:26, endln:34:29
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top2.Width
  |vpiParamAssign:
  \_param_assign: , line:34:30, endln:34:39
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiRhs:
    \_constant: , line:34:38, endln:34:39
      |vpiParent:
      \_param_assign: , line:34:30, endln:34:39
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top2)
        |vpiParent:
        \_constant: , line:34:38, endln:34:39
        |vpiFullName:work@top2
        |vpiActual:
        \_int_typespec: , line:34:26, endln:34:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top2.Width), line:34:30, endln:34:35
  |vpiDefName:work@top2
  |vpiNet:
  \_logic_net: (work@top2.pins), line:34:61, endln:34:65
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins
    |vpiFullName:work@top2.pins
  |vpiPort:
  \_port: (pins), line:34:61, endln:34:65
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@top2.pins.pins), line:34:61, endln:34:65
      |vpiParent:
      \_port: (pins), line:34:61, endln:34:65
      |vpiName:pins
      |vpiFullName:work@top2.pins.pins
      |vpiActual:
      \_logic_net: (work@top2.pins), line:34:61, endln:34:65
    |vpiTypedef:
    \_ref_typespec: (work@top2.pins)
      |vpiParent:
      \_port: (pins), line:34:61, endln:34:65
      |vpiFullName:work@top2.pins
      |vpiActual:
      \_logic_typespec: , line:34:49, endln:34:60
  |vpiRefModule:
  \_ref_module: work@pins_if (intf), line:35:26, endln:35:30
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:intf
    |vpiDefName:work@pins_if
    |vpiActual:
    \_interface_inst: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiPort:
    \_port: , line:35:33, endln:35:37
      |vpiParent:
      \_ref_module: work@pins_if (intf), line:35:26, endln:35:30
      |vpiHighConn:
      \_ref_obj: (work@top2.intf.pins), line:35:33, endln:35:37
        |vpiParent:
        \_port: , line:35:33, endln:35:37
        |vpiName:pins
        |vpiFullName:work@top2.intf.pins
        |vpiActual:
        \_logic_net: (work@top2.pins), line:34:61, endln:34:65
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiStmt:
    \_begin: (work@top2)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@top2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
    |vpiName:intf
    |vpiFullName:work@top.intf
    |vpiVariables:
    \_logic_var: (work@top.intf.xyz_o), line:3:26, endln:3:31
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiTypespec:
      \_ref_typespec: (work@top.intf.xyz_o)
        |vpiParent:
        \_logic_var: (work@top.intf.xyz_o), line:3:26, endln:3:31
        |vpiFullName:work@top.intf.xyz_o
        |vpiActual:
        \_logic_typespec: , line:3:3, endln:3:25
      |vpiName:xyz_o
      |vpiFullName:work@top.intf.xyz_o
      |vpiVisibility:1
      |vpiRange:
      \_range: , line:3:9, endln:3:25
        |vpiParent:
        \_logic_var: (work@top.intf.xyz_o), line:3:26, endln:3:31
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:18
          |vpiParent:
          \_range: , line:3:9, endln:3:25
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:3:22, endln:3:23
          |vpiParent:
          \_range: , line:3:9, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiVariables:
    \_logic_var: (work@top.intf.clk_i), line:4:26, endln:4:31
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiTypespec:
      \_ref_typespec: (work@top.intf.clk_i)
        |vpiParent:
        \_logic_var: (work@top.intf.clk_i), line:4:26, endln:4:31
        |vpiFullName:work@top.intf.clk_i
        |vpiActual:
        \_logic_typespec: , line:4:3, endln:4:25
      |vpiName:clk_i
      |vpiFullName:work@top.intf.clk_i
      |vpiVisibility:1
      |vpiRange:
      \_range: , line:4:9, endln:4:25
        |vpiParent:
        \_logic_var: (work@top.intf.clk_i), line:4:26, endln:4:31
        |vpiLeftRange:
        \_constant: , line:4:10, endln:4:18
          |vpiParent:
          \_range: , line:4:9, endln:4:25
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:4:22, endln:4:23
          |vpiParent:
          \_range: , line:4:9, endln:4:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiParameter:
    \_parameter: (work@top.intf.NO_Input), line:1:24, endln:1:32
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@top.intf.NO_Input)
        |vpiParent:
        \_parameter: (work@top.intf.NO_Input), line:1:24, endln:1:32
        |vpiFullName:work@top.intf.NO_Input
        |vpiActual:
        \_int_typespec: , line:1:20, endln:1:23
      |vpiName:NO_Input
      |vpiFullName:work@top.intf.NO_Input
    |vpiParamAssign:
    \_param_assign: , line:1:24, endln:1:34
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiRhs:
      \_constant: , line:1:33, endln:1:34
        |vpiParent:
        \_param_assign: , line:1:24, endln:1:34
        |vpiDecompile:3
        |vpiSize:32
        |UINT:3
        |vpiTypespec:
        \_ref_typespec: (work@top.intf)
          |vpiParent:
          \_constant: , line:1:33, endln:1:34
          |vpiFullName:work@top.intf
          |vpiActual:
          \_int_typespec: , line:1:20, endln:1:23
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.intf.NO_Input), line:1:24, endln:1:32
    |vpiDefName:work@abc_if
    |vpiDefFile:${SURELOG_DIR}/tests/GenerateInterface/top.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.intf.i), line:6:19, endln:6:20
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiName:i
      |vpiFullName:work@top.intf.i
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.intf.block[0]), line:6:34, endln:10:15
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiName:block[0]
      |vpiFullName:work@top.intf.block[0]
      |vpiGenScope:
      \_gen_scope: (work@top.intf.block[0]), line:6:34, endln:10:15
        |vpiParent:
        \_gen_scope_array: (work@top.intf.block[0]), line:6:34, endln:10:15
        |vpiFullName:work@top.intf.block[0]
        |vpiParameter:
        \_parameter: (work@top.intf.block[0].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@top.intf.block[0]), line:6:34, endln:10:15
          |UINT:0
          |vpiTypespec:
          \_ref_typespec: (work@top.intf.block[0].i)
            |vpiParent:
            \_parameter: (work@top.intf.block[0].i), line:6:0
            |vpiFullName:work@top.intf.block[0].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@top.intf.block[0].i
        |vpiClockingBlock:
        \_clocking_block: (work@top.intf.block[0].abc_cb), line:7:7, endln:9:15
          |vpiParent:
          \_gen_scope: (work@top.intf.block[0]), line:6:34, endln:10:15
          |vpiName:abc_cb
          |vpiFullName:work@top.intf.block[0].abc_cb
          |vpiClockingEvent:
          \_event_control: , line:7:23, endln:7:42
            |vpiParent:
            \_clocking_block: (work@top.intf.block[0].abc_cb), line:7:7, endln:9:15
            |vpiCondition:
            \_operation: , line:7:25, endln:7:41
              |vpiParent:
              \_event_control: , line:7:23, endln:7:42
              |vpiOpType:39
              |vpiOperand:
              \_bit_select: (work@top.intf.block[0].abc_cb.clk_i), line:7:39, endln:7:40
                |vpiParent:
                \_operation: , line:7:25, endln:7:41
                |vpiName:clk_i
                |vpiFullName:work@top.intf.block[0].abc_cb.clk_i
                |vpiIndex:
                \_ref_obj: (work@top.intf.block[0].abc_cb.i), line:7:39, endln:7:40
                  |vpiParent:
                  \_bit_select: (work@top.intf.block[0].abc_cb.clk_i), line:7:39, endln:7:40
                  |vpiName:i
                  |vpiFullName:work@top.intf.block[0].abc_cb.i
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.intf.block[1]), line:6:34, endln:10:15
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiName:block[1]
      |vpiFullName:work@top.intf.block[1]
      |vpiGenScope:
      \_gen_scope: (work@top.intf.block[1]), line:6:34, endln:10:15
        |vpiParent:
        \_gen_scope_array: (work@top.intf.block[1]), line:6:34, endln:10:15
        |vpiFullName:work@top.intf.block[1]
        |vpiParameter:
        \_parameter: (work@top.intf.block[1].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@top.intf.block[1]), line:6:34, endln:10:15
          |UINT:1
          |vpiTypespec:
          \_ref_typespec: (work@top.intf.block[1].i)
            |vpiParent:
            \_parameter: (work@top.intf.block[1].i), line:6:0
            |vpiFullName:work@top.intf.block[1].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@top.intf.block[1].i
        |vpiClockingBlock:
        \_clocking_block: (work@top.intf.block[1].abc_cb), line:7:7, endln:9:15
          |vpiParent:
          \_gen_scope: (work@top.intf.block[1]), line:6:34, endln:10:15
          |vpiName:abc_cb
          |vpiFullName:work@top.intf.block[1].abc_cb
          |vpiClockingEvent:
          \_event_control: , line:7:23, endln:7:42
            |vpiParent:
            \_clocking_block: (work@top.intf.block[1].abc_cb), line:7:7, endln:9:15
            |vpiCondition:
            \_operation: , line:7:25, endln:7:41
              |vpiParent:
              \_event_control: , line:7:23, endln:7:42
              |vpiOpType:39
              |vpiOperand:
              \_bit_select: (work@top.intf.block[1].abc_cb.clk_i), line:7:39, endln:7:40
                |vpiParent:
                \_operation: , line:7:25, endln:7:41
                |vpiName:clk_i
                |vpiFullName:work@top.intf.block[1].abc_cb.clk_i
                |vpiIndex:
                \_ref_obj: (work@top.intf.block[1].abc_cb.i), line:7:39, endln:7:40
                  |vpiParent:
                  \_bit_select: (work@top.intf.block[1].abc_cb.clk_i), line:7:39, endln:7:40
                  |vpiName:i
                  |vpiFullName:work@top.intf.block[1].abc_cb.i
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.intf.block[2]), line:6:34, endln:10:15
      |vpiParent:
      \_interface_inst: work@abc_if (work@top.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:17:3, endln:17:17
      |vpiName:block[2]
      |vpiFullName:work@top.intf.block[2]
      |vpiGenScope:
      \_gen_scope: (work@top.intf.block[2]), line:6:34, endln:10:15
        |vpiParent:
        \_gen_scope_array: (work@top.intf.block[2]), line:6:34, endln:10:15
        |vpiFullName:work@top.intf.block[2]
        |vpiParameter:
        \_parameter: (work@top.intf.block[2].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@top.intf.block[2]), line:6:34, endln:10:15
          |UINT:2
          |vpiTypespec:
          \_ref_typespec: (work@top.intf.block[2].i)
            |vpiParent:
            \_parameter: (work@top.intf.block[2].i), line:6:0
            |vpiFullName:work@top.intf.block[2].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@top.intf.block[2].i
        |vpiClockingBlock:
        \_clocking_block: (work@top.intf.block[2].abc_cb), line:7:7, endln:9:15
          |vpiParent:
          \_gen_scope: (work@top.intf.block[2]), line:6:34, endln:10:15
          |vpiName:abc_cb
          |vpiFullName:work@top.intf.block[2].abc_cb
          |vpiClockingEvent:
          \_event_control: , line:7:23, endln:7:42
            |vpiParent:
            \_clocking_block: (work@top.intf.block[2].abc_cb), line:7:7, endln:9:15
            |vpiCondition:
            \_operation: , line:7:25, endln:7:41
              |vpiParent:
              \_event_control: , line:7:23, endln:7:42
              |vpiOpType:39
              |vpiOperand:
              \_bit_select: (work@top.intf.block[2].abc_cb.clk_i), line:7:39, endln:7:40
                |vpiParent:
                \_operation: , line:7:25, endln:7:41
                |vpiName:clk_i
                |vpiFullName:work@top.intf.block[2].abc_cb.clk_i
                |vpiIndex:
                \_ref_obj: (work@top.intf.block[2].abc_cb.i), line:7:39, endln:7:40
                  |vpiParent:
                  \_bit_select: (work@top.intf.block[2].abc_cb.clk_i), line:7:39, endln:7:40
                  |vpiName:i
                  |vpiFullName:work@top.intf.block[2].abc_cb.i
|uhdmtopModules:
\_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
  |vpiName:work@top2
  |vpiParameter:
  \_parameter: (work@top2.Width), line:34:30, endln:34:35
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@top2.Width)
      |vpiParent:
      \_parameter: (work@top2.Width), line:34:30, endln:34:35
      |vpiFullName:work@top2.Width
      |vpiActual:
      \_int_typespec: , line:34:26, endln:34:29
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top2.Width
  |vpiParamAssign:
  \_param_assign: , line:34:30, endln:34:39
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiRhs:
    \_constant: , line:34:38, endln:34:39
      |vpiParent:
      \_param_assign: , line:34:30, endln:34:39
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top2)
        |vpiParent:
        \_constant: , line:34:38, endln:34:39
        |vpiFullName:work@top2
        |vpiActual:
        \_int_typespec: , line:34:26, endln:34:29
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top2.Width), line:34:30, endln:34:35
  |vpiDefName:work@top2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top2.pins), line:34:61, endln:34:65
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiTypespec:
    \_ref_typespec: (work@top2.pins)
      |vpiParent:
      \_logic_net: (work@top2.pins), line:34:61, endln:34:65
      |vpiFullName:work@top2.pins
      |vpiActual:
      \_logic_typespec: , line:34:49, endln:34:60
    |vpiName:pins
    |vpiFullName:work@top2.pins
  |vpiTopModule:1
  |vpiPort:
  \_port: (pins), line:34:61, endln:34:65
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@top2.pins), line:34:61, endln:34:65
      |vpiParent:
      \_port: (pins), line:34:61, endln:34:65
      |vpiName:pins
      |vpiFullName:work@top2.pins
      |vpiActual:
      \_logic_net: (work@top2.pins), line:34:61, endln:34:65
    |vpiTypedef:
    \_ref_typespec: (work@top2.pins)
      |vpiParent:
      \_port: (pins), line:34:61, endln:34:65
      |vpiFullName:work@top2.pins
      |vpiActual:
      \_logic_typespec: , line:34:49, endln:34:60
  |vpiInterface:
  \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:intf
    |vpiFullName:work@top2.intf
    |vpiVariables:
    \_logic_var: (work@top2.intf.pins_o), line:25:21, endln:25:27
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiTypespec:
      \_ref_typespec: (work@top2.intf.pins_o)
        |vpiParent:
        \_logic_var: (work@top2.intf.pins_o), line:25:21, endln:25:27
        |vpiFullName:work@top2.intf.pins_o
        |vpiActual:
        \_logic_typespec: , line:25:3, endln:25:20
      |vpiName:pins_o
      |vpiFullName:work@top2.intf.pins_o
      |vpiVisibility:1
      |vpiRange:
      \_range: , line:25:9, endln:25:20
        |vpiParent:
        \_logic_var: (work@top2.intf.pins_o), line:25:21, endln:25:27
        |vpiLeftRange:
        \_constant: , line:25:10, endln:25:15
          |vpiParent:
          \_range: , line:25:9, endln:25:20
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:25:18, endln:25:19
          |vpiParent:
          \_range: , line:25:9, endln:25:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiParameter:
    \_parameter: (work@top2.intf.Width), line:22:36, endln:22:41
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top2.intf.Width)
        |vpiParent:
        \_parameter: (work@top2.intf.Width), line:22:36, endln:22:41
        |vpiFullName:work@top2.intf.Width
        |vpiActual:
        \_int_typespec: , line:22:32, endln:22:35
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top2.intf.Width
    |vpiParamAssign:
    \_param_assign: , line:22:36, endln:22:45
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:22:44, endln:22:45
        |vpiParent:
        \_param_assign: , line:22:36, endln:22:45
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_ref_typespec: (work@top2.intf)
          |vpiParent:
          \_constant: , line:22:44, endln:22:45
          |vpiFullName:work@top2.intf
          |vpiActual:
          \_int_typespec: , line:22:32, endln:22:35
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top2.intf.Width), line:22:36, endln:22:41
    |vpiDefName:work@pins_if
    |vpiDefFile:${SURELOG_DIR}/tests/GenerateInterface/top.sv
    |vpiDefLineNo:22
    |vpiNet:
    \_logic_net: (work@top2.intf.pins), line:23:21, endln:23:25
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiTypespec:
      \_ref_typespec: (work@top2.intf.pins)
        |vpiParent:
        \_logic_net: (work@top2.intf.pins), line:23:21, endln:23:25
        |vpiFullName:work@top2.intf.pins
        |vpiActual:
        \_logic_typespec: , line:23:9, endln:23:20
      |vpiName:pins
      |vpiFullName:work@top2.intf.pins
    |vpiNet:
    \_logic_net: (work@top2.intf.i), line:28:24, endln:28:25
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiName:i
      |vpiFullName:work@top2.intf.i
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiPort:
    \_port: (pins), line:23:21, endln:23:25
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiName:pins
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@top2.pins), line:35:33, endln:35:37
        |vpiParent:
        \_port: (pins), line:23:21, endln:23:25
        |vpiName:pins
        |vpiFullName:work@top2.pins
        |vpiActual:
        \_logic_net: (work@top2.pins), line:34:61, endln:34:65
      |vpiLowConn:
      \_ref_obj: (work@top2.intf.pins), line:35:33, endln:35:37
        |vpiParent:
        \_port: (pins), line:23:21, endln:23:25
        |vpiName:pins
        |vpiFullName:work@top2.intf.pins
        |vpiActual:
        \_logic_net: (work@top2.intf.pins), line:23:21, endln:23:25
      |vpiTypedef:
      \_ref_typespec: (work@top2.intf.pins)
        |vpiParent:
        \_port: (pins), line:23:21, endln:23:25
        |vpiFullName:work@top2.intf.pins
        |vpiActual:
        \_logic_typespec: , line:23:9, endln:23:20
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top2.intf.each_pin_intf[0]), line:28:40, endln:30:8
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiName:each_pin_intf[0]
      |vpiFullName:work@top2.intf.each_pin_intf[0]
      |vpiGenScope:
      \_gen_scope: (work@top2.intf.each_pin_intf[0]), line:28:40, endln:30:8
        |vpiParent:
        \_gen_scope_array: (work@top2.intf.each_pin_intf[0]), line:28:40, endln:30:8
        |vpiFullName:work@top2.intf.each_pin_intf[0]
        |vpiParameter:
        \_parameter: (work@top2.intf.each_pin_intf[0].i), line:28:0
          |vpiParent:
          \_gen_scope: (work@top2.intf.each_pin_intf[0]), line:28:40, endln:30:8
          |UINT:0
          |vpiTypespec:
          \_ref_typespec: (work@top2.intf.each_pin_intf[0].i)
            |vpiParent:
            \_parameter: (work@top2.intf.each_pin_intf[0].i), line:28:0
            |vpiFullName:work@top2.intf.each_pin_intf[0].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@top2.intf.each_pin_intf[0].i
        |vpiContAssign:
        \_cont_assign: , line:29:14, endln:29:53
          |vpiParent:
          \_gen_scope: (work@top2.intf.each_pin_intf[0]), line:28:40, endln:30:8
          |vpiRhs:
          \_operation: , line:29:24, endln:29:53
            |vpiParent:
            \_cont_assign: , line:29:14, endln:29:53
            |vpiOpType:32
            |vpiOperand:
            \_bit_select: (work@top2.intf.each_pin_intf[0].pins_oe), line:29:32, endln:29:33
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiName:pins_oe
              |vpiFullName:work@top2.intf.each_pin_intf[0].pins_oe
              |vpiIndex:
              \_ref_obj: (work@top2.intf.each_pin_intf[0].i), line:29:32, endln:29:33
                |vpiParent:
                \_bit_select: (work@top2.intf.each_pin_intf[0].pins_oe), line:29:32, endln:29:33
                |vpiName:i
                |vpiFullName:work@top2.intf.each_pin_intf[0].i
            |vpiOperand:
            \_bit_select: (work@top2.intf.each_pin_intf[0].pins_o), line:29:44, endln:29:45
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiName:pins_o
              |vpiFullName:work@top2.intf.each_pin_intf[0].pins_o
              |vpiIndex:
              \_ref_obj: (work@top2.intf.each_pin_intf[0].i), line:29:44, endln:29:45
                |vpiParent:
                \_bit_select: (work@top2.intf.each_pin_intf[0].pins_o), line:29:44, endln:29:45
                |vpiName:i
                |vpiFullName:work@top2.intf.each_pin_intf[0].i
            |vpiOperand:
            \_constant: , line:29:49, endln:29:53
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiDecompile:1'bz
              |vpiSize:1
              |BIN:z
              |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@top2.intf.each_pin_intf[0].pins), line:29:14, endln:29:21
            |vpiParent:
            \_cont_assign: , line:29:14, endln:29:53
            |vpiName:pins
            |vpiFullName:work@top2.intf.each_pin_intf[0].pins
            |vpiIndex:
            \_ref_obj: (work@top2.intf.each_pin_intf[0].i), line:29:19, endln:29:20
              |vpiParent:
              \_bit_select: (work@top2.intf.each_pin_intf[0].pins), line:29:14, endln:29:21
              |vpiName:i
              |vpiFullName:work@top2.intf.each_pin_intf[0].i
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top2.intf.each_pin_intf[1]), line:28:40, endln:30:8
      |vpiParent:
      \_interface_inst: work@pins_if (work@top2.intf), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:35:1, endln:35:39
      |vpiName:each_pin_intf[1]
      |vpiFullName:work@top2.intf.each_pin_intf[1]
      |vpiGenScope:
      \_gen_scope: (work@top2.intf.each_pin_intf[1]), line:28:40, endln:30:8
        |vpiParent:
        \_gen_scope_array: (work@top2.intf.each_pin_intf[1]), line:28:40, endln:30:8
        |vpiFullName:work@top2.intf.each_pin_intf[1]
        |vpiParameter:
        \_parameter: (work@top2.intf.each_pin_intf[1].i), line:28:0
          |vpiParent:
          \_gen_scope: (work@top2.intf.each_pin_intf[1]), line:28:40, endln:30:8
          |UINT:1
          |vpiTypespec:
          \_ref_typespec: (work@top2.intf.each_pin_intf[1].i)
            |vpiParent:
            \_parameter: (work@top2.intf.each_pin_intf[1].i), line:28:0
            |vpiFullName:work@top2.intf.each_pin_intf[1].i
            |vpiActual:
            \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@top2.intf.each_pin_intf[1].i
        |vpiContAssign:
        \_cont_assign: , line:29:14, endln:29:53
          |vpiParent:
          \_gen_scope: (work@top2.intf.each_pin_intf[1]), line:28:40, endln:30:8
          |vpiRhs:
          \_operation: , line:29:24, endln:29:53
            |vpiParent:
            \_cont_assign: , line:29:14, endln:29:53
            |vpiOpType:32
            |vpiOperand:
            \_bit_select: (work@top2.intf.each_pin_intf[1].pins_oe), line:29:32, endln:29:33
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiName:pins_oe
              |vpiFullName:work@top2.intf.each_pin_intf[1].pins_oe
              |vpiIndex:
              \_ref_obj: (work@top2.intf.each_pin_intf[1].i), line:29:32, endln:29:33
                |vpiParent:
                \_bit_select: (work@top2.intf.each_pin_intf[1].pins_oe), line:29:32, endln:29:33
                |vpiName:i
                |vpiFullName:work@top2.intf.each_pin_intf[1].i
            |vpiOperand:
            \_bit_select: (work@top2.intf.each_pin_intf[1].pins_o), line:29:44, endln:29:45
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiName:pins_o
              |vpiFullName:work@top2.intf.each_pin_intf[1].pins_o
              |vpiIndex:
              \_ref_obj: (work@top2.intf.each_pin_intf[1].i), line:29:44, endln:29:45
                |vpiParent:
                \_bit_select: (work@top2.intf.each_pin_intf[1].pins_o), line:29:44, endln:29:45
                |vpiName:i
                |vpiFullName:work@top2.intf.each_pin_intf[1].i
            |vpiOperand:
            \_constant: , line:29:49, endln:29:53
              |vpiParent:
              \_operation: , line:29:24, endln:29:53
              |vpiDecompile:1'bz
              |vpiSize:1
              |BIN:z
              |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@top2.intf.each_pin_intf[1].pins), line:29:14, endln:29:21
            |vpiParent:
            \_cont_assign: , line:29:14, endln:29:53
            |vpiName:pins
            |vpiFullName:work@top2.intf.each_pin_intf[1].pins
            |vpiIndex:
            \_ref_obj: (work@top2.intf.each_pin_intf[1].i), line:29:19, endln:29:20
              |vpiParent:
              \_bit_select: (work@top2.intf.each_pin_intf[1].pins), line:29:14, endln:29:21
              |vpiName:i
              |vpiFullName:work@top2.intf.each_pin_intf[1].i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top2.each_pin[0]), line:38:40, endln:40:8
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:each_pin[0]
    |vpiFullName:work@top2.each_pin[0]
    |vpiGenScope:
    \_gen_scope: (work@top2.each_pin[0]), line:38:40, endln:40:8
      |vpiParent:
      \_gen_scope_array: (work@top2.each_pin[0]), line:38:40, endln:40:8
      |vpiFullName:work@top2.each_pin[0]
      |vpiParameter:
      \_parameter: (work@top2.each_pin[0].i), line:38:0
        |vpiParent:
        \_gen_scope: (work@top2.each_pin[0]), line:38:40, endln:40:8
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@top2.each_pin[0].i)
          |vpiParent:
          \_parameter: (work@top2.each_pin[0].i), line:38:0
          |vpiFullName:work@top2.each_pin[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top2.each_pin[0].i
      |vpiContAssign:
      \_cont_assign: , line:39:14, endln:39:53
        |vpiParent:
        \_gen_scope: (work@top2.each_pin[0]), line:38:40, endln:40:8
        |vpiRhs:
        \_operation: , line:39:24, endln:39:53
          |vpiParent:
          \_cont_assign: , line:39:14, endln:39:53
          |vpiOpType:32
          |vpiOperand:
          \_bit_select: (work@top2.each_pin[0].pins_oe), line:39:32, endln:39:33
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiName:pins_oe
            |vpiFullName:work@top2.each_pin[0].pins_oe
            |vpiIndex:
            \_ref_obj: (work@top2.each_pin[0].i), line:39:32, endln:39:33
              |vpiParent:
              \_bit_select: (work@top2.each_pin[0].pins_oe), line:39:32, endln:39:33
              |vpiName:i
              |vpiFullName:work@top2.each_pin[0].i
          |vpiOperand:
          \_bit_select: (work@top2.each_pin[0].pins_o), line:39:44, endln:39:45
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiName:pins_o
            |vpiFullName:work@top2.each_pin[0].pins_o
            |vpiIndex:
            \_ref_obj: (work@top2.each_pin[0].i), line:39:44, endln:39:45
              |vpiParent:
              \_bit_select: (work@top2.each_pin[0].pins_o), line:39:44, endln:39:45
              |vpiName:i
              |vpiFullName:work@top2.each_pin[0].i
          |vpiOperand:
          \_constant: , line:39:49, endln:39:53
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiDecompile:1'bz
            |vpiSize:1
            |BIN:z
            |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top2.each_pin[0].pins), line:39:14, endln:39:21
          |vpiParent:
          \_cont_assign: , line:39:14, endln:39:53
          |vpiName:pins
          |vpiFullName:work@top2.each_pin[0].pins
          |vpiIndex:
          \_ref_obj: (work@top2.each_pin[0].i), line:39:19, endln:39:20
            |vpiParent:
            \_bit_select: (work@top2.each_pin[0].pins), line:39:14, endln:39:21
            |vpiName:i
            |vpiFullName:work@top2.each_pin[0].i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top2.each_pin[1]), line:38:40, endln:40:8
    |vpiParent:
    \_module_inst: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:each_pin[1]
    |vpiFullName:work@top2.each_pin[1]
    |vpiGenScope:
    \_gen_scope: (work@top2.each_pin[1]), line:38:40, endln:40:8
      |vpiParent:
      \_gen_scope_array: (work@top2.each_pin[1]), line:38:40, endln:40:8
      |vpiFullName:work@top2.each_pin[1]
      |vpiParameter:
      \_parameter: (work@top2.each_pin[1].i), line:38:0
        |vpiParent:
        \_gen_scope: (work@top2.each_pin[1]), line:38:40, endln:40:8
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@top2.each_pin[1].i)
          |vpiParent:
          \_parameter: (work@top2.each_pin[1].i), line:38:0
          |vpiFullName:work@top2.each_pin[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top2.each_pin[1].i
      |vpiContAssign:
      \_cont_assign: , line:39:14, endln:39:53
        |vpiParent:
        \_gen_scope: (work@top2.each_pin[1]), line:38:40, endln:40:8
        |vpiRhs:
        \_operation: , line:39:24, endln:39:53
          |vpiParent:
          \_cont_assign: , line:39:14, endln:39:53
          |vpiOpType:32
          |vpiOperand:
          \_bit_select: (work@top2.each_pin[1].pins_oe), line:39:32, endln:39:33
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiName:pins_oe
            |vpiFullName:work@top2.each_pin[1].pins_oe
            |vpiIndex:
            \_ref_obj: (work@top2.each_pin[1].i), line:39:32, endln:39:33
              |vpiParent:
              \_bit_select: (work@top2.each_pin[1].pins_oe), line:39:32, endln:39:33
              |vpiName:i
              |vpiFullName:work@top2.each_pin[1].i
          |vpiOperand:
          \_bit_select: (work@top2.each_pin[1].pins_o), line:39:44, endln:39:45
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiName:pins_o
            |vpiFullName:work@top2.each_pin[1].pins_o
            |vpiIndex:
            \_ref_obj: (work@top2.each_pin[1].i), line:39:44, endln:39:45
              |vpiParent:
              \_bit_select: (work@top2.each_pin[1].pins_o), line:39:44, endln:39:45
              |vpiName:i
              |vpiFullName:work@top2.each_pin[1].i
          |vpiOperand:
          \_constant: , line:39:49, endln:39:53
            |vpiParent:
            \_operation: , line:39:24, endln:39:53
            |vpiDecompile:1'bz
            |vpiSize:1
            |BIN:z
            |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top2.each_pin[1].pins), line:39:14, endln:39:21
          |vpiParent:
          \_cont_assign: , line:39:14, endln:39:53
          |vpiName:pins
          |vpiFullName:work@top2.each_pin[1].pins
          |vpiIndex:
          \_ref_obj: (work@top2.each_pin[1].i), line:39:19, endln:39:20
            |vpiParent:
            \_bit_select: (work@top2.each_pin[1].pins), line:39:14, endln:39:21
            |vpiName:i
            |vpiFullName:work@top2.each_pin[1].i
\_weaklyReferenced:
\_int_typespec: , line:1:20, endln:1:23
  |vpiParent:
  \_parameter: (work@abc_if.NO_Input), line:1:24, endln:1:32
  |vpiSigned:1
\_unsupported_typespec: (i), line:6:15, endln:6:16
  |vpiName:i
\_int_typespec: , line:22:32, endln:22:35
  |vpiParent:
  \_parameter: (work@pins_if.Width), line:22:36, endln:22:41
  |vpiSigned:1
\_unsupported_typespec: (i), line:28:17, endln:28:18
  |vpiName:i
\_int_typespec: , line:34:26, endln:34:29
  |vpiParent:
  \_parameter: (work@top2.Width), line:34:30, endln:34:35
  |vpiSigned:1
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:3:3, endln:3:25
  |vpiParent:
  \_logic_var: (work@top.intf.xyz_o), line:3:26, endln:3:31
  |vpiRange:
  \_range: , line:3:9, endln:3:25
    |vpiParent:
    \_logic_typespec: , line:3:3, endln:3:25
    |vpiLeftRange:
    \_constant: , line:3:10, endln:3:18
      |vpiParent:
      \_range: , line:3:9, endln:3:25
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:9, endln:3:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:3, endln:4:25
  |vpiParent:
  \_logic_var: (work@top.intf.clk_i), line:4:26, endln:4:31
  |vpiRange:
  \_range: , line:4:9, endln:4:25
    |vpiParent:
    \_logic_typespec: , line:4:3, endln:4:25
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:18
      |vpiParent:
      \_range: , line:4:9, endln:4:25
      |vpiDecompile:2
      |vpiSize:64
      |INT:2
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:22, endln:4:23
      |vpiParent:
      \_range: , line:4:9, endln:4:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:49, endln:34:60
  |vpiRange:
  \_range: , line:34:49, endln:34:60
    |vpiParent:
    \_logic_typespec: , line:34:49, endln:34:60
    |vpiLeftRange:
    \_constant: , line:34:50, endln:34:55
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:34:58, endln:34:59
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:49, endln:34:60
  |vpiParent:
  \_logic_net: (work@top2.pins), line:34:61, endln:34:65
  |vpiRange:
  \_range: , line:34:49, endln:34:60
    |vpiParent:
    \_logic_typespec: , line:34:49, endln:34:60
    |vpiLeftRange:
    \_constant: , line:34:50, endln:34:55
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:34:58, endln:34:59
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:9, endln:23:20
  |vpiRange:
  \_range: , line:23:9, endln:23:20
    |vpiParent:
    \_logic_typespec: , line:23:9, endln:23:20
    |vpiLeftRange:
    \_constant: , line:23:10, endln:23:15
      |vpiParent:
      \_range: , line:23:9, endln:23:20
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:23:18, endln:23:19
      |vpiParent:
      \_range: , line:23:9, endln:23:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:9, endln:23:20
  |vpiParent:
  \_logic_net: (work@top2.intf.pins), line:23:21, endln:23:25
  |vpiRange:
  \_range: , line:23:9, endln:23:20
    |vpiParent:
    \_logic_typespec: , line:23:9, endln:23:20
    |vpiLeftRange:
    \_constant: , line:23:10, endln:23:15
      |vpiParent:
      \_range: , line:23:9, endln:23:20
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:23:18, endln:23:19
      |vpiParent:
      \_range: , line:23:9, endln:23:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:25:3, endln:25:20
  |vpiParent:
  \_logic_var: (work@top2.intf.pins_o), line:25:21, endln:25:27
  |vpiRange:
  \_range: , line:25:9, endln:25:20
    |vpiParent:
    \_logic_typespec: , line:25:3, endln:25:20
    |vpiLeftRange:
    \_constant: , line:25:10, endln:25:15
      |vpiParent:
      \_range: , line:25:9, endln:25:20
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:25:18, endln:25:19
      |vpiParent:
      \_range: , line:25:9, endln:25:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:3, endln:3:25
  |vpiRange:
  \_range: , line:3:9, endln:3:25
    |vpiParent:
    \_logic_typespec: , line:3:3, endln:3:25
    |vpiLeftRange:
    \_operation: , line:3:10, endln:3:20
      |vpiParent:
      \_range: , line:3:9, endln:3:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NO_Input), line:3:10, endln:3:18
        |vpiParent:
        \_operation: , line:3:10, endln:3:20
        |vpiName:NO_Input
      |vpiOperand:
      \_constant: , line:3:19, endln:3:20
        |vpiParent:
        \_operation: , line:3:10, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:9, endln:3:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:3, endln:4:25
  |vpiRange:
  \_range: , line:4:9, endln:4:25
    |vpiParent:
    \_logic_typespec: , line:4:3, endln:4:25
    |vpiLeftRange:
    \_operation: , line:4:10, endln:4:20
      |vpiParent:
      \_range: , line:4:9, endln:4:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NO_Input), line:4:10, endln:4:18
        |vpiParent:
        \_operation: , line:4:10, endln:4:20
        |vpiName:NO_Input
      |vpiOperand:
      \_constant: , line:4:19, endln:4:20
        |vpiParent:
        \_operation: , line:4:10, endln:4:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:22, endln:4:23
      |vpiParent:
      \_range: , line:4:9, endln:4:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:25:3, endln:25:20
  |vpiRange:
  \_range: , line:25:9, endln:25:20
    |vpiParent:
    \_logic_typespec: , line:25:3, endln:25:20
    |vpiLeftRange:
    \_operation: , line:25:10, endln:25:17
      |vpiParent:
      \_range: , line:25:9, endln:25:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (Width), line:25:10, endln:25:15
        |vpiParent:
        \_operation: , line:25:10, endln:25:17
        |vpiName:Width
      |vpiOperand:
      \_constant: , line:25:16, endln:25:17
        |vpiParent:
        \_operation: , line:25:10, endln:25:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:18, endln:25:19
      |vpiParent:
      \_range: , line:25:9, endln:25:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:49, endln:34:60
  |vpiRange:
  \_range: , line:34:49, endln:34:60
    |vpiParent:
    \_logic_typespec: , line:34:49, endln:34:60
    |vpiLeftRange:
    \_operation: , line:34:50, endln:34:57
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (Width), line:34:50, endln:34:55
        |vpiParent:
        \_operation: , line:34:50, endln:34:57
        |vpiName:Width
      |vpiOperand:
      \_constant: , line:34:56, endln:34:57
        |vpiParent:
        \_operation: , line:34:50, endln:34:57
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:34:58, endln:34:59
      |vpiParent:
      \_range: , line:34:49, endln:34:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 20


[roundtrip]: ${SURELOG_DIR}/tests/GenerateInterface/builtin.sv | ${SURELOG_DIR}/build/regression/GenerateInterface/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/GenerateInterface/top.sv     | ${SURELOG_DIR}/build/regression/GenerateInterface/roundtrip/top_000.sv     | 21 | 43 |