# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/415b/hdl" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/7005/hdl" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog" --include "../../../../video_passthrough_kria.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../video_passthrough_kria.gen/sources_1/ip/divider_32_21_0/src/divider_32_21.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/divider_32_21_0/sim/divider_32_21_0.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/LUT/sim/LUT.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/rgb2ycbcr.v" \
"../../../../video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/sim/rgb2ycbcr_latency6_0.v" \
"../../../../video_passthrough_kria.srcs/sources_1/new/acc_module.v" \
"../../../../video_passthrough_kria.srcs/sources_1/new/centroid.v" \
"../../../../../../../../../Vivado/delayLineBRAM_WP.v" \
"../../../../video_passthrough_kria.srcs/sim_1/new/hdmi_in.v" \
"../../../../video_passthrough_kria.srcs/sim_1/new/hdmi_out.v" \
"../../../../video_passthrough_kria.srcs/sources_1/new/median5x5.v" \
"../../../../../../../../../Vivado/opoznienie_mediana.v" \
"../../../../video_passthrough_kria.srcs/sources_1/new/vis_centroid.v" \
"../../../../video_passthrough_kria.srcs/sources_1/new/vision_system.v" \
"../../../../video_passthrough_kria.srcs/sim_1/new/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
