Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_cgs.v@71:91@HdlStmProcess
wire beat_is_all_error = &char_is_error;

assign ready = rdy;
assign status_state = state;

always @(posedge clk) begin
  if (state == CGS_STATE_INIT) begin
    beat_error_count <= 'h00;
  end else begin
    if (beat_has_error == 1'b1) begin
      beat_error_count <= beat_error_count + 1'b1;
    end else begin
      beat_error_count <= 'h00;
    end
  end
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= CGS_STATE_INIT;
  end else begin

Diff Content:
- 76 always @(posedge clk) begin
- 77   if (state == CGS_STATE_INIT) begin
- 78     beat_error_count <= 'h00;
- 79   end else begin
- 80     if (beat_has_error == 1'b1) begin
- 81       beat_error_count <= beat_error_count + 1'b1;
- 82     end else begin
- 86 end
+ 82   always @(posedge clk) begin
+ 82     if (state == CGS_STATE_INIT) begin
+ 83     end else begin
+ 83       if (beat_has_error == 1'b1) begin
+ 83         beat_error_count <= beat_error_count + 1'b1;
+ 83       end else begin
+ 83         beat_error_count <= 'h00;
+ 83       end

Clone Blocks:
