VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2909-gdadca7ecf
Compiled: 2022-10-10T11:55:04
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml flash.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/./fpga_assignment/build/flash_dummy.sdc --fix_clusters flash_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: flash

# Loading Architecture Description
# Loading Architecture Description took 0.80 seconds (max_rss 27.8 MiB, delta_rss +24.1 MiB)
# Building complex block graph
# Building complex block graph took 0.20 seconds (max_rss 34.6 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 16 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    1 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 1
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 14
    .input    :       2
    .output   :       3
    BIDIR_CELL:       5
    GND       :       1
    T_FRAG    :       2
    VCC       :       1
  Nets  : 11
    Avg Fanout:     2.9
    Max Fanout:    14.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 43
  Timing Graph Edges: 56
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/./fpga_assignment/build/flash_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 34.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: flash.net
Circuit placement file: flash.place
Circuit routing file: flash.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/./fpga_assignment/build/flash_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'flash_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'flash.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.010714 seconds).
# Load Packing took 0.01 seconds (max_rss 35.0 MiB, delta_rss +0.3 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #6 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #7 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 6
Netlist num_blocks: 8
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 5.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 13


Pb types usage...
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SPLIT         : 1
       b_frag       : 1
       t_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 5
   BIDIR            : 5
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 3
     bidir          : 3
     outpad         : 3
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		5	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.16 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 35.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.92 seconds (max_rss 342.8 MiB, delta_rss +307.8 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 3.21 seconds (max_rss 390.4 MiB, delta_rss +355.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 49.50 seconds (max_rss 390.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 390.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 49.50 seconds (max_rss 390.4 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.75 seconds (max_rss 448.4 MiB, delta_rss +58.0 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading flash_constraints.place.

Successfully read flash_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 448.4 MiB, delta_rss +0.0 MiB)

There are 26 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 275

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.404893 td_cost: 4.54589e-08
Initial placement estimated Critical Path Delay (CPD): 38.1915 ns
Initial placement estimated setup Total Negative Slack (sTNS): -75.8933 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -38.1915 ns

Initial placement estimated setup slack histogram:
[ -3.8e-08: -3.8e-08) 1 ( 50.0%) |**************************************************
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 50.0%) |**************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 15
Warning 11: Starting t: 4 of 8 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.6e-01   1.077       0.41 4.8768e-08  37.113      -73.7  -37.113   0.667  0.1317   38.0     1.00        15  0.200
   2    0.0 6.3e-01   0.976       0.42 5.141e-08   39.852      -78.5  -39.852   0.133  0.0527   38.0     1.00        30  0.950
   3    0.0 5.9e-01   0.941       0.39 4.0079e-08  40.691      -80.1  -40.691   0.533  0.0770   26.3     3.20        45  0.950
   4    0.0 5.6e-01   1.019       0.38 4.0228e-08  36.653      -72.9  -36.653   0.400  0.2074   28.8     2.74        60  0.950
   5    0.0 5.4e-01   0.856       0.44 5.1278e-08  45.281      -90.1  -45.281   0.533  0.1174   27.7     2.96        75  0.950
   6    0.0 5.1e-01   1.007       0.41 4.4156e-08  41.092      -80.7  -41.092   0.533  0.1881   30.2     2.47        90  0.950
   7    0.0 4.8e-01   1.547       0.44 5.6616e-08  32.468      -64.9  -32.468   0.600  0.1850   33.1     1.94       105  0.950
   8    0.0 4.6e-01   0.868       0.44 5.1479e-08  45.242      -90.2  -45.242   0.600  0.0461   38.0     1.00       120  0.950
   9    0.0 4.4e-01   1.176       0.48 5.973e-08   41.950      -83.5  -41.950   0.400  0.0775   38.0     1.00       135  0.950
  10    0.0 4.2e-01   0.861       0.44 5.0565e-08  44.675      -88.8  -44.675   0.467  0.1217   36.5     1.29       150  0.950
  11    0.0 3.9e-01   1.049       0.40 4.5392e-08  37.845      -74.2  -37.845   0.200  0.0200   37.5     1.10       165  0.950
  12    0.0 3.7e-01   1.104       0.43 4.6357e-08  38.768      -76.2  -38.768   0.667  0.1071   28.5     2.80       180  0.950
  13    0.0 3.6e-01   1.065       0.44 5.0331e-08  38.566      -76.5  -38.566   0.467  0.1067   34.9     1.58       195  0.950
  14    0.0 3.4e-01   1.139       0.46 5.0393e-08  39.991      -79.8  -39.991   0.400  0.1629   35.8     1.41       210  0.950
  15    0.0 3.2e-01   1.073       0.40 4.4851e-08  38.169      -76.2  -38.169   0.267  0.0647   34.4     1.68       225  0.950
  16    0.0 3.1e-01   1.113       0.41 4.5998e-08  37.903        -75  -37.903   0.333  0.0965   28.4     2.81       240  0.950
  17    0.0 2.9e-01   0.941       0.39 4.1387e-08  39.004      -77.5  -39.004   0.533  0.0784   25.4     3.38       255  0.950
  18    0.0 2.8e-01   1.012       0.41 4.5842e-08  39.004      -76.8  -39.004   0.733  0.0759   27.8     2.93       270  0.950
  19    0.0 2.6e-01   1.101       0.42 4.9847e-08  39.173        -77  -39.173   0.400  0.2222   35.9     1.39       285  0.950
  20    0.0 2.5e-01   0.876       0.41 4.5175e-08  44.827      -89.6  -44.827   0.400  0.0953   34.5     1.66       300  0.950
  21    0.0 2.4e-01   1.183       0.44 5.3378e-08  40.242      -79.7  -40.242   0.600  0.1217   33.1     1.92       315  0.950
  22    0.0 2.2e-01   0.802       0.40 4.2723e-08  47.887        -95  -47.887   0.467  0.0562   38.0     1.00       330  0.950
  23    0.0 2.1e-01   0.786       0.35 2.7834e-08  37.312      -74.2  -37.312   0.133  0.0396   38.0     1.00       345  0.950
  24    0.0 2.0e-01   0.908       0.33 2.4841e-08  32.396      -63.8  -32.396   0.133  0.0199   26.3     3.20       360  0.950
  25    0.0 1.9e-01   1.295       0.36 3.6044e-08  31.331      -61.7  -31.331   0.333  0.1114   18.3     4.73       375  0.950
  26    0.0 1.8e-01   0.901       0.35 3.0086e-08  37.131      -73.3  -37.131   0.333  0.0992   16.3     5.10       390  0.950
  27    0.0 1.7e-01   1.006       0.38 3.4734e-08  37.513        -74  -37.513   0.533  0.0372   14.6     5.43       405  0.950
  28    0.0 1.6e-01   1.014       0.40 4.1213e-08  38.611      -76.3  -38.611   0.400  0.0508   15.9     5.17       420  0.950
  29    0.0 1.6e-01   0.887       0.38 3.9352e-08  38.998      -76.6  -38.998   0.400  0.0870   15.3     5.29       435  0.950
  30    0.0 1.5e-01   1.162       0.42 4.0369e-08  37.786      -75.5  -37.786   0.333  0.0860   14.7     5.41       450  0.950
  31    0.0 1.4e-01   0.932       0.43 4.7521e-08  41.622        -83  -41.622   0.533  0.0505   13.1     5.71       465  0.950
  32    0.0 1.3e-01   1.211       0.48 5.9823e-08  39.865      -79.6  -39.865   0.133  0.1423   14.3     5.47       480  0.950
  33    0.0 1.3e-01   0.885       0.46 5.0066e-08  47.139      -94.2  -47.139   0.467  0.0637    9.9     6.31       495  0.950
  34    0.0 1.2e-01   1.259       0.50 5.2956e-08  41.821      -82.7  -41.821   0.467  0.1030   10.2     6.26       510  0.950
  35    0.0 1.2e-01   0.929       0.46 5.0579e-08  46.254      -91.6  -46.254   0.733  0.0465   10.5     6.21       525  0.950
  36    0.0 1.1e-01   0.834       0.40 4.1988e-08  44.301      -88.5  -44.301   0.400  0.0622   13.6     5.62       540  0.950
  37    0.0 1.0e-01   0.969       0.41 4.3653e-08  39.280      -78.3  -39.280   0.133  0.0010   13.0     5.73       555  0.950
  38    0.0 9.9e-02   1.139       0.43 5.1314e-08  38.583      -76.7  -38.583   0.267  0.1295    9.0     6.48       570  0.950
  39    0.0 9.4e-02   0.809       0.38 3.3863e-08  44.655      -88.9  -44.655   0.400  0.0742    7.5     6.78       585  0.950
  40    0.0 8.9e-02   1.018       0.38 3.2529e-08  37.295      -73.2  -37.295   0.133  0.0032    7.2     6.83       600  0.950
  41    0.0 8.5e-02   1.151       0.40 4.4767e-08  37.643      -75.2  -37.643   0.333  0.0891    5.0     7.25       615  0.950
  42    0.0 8.0e-02   0.932       0.40 3.5058e-08  41.029      -80.9  -41.029   0.267  0.0326    4.4     7.35       630  0.950
  43    0.0 7.6e-02   0.997       0.41 4.3044e-08  39.006      -77.9  -39.006   0.267  0.0326    3.7     7.50       645  0.950
  44    0.0 7.3e-02   0.919       0.39 3.6277e-08  39.829      -79.5  -39.829   0.267  0.0752    3.0     7.62       660  0.950
  45    0.0 6.9e-02   1.057       0.38 3.3422e-08  36.889      -72.4  -36.889   0.133  0.0675    2.5     7.72       675  0.950
  46    0.0 6.6e-02   0.990       0.40 3.5122e-08  39.353      -77.9  -39.353   0.400  0.0330    1.7     7.86       690  0.950
  47    0.0 6.2e-02   1.012       0.39 3.589e-08   36.953      -72.9  -36.953   0.200  0.0295    1.7     7.87       705  0.950
  48    0.0 5.9e-02   1.067       0.41 3.7853e-08  39.176        -77  -39.176   0.200  0.0802    1.3     7.95       720  0.950
  49    0.0 5.6e-02   0.983       0.39 3.2105e-08  38.246      -75.1  -38.246   0.267  0.0223    1.0     8.00       735  0.950
  50    0.0 5.3e-02   1.009       0.38 3.6799e-08  36.888      -72.9  -36.888   0.133  0.0300    1.0     8.00       750  0.950
  51    0.0 4.3e-02   0.998       0.38 3.555e-08   38.166      -75.1  -38.166   0.267  0.0132    1.0     8.00       765  0.800
  52    0.0 4.1e-02   1.071       0.39 4.2284e-08  37.242      -74.4  -37.242   0.200  0.0163    1.0     8.00       780  0.950
  53    0.0 3.9e-02   0.968       0.38 3.8166e-08  38.126      -76.2  -38.126   0.267  0.0337    1.0     8.00       795  0.950
  54    0.0 3.7e-02   0.940       0.38 3.9942e-08  37.982      -75.9  -37.982   0.133  0.0021    1.0     8.00       810  0.950
  55    0.0 2.9e-02   0.977       0.37 3.3075e-08  37.324      -73.5  -37.324   0.267  0.0253    1.0     8.00       825  0.800
  56    0.0 2.8e-02   1.021       0.38 3.2711e-08  36.326      -71.3  -36.326   0.200  0.0354    1.0     8.00       840  0.950
  57    0.0 2.6e-02   0.975       0.38 3.3772e-08  37.222      -73.3  -37.222   0.200  0.0338    1.0     8.00       855  0.950
  58    0.0 2.5e-02   1.004       0.37 3.164e-08   35.990      -70.6  -35.990   0.133  0.0062    1.0     8.00       870  0.950
  59    0.0 2.0e-02   1.040       0.38 3.3293e-08  35.990      -70.6  -35.990   0.200  0.0045    1.0     8.00       885  0.800
  60    0.0 1.9e-02   1.000       0.38 3.1559e-08  37.338      -73.3  -37.338   0.000  0.0000    1.0     8.00       900  0.950
  61    0.0 1.5e-02   0.993       0.38 3.0925e-08  37.338      -73.3  -37.338   0.067  0.0000    1.0     8.00       915  0.800
  62    0.0 1.2e-02   0.999       0.38 3.8215e-08  36.034        -72  -36.034   0.333  0.0184    1.0     8.00       930  0.800
  63    0.0 1.2e-02   1.000       0.37 3.5099e-08  35.877      -71.7  -35.877   0.133  0.0006    1.0     8.00       945  0.950
  64    0.0 9.3e-03   1.015       0.37 3.6399e-08  35.877      -71.7  -35.877   0.067  0.0000    1.0     8.00       960  0.800
  65    0.0 7.4e-03   0.983       0.37 3.2536e-08  36.466      -71.8  -36.466   0.133  0.0321    1.0     8.00       975  0.800
  66    0.0 5.9e-03   1.029       0.37 3.6915e-08  37.057      -73.6  -37.057   0.067  0.0000    1.0     8.00       990  0.800
  67    0.0 4.8e-03   0.979       0.37 3.7534e-08  37.064      -73.6  -37.064   0.133  0.0150    1.0     8.00      1005  0.800
  68    0.0 3.8e-03   0.977       0.37 3.1897e-08  36.929      -72.7  -36.929   0.067  0.0000    1.0     8.00      1020  0.800
  69    0.0 3.0e-03   0.975       0.37 3.1564e-08  36.258      -71.3  -36.258   0.200  0.0004    1.0     8.00      1035  0.800
  70    0.0 2.9e-03   0.994       0.36 2.9482e-08  36.483      -71.6  -36.483   0.067  0.0000    1.0     8.00      1050  0.950
  71    0.0 2.3e-03   0.995       0.36 3.0007e-08  36.326      -71.3  -36.326   0.067  0.0000    1.0     8.00      1065  0.800
  72    0.0 1.8e-03   0.991       0.37 2.9149e-08  36.483      -71.6  -36.483   0.133  0.0043    1.0     8.00      1080  0.800
  73    0.0 1.5e-03   1.000       0.37 3.0138e-08  35.833      -70.3  -35.833   0.000  0.0000    1.0     8.00      1095  0.800
  74    0.0 1.2e-03   1.000       0.37 3.0138e-08  35.833      -70.3  -35.833   0.000  0.0000    1.0     8.00      1110  0.800
  75    0.0 9.5e-04   1.000       0.37 3.0138e-08  35.833      -70.3  -35.833   0.000  0.0000    1.0     8.00      1125  0.800
  76    0.0 0.0e+00   1.000       0.37 3.0138e-08  35.833      -70.3  -35.833   0.000  0.0000    1.0     8.00      1140  0.800
## Placement Quench took 0.00 seconds (max_rss 448.4 MiB)

BB estimate of min-dist (placement) wire length: 252

Completed placement consistency check successfully.

Swaps called: 1148

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 35.8328 ns, Fmax: 27.9074 MHz
Placement estimated setup Worst Negative Slack (sWNS): -35.8328 ns
Placement estimated setup Total Negative Slack (sTNS): -70.3163 ns

Placement estimated setup slack histogram:
[ -3.6e-08: -3.6e-08) 1 ( 50.0%) |**************************************************
[ -3.6e-08: -3.6e-08) 0 (  0.0%) |
[ -3.6e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.5e-08) 0 (  0.0%) |
[ -3.5e-08: -3.4e-08) 1 ( 50.0%) |**************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.36744, td_cost: 3.01379e-08, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 5
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 76
Placement total # of swap attempts: 1148
	Swaps accepted:  340 (29.6 %)
	Swaps rejected:  268 (23.3 %)
	Swaps aborted :  540 (47.0 %)
Placement Quench timing analysis took 1.9e-05 seconds (1.2846e-05 STA, 6.154e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00222638 seconds (0.00154831 STA, 0.000678078 slack) (78 full updates: 78 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 78 in 0.000152228 sec
Full Max Req/Worst Slack updates 38 in 7.0537e-05 sec
Incr Max Req/Worst Slack updates 40 in 5.4463e-05 sec
Incr Criticality updates 7 in 1.4154e-05 sec
Full Criticality updates 71 in 0.000176232 sec
# Placement took 1.76 seconds (max_rss 448.4 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.00222638 seconds (0.00154831 STA, 0.000678078 slack) (78 full updates: 78 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 55.54 seconds (max_rss 448.4 MiB)
