// Seed: 2415761243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wand id_3 = 1;
  id_4(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(),
      .id_6(id_1 - id_2),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_2),
      .id_11(id_1),
      .id_12(id_1)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
