
#2553 : create_clock -name clk p:clk -period 500
# line 3 in /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc

create_clock -name {clk} [get_ports {clk}] -period {500.000}

#2557 : from library

create_clock -name {System_FB1_uC} -period {1000.000} -waveform {0.000 500.000}

#3302 : from library

create_clock [get_ports {pin_M48}] -period {1.667} -waveform {0.000 0.833} -name {hstdm_rxclk_1200_bank36_block6}

#3304 : from library

#3596 : automatically generated

create_generated_clock -name {hstdm_rxclk_1200_bank36_block6_div2} [get_pins {hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT}]
#3305 : from library

#3597 : automatically generated

create_generated_clock -name {hstdm_rxclk_1200_bank36_block6_div4} [get_pins {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O}]
#2554 : set_input_delay -max 6.00 -clock c:clk -add_delay p:rst_n
# line 11 in /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc

set_input_delay -max -clock [get_clocks {clk}] -add_delay {6.000} [get_ports {rst_n}]

#2558 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[54]}] {248.000}


#2559 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[57]}] {248.000}


#2560 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[49]}] {238.700}


#2561 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[17]}] {238.700}


#2562 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[43]}] {238.600}


#2563 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_35[35]}] {272.200}


#2564 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_27[27]}] {272.200}


#2565 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_63[63]}] {272.200}


#2566 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_47[47]}] {272.200}


#2567 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_12[12]}] {272.200}


#2568 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_15[15]}] {272.200}


#2569 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[39]}] {250.500}


#2570 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[23]}] {248.300}


#2571 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {REGWRITEMEM}] {279.100}


#2572 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[11]}] {238.100}


#2573 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[31]}] {237.400}


#2574 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[19]}] {228.300}


#2575 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[34]}] {227.600}


#2576 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_49[49]}] {272.200}


#2577 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_25[25]}] {272.200}


#2578 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[37]}] {227.600}


#2579 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[40]}] {251.900}


#2580 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[22]}] {248.300}


#2581 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[38]}] {251.900}


#2582 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[55]}] {250.200}


#2583 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[63]}] {238.700}


#2584 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[59]}] {240.200}


#2585 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[60]}] {240.200}


#2586 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {MEMWRITEMEM}] {231.100}


#2587 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[15]}] {240.100}


#2588 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[16]}] {240.100}


#2589 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[48]}] {240.100}


#2590 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[27]}] {239.500}


#2591 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[44]}] {238.700}


#2592 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[12]}] {238.700}


#2593 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[42]}] {238.700}


#2594 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[13]}] {238.700}


#2595 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[33]}] {238.600}


#2596 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[32]}] {238.600}


#2597 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[35]}] {229.500}


#2598 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[18]}] {228.800}


#2599 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[20]}] {228.800}


#2600 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[50]}] {228.800}


#2601 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_3[3]}] {272.200}


#2602 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[21]}] {228.800}


#2603 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[53]}] {228.800}


#2604 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[38]}] {373.200}


#2605 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[40]}] {373.300}


#2606 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[36]}] {373.600}


#2607 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[35]}] {373.600}


#2608 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[34]}] {373.600}


#2609 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[31]}] {373.700}


#2610 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[32]}] {373.900}


#2611 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[26]}] {374.100}


#2612 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[25]}] {374.400}


#2613 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[15]}] {374.800}


#2614 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[16]}] {375.000}


#2615 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[60]}] {368.400}


#2616 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[59]}] {369.000}


#2617 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[58]}] {369.200}


#2618 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[63]}] {358.400}


#2619 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[19]}] {373.900}


#2620 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[57]}] {369.600}


#2621 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[56]}] {369.600}


#2622 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[10]}] {374.500}


#2623 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[6]}] {374.600}


#2624 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[7]}] {374.600}


#2625 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[61]}] {368.400}


#2626 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[8]}] {374.800}


#2627 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[4]}] {375.000}


#2628 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[46]}] {238.700}


#2629 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[2]}] {375.000}


#2630 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRWB[4]}] {435.200}


#2631 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[39]}] {372.400}


#2632 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRWB[2]}] {435.200}


#2633 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[41]}] {118.700}


#2634 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRWB[3]}] {435.200}


#2635 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[12]}] {374.500}


#2636 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[1]}] {374.500}


#2637 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[58]}] {120.600}


#2638 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[24]}] {251.000}


#2639 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRWB[0]}] {435.200}


#2640 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[57]}] {120.600}


#2641 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[59]}] {120.600}


#2642 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[29]}] {237.400}


#2643 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[54]}] {120.400}


#2644 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[55]}] {120.400}


#2645 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[31]}] {118.700}


#2646 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[17]}] {374.200}


#2647 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[23]}] {118.400}


#2648 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[12]}] {117.900}


#2649 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[24]}] {372.900}


#2650 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[28]}] {239.500}


#2651 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {REGWRITEWB_0}] {429.400}


#2652 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {MEMREADMEM}] {61.500}


#2653 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[11]}] {117.800}


#2654 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[0]}] {374.600}


#2655 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[28]}] {374.100}


#2656 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[11]}] {373.700}


#2657 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[26]}] {237.400}


#2658 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[37]}] {118.700}


#2659 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[30]}] {373.700}


#2660 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[36]}] {118.700}


#2661 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[5]}] {375.000}


#2662 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[21]}] {373.900}


#2663 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[40]}] {118.700}


#2664 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[10]}] {62.000}


#2665 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[11]}] {374.500}


#2666 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {WRMEM[4]}] {67.900}


#2667 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[63]}] {357.700}


#2668 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[33]}] {118.700}


#2669 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WREX[3]}] {77.900}


#2670 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[39]}] {118.700}


#2671 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[0]}] {375.300}


#2672 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[50]}] {119.800}


#2673 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[32]}] {118.700}


#2674 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[42]}] {371.300}


#2675 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[19]}] {118.400}


#2676 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[24]}] {373.700}


#2677 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[5]}] {62.000}


#2678 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[34]}] {118.700}


#2679 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[23]}] {372.800}


#2680 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[3]}] {62.000}


#2681 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {WRMEM[0]}] {66.300}


#2682 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[26]}] {118.200}


#2683 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WREX[1]}] {77.900}


#2684 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[25]}] {373.600}


#2685 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[39]}] {373.200}


#2686 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[21]}] {118.400}


#2687 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[37]}] {373.600}


#2688 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[3]}] {374.200}


#2689 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[49]}] {119.800}


#2690 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[29]}] {374.100}


#2691 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[41]}] {371.600}


#2692 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[25]}] {251.000}


#2693 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {WRMEM[3]}] {65.400}


#2694 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[48]}] {119.800}


#2695 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[49]}] {370.500}


#2696 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[44]}] {372.000}


#2697 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[45]}] {119.300}


#2698 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[51]}] {119.800}


#2699 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[15]}] {117.800}


#2700 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[43]}] {371.300}


#2701 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[14]}] {374.800}


#2702 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[31]}] {372.900}


#2703 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[52]}] {228.800}


#2704 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[1]}] {61.800}


#2705 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[16]}] {117.800}


#2706 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[18]}] {118.400}


#2707 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[25]}] {118.200}


#2708 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[7]}] {62.000}


#2709 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[43]}] {119.300}


#2710 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[33]}] {373.900}


#2711 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[4]}] {374.200}


#2712 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[6]}] {62.000}


#2713 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_5[5]}] {272.200}


#2714 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRWB[0]}] {436.000}


#2715 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {WRMEM[2]}] {65.400}


#2716 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[23]}] {373.500}


#2717 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[14]}] {117.800}


#2718 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[50]}] {371.000}


#2719 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[4]}] {62.000}


#2720 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[2]}] {62.000}


#2721 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[13]}] {117.800}


#2722 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[47]}] {119.300}


#2723 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WREX[0]}] {77.900}


#2724 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[20]}] {118.400}


#2725 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[28]}] {118.200}


#2726 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[41]}] {249.700}


#2727 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[0]}] {61.800}


#2728 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[30]}] {118.700}


#2729 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRWB[1]}] {435.200}


#2730 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[38]}] {372.400}


#2731 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[47]}] {370.900}


#2732 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[13]}] {373.700}


#2733 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[62]}] {238.700}


#2734 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[35]}] {118.700}


#2735 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[46]}] {370.900}


#2736 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[51]}] {228.800}


#2737 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[22]}] {118.400}


#2738 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[51]}] {371.000}


#2739 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[9]}] {62.000}


#2740 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRWB[4]}] {436.000}


#2741 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[24]}] {118.200}


#2742 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[49]}] {371.300}


#2743 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[42]}] {119.300}


#2744 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[61]}] {238.600}


#2745 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[52]}] {119.800}


#2746 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[53]}] {119.800}


#2747 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[27]}] {373.300}


#2748 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {MEMREADEX}] {78.500}


#2749 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[20]}] {373.900}


#2750 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[27]}] {118.200}


#2751 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[47]}] {240.100}


#2752 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[44]}] {371.200}


#2753 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[29]}] {118.200}


#2754 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {WRMEM[1]}] {66.300}


#2755 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[9]}] {374.800}


#2756 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[48]}] {370.500}


#2757 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[30]}] {238.600}


#2758 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[53]}] {370.200}


#2759 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[46]}] {119.300}


#2760 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[51]}] {370.200}


#2761 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[17]}] {375.000}


#2762 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[52]}] {370.200}


#2763 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[55]}] {369.800}


#2764 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[62]}] {367.600}


#2765 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[35]}] {372.800}


#2766 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[54]}] {369.800}


#2767 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[17]}] {117.800}


#2768 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[21]}] {373.100}


#2769 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[2]}] {374.200}


#2770 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRWB[1]}] {436.000}


#2771 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {rst_n}] {247.400}


#2772 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRWB[2]}] {436.000}


#2773 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[58]}] {238.600}


#2774 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[53]}] {371.000}


#2775 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[7]}] {373.800}


#2776 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[19]}] {373.100}


#2777 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[41]}] {372.300}


#2778 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[6]}] {373.800}


#2779 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[59]}] {368.200}


#2780 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_60[60]}] {272.200}


#2781 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[56]}] {250.200}


#2782 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[28]}] {373.300}


#2783 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[10]}] {373.700}


#2784 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[36]}] {229.500}


#2785 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[12]}] {373.700}


#2786 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[61]}] {367.600}


#2787 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[56]}] {368.900}


#2788 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[48]}] {371.300}


#2789 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {RD2MEM_40[40]}] {272.200}


#2790 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[45]}] {238.700}


#2791 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[57]}] {368.800}


#2792 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[18]}] {373.100}


#2793 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[58]}] {368.400}


#2794 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[20]}] {373.100}


#2795 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[27]}] {374.100}


#2796 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[22]}] {373.500}


#2797 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[5]}] {374.200}


#2798 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[60]}] {367.600}


#2799 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[38]}] {118.700}


#2800 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[54]}] {370.600}


#2801 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[62]}] {366.800}


#2802 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {REGWRITEWB_0}] {430.200}


#2803 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[18]}] {373.900}


#2804 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[56]}] {120.400}


#2805 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[46]}] {371.600}


#2806 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[13]}] {374.500}


#2807 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[16]}] {374.200}


#2808 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM_aptn_s[14]}] {239.600}


#2809 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[14]}] {374.100}


#2810 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[15]}] {374.100}


#2811 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[29]}] {373.300}


#2812 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[8]}] {374.000}


#2813 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[26]}] {373.300}


#2814 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[32]}] {373.100}


#2815 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[30]}] {372.900}


#2816 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[33]}] {373.100}


#2817 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[37]}] {372.800}


#2818 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[34]}] {372.800}


#2819 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[8]}] {62.000}


#2820 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {ALUOUTMEM[44]}] {119.300}


#2821 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[36]}] {372.800}


#2822 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[40]}] {372.600}


#2823 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRWB[3]}] {436.000}


#2824 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[45]}] {372.100}


#2825 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[43]}] {372.100}


#2826 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[42]}] {372.100}


#2827 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[45]}] {371.300}


#2828 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[47]}] {371.600}


#2829 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[22]}] {372.800}


#2830 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[9]}] {374.000}


#2831 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[52]}] {371.000}


#2832 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[1]}] {375.300}


#2833 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] -from [get_ports {WRITEDATAWB[50]}] {370.200}


#2834 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[55]}] {370.600}


#2835 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WREX[2]}] {77.900}


#2836 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {WRITEDATAWB[3]}] {375.000}


#2837 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {251.400}


#2838 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[1]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {201.200}


#2839 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[2]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {201.200}


#2840 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {REGWRITEWB_0}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {195.400}


#2841 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[4]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {201.200}


#2842 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[3]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {201.200}


#2843 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[0]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {201.200}


#2844 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[*]}] {139.100}


#2845 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.FF.data_in[*]}] {239.800}


#2846 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[*]}] {239.800}


#2847 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[*]}] {239.800}


#2848 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[*]}] {239.800}


#2849 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[*]}] {239.800}


#2850 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[*]}] {240.400}


#2851 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[*]}] {240.400}


#2852 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[*]}] {240.400}


#2853 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[*]}] {240.400}


#2854 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[*]}] {239.900}


#2855 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[*]}] {239.900}


#2856 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[*]}] {239.900}


#2857 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[*]}] {239.900}


#2858 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.400}


#2859 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.600}


#2860 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.500}


#2861 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.700}


#2862 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {358.200}


#2863 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {357.400}


#2864 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {358.500}


#2865 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {357.700}


#2866 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {358.800}


#2867 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {358.000}


#2868 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {365.000}


#2869 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {364.200}


#2870 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.500}


#2871 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.700}


#2872 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.600}


#2873 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.800}


#2874 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.900}


#2875 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {362.100}


#2876 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {355.500}


#2878 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]}] -rise_to [get_clocks -include_generated_clocks {clk}] {237.600}


#2880 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[2] cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[1] cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[0]}] -rise_to [get_clocks -include_generated_clocks {clk}] {356.300}


#2881 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_2/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.800}


#2882 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_2/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {362.000}


#2883 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {349.900}


#2884 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {349.100}


#2885 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.600}


#2886 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.800}


#2887 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.700}


#2888 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.900}


#2889 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.000}


#2890 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.200}


#2891 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.100}


#2892 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.400}


#2893 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {365.000}


#2894 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {364.200}


#2895 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.300}


#2896 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.500}


#2897 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.100}


#2898 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.400}


#2899 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.300}


#2900 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.500}


#2901 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {409.300}


#2902 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {408.500}


#2903 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {350.100}


#2904 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_1/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {349.400}


#2905 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {359.900}


#2906 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.100}


#2907 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.400}


#2908 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.600}


#2909 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {358.300}


#2910 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {357.500}


#2911 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {359.500}


#2912 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {358.700}


#2913 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {358.200}


#2914 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {357.400}


#2915 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {359.400}


#2916 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {358.600}


#2917 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.700}


#2918 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.900}


#2919 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.800}


#2920 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.000}


#2921 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_0/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {359.800}


#2922 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_0/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.000}


#2923 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.300}


#2924 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_1/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.500}


#2925 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {409.600}


#2927 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[3] cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[2]}] -rise_to [get_clocks -include_generated_clocks {clk}] {235.200}


#2929 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[1] cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[0]}] -rise_to [get_clocks -include_generated_clocks {clk}] {410.400}


#2930 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {409.300}


#2931 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_3/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {408.500}


#2932 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.100}


#2933 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_4/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.300}


#2934 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.200}


#2935 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_5/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.400}


#2936 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.600}


#2937 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_6/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.800}


#2938 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {360.700}


#2939 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_7/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {359.900}


#2940 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.900}


#2941 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_8/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.100}


#2942 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {362.000}


#2943 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {361.300}


#2944 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.500}


#2945 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_10/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.700}


#2946 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {clk}] {361.600}


#2947 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_11/rx_core.data_out.data_out[*]}] -rise_to [get_clocks -include_generated_clocks {System_FB1_uC}] {360.800}


#2948 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_3/rx_core.data_out.data_out[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {160.700}


#2949 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {161.800}


#2950 : from library

set_max_delay -datapath_only -high_priority -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] {160.700}


#2953 : from library

set_output_delay -clock [get_clocks {System_FB1_uC}] {0.000} [get_ports {ALUOUTEX[62]}]

#2954 : from library

set_output_delay -clock [get_clocks {System_FB1_uC}] {0.000} [get_ports {ALUOUTEX[63]}]

#3271 : from library

set_false_path -from [get_cells {hstdm_controller/txrst}]


#3272 : from library

set_false_path -from [get_cells {hstdm_controller/txctrl_out[*]}]


#3273 : from library

set_false_path -from [get_cells {hstdm_controller/rxrst}]


#3274 : from library

set_false_path -from [get_cells {hstdm_controller/rxctrl}]


#3275 : from library

set_false_path -from [get_cells {hstdm_controller/hstdm_ctrl_inst.self_test_start_rx_out[*]}]


#3276 : from library

set_false_path -from [get_cells {hstdm_controller/hstdm_reset}]


#3277 : from library

set_false_path -from [get_cells {hstdm_controller/training_done}]


#3278 : from library

set_false_path -to [get_cells {hstdm_controller/hstdm_status[*]}]


#3280 : from library

set_false_path -from [get_cells {hstdm_clkgeninst/SIMULATION}]


#3281 : from library

set_false_path -from [get_cells {hstdm_clkgeninst/SIMULATION_DISABLE_TRAINING}]


#3285 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank36/BSC_RST}]


#3286 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank36/BS_RST}]


#3290 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank60/BSC_RST}]


#3291 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank60/BS_RST}]


#3295 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank69/BSC_RST}]


#3296 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank69/BS_RST}]


#3300 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank71/BSC_RST}]


#3301 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank71/BS_RST}]


#3321 : from library

set_max_delay {8.000} -from [get_cells {hstdm_trainer_6/tdata[*]}]


#3322 : from library

set_max_delay {8.000} -from [get_cells {hstdm_trainer_6/tdatardy_out}]


#3325 : from library

set_false_path -to [get_cells {hstdm_trainer_6/req_done_ff1}]


#3326 : from library

set_false_path -from [get_cells {hstdm_trainer_6/train_word}]


#3327 : from library

set_false_path -from [get_cells {hstdm_trainer_6/flags_out[*]}]


#3329 : from library

set_max_delay {5.000} -datapath_only -from [get_cells {hstdm_training_monitor_6/ssc_detector.clkin_div}] -to [get_cells {hstdm_training_monitor_6/ssc_detector.clkin_div_sync2}]


#3332 : from library

set_false_path -from [get_cells {hstdm_training_monitor_6/flag_ssc}]


#3333 : from library

set_false_path -from [get_cells {hstdm_training_monitor_6/flag_ssc_start}]


#3334 : from library

set_false_path -from [get_cells {hstdm_training_monitor_6/training_disabled}]


#3335 : from library

set_false_path -from [get_cells {hstdm_training_monitor_6/hold_done_flag}]


#3337 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_9/flags_out[*]}]


#3340 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_8/flags_out[*]}]


#3343 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_11/flags_out[*]}]


#3346 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_10/flags_out[*]}]


#3349 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_5/flags_out[*]}]


#3352 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_4/flags_out[*]}]


#3355 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_7/flags_out[*]}]


#3358 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_6/flags_out[*]}]


#3361 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_1/flags_out[*]}]


#3364 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_0/flags_out[*]}]


#3367 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_9/flags_out[*]}]


#3370 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_8/flags_out[*]}]


#3373 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_11/flags_out[*]}]


#3376 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_10/flags_out[*]}]


#3379 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_5/flags_out[*]}]


#3382 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_4/flags_out[*]}]


#3385 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_7/flags_out[*]}]


#3388 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_6/flags_out[*]}]


#3391 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_1/flags_out[*]}]


#3394 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_C_0/flags_out[*]}]


#3397 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_3/flags_out[*]}]


#3400 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_D_2/flags_out[*]}]


#3403 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_3/flags_out[*]}]


#3406 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_2/flags_out[*]}]


#3409 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_3/flags_out[*]}]


#3412 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_2/flags_out[*]}]


#3415 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_7/flags_out[*]}]


#3418 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_6/flags_out[*]}]


#3421 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_5/flags_out[*]}]


#3424 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_4/flags_out[*]}]


#3427 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_11/flags_out[*]}]


#3430 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_10/flags_out[*]}]


#3433 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_9/flags_out[*]}]


#3436 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_B_8/flags_out[*]}]


#3439 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_7/flags_out[*]}]


#3442 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_6/flags_out[*]}]


#3445 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_5/flags_out[*]}]


#3448 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_4/flags_out[*]}]


#3451 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_11/flags_out[*]}]


#3454 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_10/flags_out[*]}]


#3457 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_9/flags_out[*]}]


#3460 : from library

set_false_path -from [get_cells {cpm_rcv_HSTDM_4_FB1_B2_A_8/flags_out[*]}]


#3463 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data}] {1}


#3467 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data}] {1}


#3471 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data}] {1}


#3475 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data}] {1}


#3479 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data}] {1}


#3483 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data}] {1}


#3487 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data}] {1}


#3491 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data}] {1}


#3495 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data}] {1}


#3499 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data}] {1}


#3503 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data}] {1}


#3507 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data}] {1}


#3511 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data}] {1}


#3515 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.bitslice_tx_data}] {1}


#3519 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data}] {1}


#3522 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_9}]


#3523 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_8}]


#3524 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_11}]


#3525 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_10}]


#3526 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_5}]


#3527 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_4}]


#3528 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_7}]


#3529 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_6}]


#3530 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_1}]


#3531 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_0}]


#3532 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_9}]


#3533 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_8}]


#3534 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_11}]


#3535 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_10}]


#3536 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_5}]


#3537 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_4}]


#3538 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_7}]


#3539 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_6}]


#3540 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_1}]


#3541 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_C_0}]


#3542 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_3}]


#3543 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_D_2}]


#3544 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_3}]


#3545 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_2}]


#3546 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_3}]


#3547 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_2}]


#3548 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_7}]


#3549 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_6}]


#3550 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_5}]


#3551 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_4}]


#3552 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_11}]


#3553 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_10}]


#3554 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_9}]


#3555 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_B_8}]


#3556 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_7}]


#3557 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_6}]


#3558 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_5}]


#3559 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_4}]


#3560 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_11}]


#3561 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_10}]


#3562 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_9}]


#3563 : from library

set_false_path -from [get_ports {cpm_r_HSTDM_4_FB1_B2_A_8}]


#3564 : from library

set_false_path -to [get_ports {pin_P50}]


#3565 : from library

set_false_path -to [get_ports {pin_N50}]


#3566 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]


#3567 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]


#3568 : from library

set_false_path -to [get_ports {pin_H39}]


#3569 : from library

set_false_path -to [get_ports {pin_G39}]


#3570 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_18}]


#3571 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_18}]


#3572 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_17}]


#3573 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_17}]


#3574 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_7}]


#3575 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_7}]


#3576 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_8}]


#3577 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_8}]


#3578 : from library

set_false_path -to [get_ports {pin_J31}]


#3579 : from library

set_false_path -to [get_ports {pin_H31}]


#3580 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]


#3581 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]


#3582 : from library

set_false_path -to [get_ports {pin_BP13}]


#3583 : from library

set_false_path -to [get_ports {pin_BR13}]


#3584 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]


#3585 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]


#3586 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]

group_path -name {hstdm_rxclk_1200_bank36_block6} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank71_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank71_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank36_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank36_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank60_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank60_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank69_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank69_div2} -weight 2 -quiet
group_path -name {hstdm_rxclk_1200_bank36_block6_div2} -weight 2 -quiet
group_path -name {hstdm_rxclk_1200_bank36_block6_div4} -weight 2 -quiet

set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ack_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ready_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ack_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ready_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/reset_gen_inst.ar_hstdm_reset.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/reset_gen_inst.ar_hstdm_reset.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/ar_infopipe_reset.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/ar_infopipe_reset.R0}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgeninst/SIMULATION}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgeninst/SIMULATION_DISABLE_TRAINING}]
set_property CLOCK_REGION X0Y17 [get_cells {hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank36/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank36/ar_locked.R0}]
set_property CLOCK_REGION X7Y1 [get_cells {hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank60/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank60/ar_locked.R0}]
set_property CLOCK_REGION X7Y10 [get_cells {hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank69/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank69/ar_locked.R0}]
set_property CLOCK_REGION X7Y12 [get_cells {hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank71/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank71/ar_locked.R0}]
set_property LOC BUFGCE_DIV_X0Y68 [get_cells {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg}]
set_property CLOCK_REGION X0Y17 [get_cells {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg}]
set_property CLOCK_REGION X0Y17 [get_cells {hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_trainer_6/req_done_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_trainer_6/req_done_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_trainer_6/ar_train_latched.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_trainer_6/ar_train_latched.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ssc_detector.clkin_div_sync1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ssc_detector.clkin_div_sync}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ssc_detector.clkin_div_sync2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/tdatardy_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/tdatardy_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ar_ssc_start.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ar_ssc_start.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ar_infop_reset.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_training_monitor_6/ar_infop_reset.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_1/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_18/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_18/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_DI3_P_8/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_1/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_C2_D_2/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_memory/ar_infopipe_reset.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_memory/ar_infopipe_reset.R1}]
set_property DONT_TOUCH TRUE [get_cells {clk_ibufgds}]
# IOSTANDARD on PAD clk_ibufgds will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU38 [get_cells {DBG_DOUT_7_obuf}]
# IOSTANDARD on PAD DBG_DOUT_7_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV38 [get_cells {DBG_DOUT_6_obuf}]
# IOSTANDARD on PAD DBG_DOUT_6_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU36 [get_cells {DBG_DOUT_5_obuf}]
# IOSTANDARD on PAD DBG_DOUT_5_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV36 [get_cells {DBG_DOUT_4_obuf}]
# IOSTANDARD on PAD DBG_DOUT_4_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR37 [get_cells {DBG_DOUT_3_obuf}]
# IOSTANDARD on PAD DBG_DOUT_3_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR38 [get_cells {DBG_DOUT_2_obuf}]
# IOSTANDARD on PAD DBG_DOUT_2_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA34 [get_cells {DBG_DOUT_1_obuf}]
# IOSTANDARD on PAD DBG_DOUT_1_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA35 [get_cells {DBG_DOUT_0_obuf}]
# IOSTANDARD on PAD DBG_DOUT_0_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC35 [get_cells {MNGLINK_TX_obuf}]
# IOSTANDARD on PAD MNGLINK_TX_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT36 [get_cells {DUMMY_GSR_PORT_obuf}]
# IOSTANDARD on PAD DUMMY_GSR_PORT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB37 [get_cells {DUMMY_PORT_obuf}]
# IOSTANDARD on PAD DUMMY_PORT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR39 [get_cells {AFPGA_LOCK_CDi_O_obuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CDi_O_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY35 [get_cells {AFPGA_GLNK_OUT_obuf}]
# IOSTANDARD on PAD AFPGA_GLNK_OUT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB34 [get_cells {UMR3_SIB_LINK_OUT_obuf[1]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_OUT_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC34 [get_cells {UMR3_SIB_LINK_OUT_obuf[0]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_OUT_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL16 [get_cells {RD2MEM_63_obuf[63]}]
# IOSTANDARD on PAD RD2MEM_63_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM16 [get_cells {RD2MEM_60_obuf[60]}]
# IOSTANDARD on PAD RD2MEM_60_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH18 [get_cells {RD2MEM_49_obuf[49]}]
# IOSTANDARD on PAD RD2MEM_49_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ18 [get_cells {RD2MEM_47_obuf[47]}]
# IOSTANDARD on PAD RD2MEM_47_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH16 [get_cells {RD2MEM_40_obuf[40]}]
# IOSTANDARD on PAD RD2MEM_40_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ16 [get_cells {RD2MEM_35_obuf[35]}]
# IOSTANDARD on PAD RD2MEM_35_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH15 [get_cells {RD2MEM_27_obuf[27]}]
# IOSTANDARD on PAD RD2MEM_27_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ15 [get_cells {RD2MEM_25_obuf[25]}]
# IOSTANDARD on PAD RD2MEM_25_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK15 [get_cells {RD2MEM_15_obuf[15]}]
# IOSTANDARD on PAD RD2MEM_15_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK14 [get_cells {RD2MEM_12_obuf[12]}]
# IOSTANDARD on PAD RD2MEM_12_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ13 [get_cells {RD2MEM_5_obuf[5]}]
# IOSTANDARD on PAD RD2MEM_5_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK13 [get_cells {RD2MEM_3_obuf[3]}]
# IOSTANDARD on PAD RD2MEM_3_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L40 [get_cells {ALUOUTMEM_obuf[0]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T37 [get_cells {ALUOUTMEM_obuf[1]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K37 [get_cells {ALUOUTMEM_obuf[2]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M38 [get_cells {ALUOUTMEM_obuf[3]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M37 [get_cells {ALUOUTMEM_obuf[4]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L37 [get_cells {ALUOUTMEM_obuf[5]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC15 [get_cells {ALUOUTMEM_obuf[6]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB14 [get_cells {ALUOUTMEM_obuf[7]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA14 [get_cells {ALUOUTMEM_obuf[8]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB16 [get_cells {ALUOUTMEM_obuf[9]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB17 [get_cells {ALUOUTMEM_obuf[10]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H46 [get_cells {ALUOUTMEM_obuf[11]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T50 [get_cells {ALUOUTMEM_obuf[12]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C55 [get_cells {ALUOUTMEM_obuf[13]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D55 [get_cells {ALUOUTMEM_obuf[14]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A52 [get_cells {ALUOUTMEM_obuf[15]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B52 [get_cells {ALUOUTMEM_obuf[16]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C54 [get_cells {ALUOUTMEM_obuf[17]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C53 [get_cells {ALUOUTMEM_obuf[18]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A55 [get_cells {ALUOUTMEM_obuf[19]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A54 [get_cells {ALUOUTMEM_obuf[20]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E55 [get_cells {ALUOUTMEM_obuf[21]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F55 [get_cells {ALUOUTMEM_obuf[22]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B54 [get_cells {ALUOUTMEM_obuf[23]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B53 [get_cells {ALUOUTMEM_obuf[24]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G54 [get_cells {ALUOUTMEM_obuf[25]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H54 [get_cells {ALUOUTMEM_obuf[26]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D53 [get_cells {ALUOUTMEM_obuf[27]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D52 [get_cells {ALUOUTMEM_obuf[28]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H55 [get_cells {ALUOUTMEM_obuf[29]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J55 [get_cells {ALUOUTMEM_obuf[30]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F52 [get_cells {ALUOUTMEM_obuf[31]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G52 [get_cells {ALUOUTMEM_obuf[32]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E54 [get_cells {ALUOUTMEM_obuf[33]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F54 [get_cells {ALUOUTMEM_obuf[34]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G53 [get_cells {ALUOUTMEM_obuf[35]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H53 [get_cells {ALUOUTMEM_obuf[36]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J57 [get_cells {ALUOUTMEM_obuf[37]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J56 [get_cells {ALUOUTMEM_obuf[38]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C56 [get_cells {ALUOUTMEM_obuf[39]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D56 [get_cells {ALUOUTMEM_obuf[40]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G56 [get_cells {ALUOUTMEM_obuf[41]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H56 [get_cells {ALUOUTMEM_obuf[42]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H58 [get_cells {ALUOUTMEM_obuf[43]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J58 [get_cells {ALUOUTMEM_obuf[44]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F57 [get_cells {ALUOUTMEM_obuf[45]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F56 [get_cells {ALUOUTMEM_obuf[46]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G58 [get_cells {ALUOUTMEM_obuf[47]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G57 [get_cells {ALUOUTMEM_obuf[48]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D58 [get_cells {ALUOUTMEM_obuf[49]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D57 [get_cells {ALUOUTMEM_obuf[50]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C59 [get_cells {ALUOUTMEM_obuf[51]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C58 [get_cells {ALUOUTMEM_obuf[52]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A56 [get_cells {ALUOUTMEM_obuf[53]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B56 [get_cells {ALUOUTMEM_obuf[54]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A59 [get_cells {ALUOUTMEM_obuf[55]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B59 [get_cells {ALUOUTMEM_obuf[56]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E58 [get_cells {ALUOUTMEM_obuf[57]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E57 [get_cells {ALUOUTMEM_obuf[58]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B58 [get_cells {ALUOUTMEM_obuf[59]}]
# IOSTANDARD on PAD ALUOUTMEM_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK18 [get_cells {ALUOUTMEM_aptn_s_obuf[63]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN16 [get_cells {ALUOUTMEM_aptn_s_obuf[62]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A35 [get_cells {ALUOUTMEM_aptn_s_obuf[61]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG13 [get_cells {ALUOUTMEM_aptn_s_obuf[60]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH13 [get_cells {ALUOUTMEM_aptn_s_obuf[59]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A37 [get_cells {ALUOUTMEM_aptn_s_obuf[58]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B34 [get_cells {ALUOUTMEM_aptn_s_obuf[57]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD13 [get_cells {ALUOUTMEM_aptn_s_obuf[56]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE13 [get_cells {ALUOUTMEM_aptn_s_obuf[55]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A36 [get_cells {ALUOUTMEM_aptn_s_obuf[54]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC16 [get_cells {ALUOUTMEM_aptn_s_obuf[53]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD16 [get_cells {ALUOUTMEM_aptn_s_obuf[52]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H36 [get_cells {ALUOUTMEM_aptn_s_obuf[51]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG18 [get_cells {ALUOUTMEM_aptn_s_obuf[50]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E34 [get_cells {ALUOUTMEM_aptn_s_obuf[49]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG17 [get_cells {ALUOUTMEM_aptn_s_obuf[48]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF17 [get_cells {ALUOUTMEM_aptn_s_obuf[47]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F37 [get_cells {ALUOUTMEM_aptn_s_obuf[46]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG16 [get_cells {ALUOUTMEM_aptn_s_obuf[45]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF19 [get_cells {ALUOUTMEM_aptn_s_obuf[44]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G38 [get_cells {ALUOUTMEM_aptn_s_obuf[43]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG19 [get_cells {ALUOUTMEM_aptn_s_obuf[42]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A34 [get_cells {ALUOUTMEM_aptn_s_obuf[41]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE19 [get_cells {ALUOUTMEM_aptn_s_obuf[40]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D27 [get_cells {ALUOUTMEM_aptn_s_obuf[39]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE18 [get_cells {ALUOUTMEM_aptn_s_obuf[38]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A27 [get_cells {ALUOUTMEM_aptn_s_obuf[37]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW17 [get_cells {ALUOUTMEM_aptn_s_obuf[36]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY17 [get_cells {ALUOUTMEM_aptn_s_obuf[35]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C29 [get_cells {ALUOUTMEM_aptn_s_obuf[34]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AT16 [get_cells {ALUOUTMEM_aptn_s_obuf[33]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AT15 [get_cells {ALUOUTMEM_aptn_s_obuf[32]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A29 [get_cells {ALUOUTMEM_aptn_s_obuf[31]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AU17 [get_cells {ALUOUTMEM_aptn_s_obuf[30]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D30 [get_cells {ALUOUTMEM_aptn_s_obuf[29]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AU16 [get_cells {ALUOUTMEM_aptn_s_obuf[28]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AV16 [get_cells {ALUOUTMEM_aptn_s_obuf[27]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B28 [get_cells {ALUOUTMEM_aptn_s_obuf[26]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AV15 [get_cells {ALUOUTMEM_aptn_s_obuf[25]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY14 [get_cells {ALUOUTMEM_aptn_s_obuf[24]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A31 [get_cells {ALUOUTMEM_aptn_s_obuf[23]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C33 [get_cells {ALUOUTMEM_aptn_s_obuf[22]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY13 [get_cells {ALUOUTMEM_aptn_s_obuf[21]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW16 [get_cells {ALUOUTMEM_aptn_s_obuf[20]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B31 [get_cells {ALUOUTMEM_aptn_s_obuf[19]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW15 [get_cells {ALUOUTMEM_aptn_s_obuf[18]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B32 [get_cells {ALUOUTMEM_aptn_s_obuf[17]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA17 [get_cells {ALUOUTMEM_aptn_s_obuf[16]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA16 [get_cells {ALUOUTMEM_aptn_s_obuf[15]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D28 [get_cells {ALUOUTMEM_aptn_s_obuf[14]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY15 [get_cells {ALUOUTMEM_aptn_s_obuf[13]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA15 [get_cells {ALUOUTMEM_aptn_s_obuf[12]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B27 [get_cells {ALUOUTMEM_aptn_s_obuf[11]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_s_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE14 [get_cells {MEMWRITEMEM_obuf}]
# IOSTANDARD on PAD MEMWRITEMEM_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF14 [get_cells {MEMREADMEM_obuf}]
# IOSTANDARD on PAD MEMREADMEM_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF16 [get_cells {WRMEM_obuf[4]}]
# IOSTANDARD on PAD WRMEM_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF15 [get_cells {WRMEM_obuf[3]}]
# IOSTANDARD on PAD WRMEM_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD15 [get_cells {WRMEM_obuf[2]}]
# IOSTANDARD on PAD WRMEM_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE15 [get_cells {WRMEM_obuf[1]}]
# IOSTANDARD on PAD WRMEM_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG14 [get_cells {WRMEM_obuf[0]}]
# IOSTANDARD on PAD WRMEM_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH14 [get_cells {REGWRITEMEM_obuf}]
# IOSTANDARD on PAD REGWRITEMEM_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK44 [get_cells {ALUOUTEX_obuf[63]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL44 [get_cells {ALUOUTEX_obuf[62]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW43 [get_cells {ALUOUTEX_obuf[61]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG41 [get_cells {ALUOUTEX_obuf[60]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY43 [get_cells {ALUOUTEX_obuf[59]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW55 [get_cells {ALUOUTEX_obuf[58]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG42 [get_cells {ALUOUTEX_obuf[57]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE44 [get_cells {ALUOUTEX_obuf[56]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY55 [get_cells {ALUOUTEX_obuf[55]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF44 [get_cells {ALUOUTEX_obuf[54]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA31 [get_cells {ALUOUTEX_obuf[53]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV50 [get_cells {ALUOUTEX_obuf[52]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG43 [get_cells {ALUOUTEX_obuf[51]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU43 [get_cells {ALUOUTEX_obuf[50]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH43 [get_cells {ALUOUTEX_obuf[49]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV43 [get_cells {ALUOUTEX_obuf[48]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV45 [get_cells {ALUOUTEX_obuf[47]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE42 [get_cells {ALUOUTEX_obuf[46]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW50 [get_cells {ALUOUTEX_obuf[45]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE43 [get_cells {ALUOUTEX_obuf[44]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG44 [get_cells {ALUOUTEX_obuf[43]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV46 [get_cells {ALUOUTEX_obuf[42]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA30 [get_cells {ALUOUTEX_obuf[41]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT42 [get_cells {ALUOUTEX_obuf[40]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU42 [get_cells {ALUOUTEX_obuf[39]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW33 [get_cells {ALUOUTEX_obuf[38]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH44 [get_cells {ALUOUTEX_obuf[37]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW52 [get_cells {ALUOUTEX_obuf[36]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW32 [get_cells {ALUOUTEX_obuf[35]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW53 [get_cells {ALUOUTEX_obuf[34]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW31 [get_cells {ALUOUTEX_obuf[33]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU44 [get_cells {ALUOUTEX_obuf[32]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW30 [get_cells {ALUOUTEX_obuf[31]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU51 [get_cells {ALUOUTEX_obuf[30]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU52 [get_cells {ALUOUTEX_obuf[29]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV44 [get_cells {ALUOUTEX_obuf[28]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT54 [get_cells {ALUOUTEX_obuf[27]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY34 [get_cells {ALUOUTEX_obuf[26]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU54 [get_cells {ALUOUTEX_obuf[25]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH41 [get_cells {ALUOUTEX_obuf[24]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ43 [get_cells {ALUOUTEX_obuf[23]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK43 [get_cells {ALUOUTEX_obuf[22]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ45 [get_cells {ALUOUTEX_obuf[21]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK45 [get_cells {ALUOUTEX_obuf[20]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK42 [get_cells {ALUOUTEX_obuf[19]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR44 [get_cells {ALUOUTEX_obuf[18]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT44 [get_cells {ALUOUTEX_obuf[17]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV53 [get_cells {ALUOUTEX_obuf[16]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY33 [get_cells {ALUOUTEX_obuf[15]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT45 [get_cells {ALUOUTEX_obuf[14]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY44 [get_cells {ALUOUTEX_obuf[13]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV54 [get_cells {ALUOUTEX_obuf[12]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA44 [get_cells {ALUOUTEX_obuf[11]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB44 [get_cells {ALUOUTEX_obuf[10]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL42 [get_cells {ALUOUTEX_obuf[9]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC45 [get_cells {ALUOUTEX_obuf[8]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU53 [get_cells {ALUOUTEX_obuf[7]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB42 [get_cells {ALUOUTEX_obuf[6]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV31 [get_cells {ALUOUTEX_obuf[5]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV30 [get_cells {ALUOUTEX_obuf[4]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB43 [get_cells {ALUOUTEX_obuf[3]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ46 [get_cells {ALUOUTEX_obuf[2]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ47 [get_cells {ALUOUTEX_obuf[1]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV34 [get_cells {ALUOUTEX_obuf[0]}]
# IOSTANDARD on PAD ALUOUTEX_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC36 [get_cells {MNGLINK_RX_ibuf}]
# IOSTANDARD on PAD MNGLINK_RX_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC40 [get_cells {REF_RESET_ibuf}]
# IOSTANDARD on PAD REF_RESET_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV41 [get_cells {AFPGA_LOCK_CE_I_ibuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CE_I_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR40 [get_cells {AFPGA_LOCK_CLK_I_ibuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CLK_I_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW38 [get_cells {AFPGA_LOCK_CDO_GLNK_I_ibuf[0]}]
# IOSTANDARD on PAD AFPGA_LOCK_CDO_GLNK_I_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA41 [get_cells {UMR3_SIB_LINK_IN_ibuf[1]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_IN_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB41 [get_cells {UMR3_SIB_LINK_IN_ibuf[0]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_IN_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB13 [get_cells {WREX_ibuf[0]}]
# IOSTANDARD on PAD WREX_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC14 [get_cells {WREX_ibuf[1]}]
# IOSTANDARD on PAD WREX_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE17 [get_cells {WREX_ibuf[2]}]
# IOSTANDARD on PAD WREX_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD17 [get_cells {WREX_ibuf[3]}]
# IOSTANDARD on PAD WREX_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L39 [get_cells {MEMREADEX_ibuf}]
# IOSTANDARD on PAD MEMREADEX_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN15 [get_cells {WRWB_ibuf[4]}]
# IOSTANDARD on PAD WRWB_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL15 [get_cells {WRWB_ibuf[3]}]
# IOSTANDARD on PAD WRWB_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL14 [get_cells {WRWB_ibuf[2]}]
# IOSTANDARD on PAD WRWB_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN14 [get_cells {WRWB_ibuf[1]}]
# IOSTANDARD on PAD WRWB_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN13 [get_cells {WRWB_ibuf[0]}]
# IOSTANDARD on PAD WRWB_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC13 [get_cells {REGWRITEWB_0_ibuf}]
# IOSTANDARD on PAD REGWRITEWB_0_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL17 [get_cells {WRITEDATAWB_ibuf[63]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM17 [get_cells {WRITEDATAWB_ibuf[62]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM14 [get_cells {WRITEDATAWB_ibuf[61]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM13 [get_cells {WRITEDATAWB_ibuf[60]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ17 [get_cells {WRITEDATAWB_ibuf[59]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK17 [get_cells {WRITEDATAWB_ibuf[58]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT15 [get_cells {WRITEDATAWB_ibuf[57]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT14 [get_cells {WRITEDATAWB_ibuf[56]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP17 [get_cells {WRITEDATAWB_ibuf[55]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR17 [get_cells {WRITEDATAWB_ibuf[54]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT16 [get_cells {WRITEDATAWB_ibuf[53]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU16 [get_cells {WRITEDATAWB_ibuf[52]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR15 [get_cells {WRITEDATAWB_ibuf[51]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR14 [get_cells {WRITEDATAWB_ibuf[50]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT17 [get_cells {WRITEDATAWB_ibuf[49]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU17 [get_cells {WRITEDATAWB_ibuf[48]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV14 [get_cells {WRITEDATAWB_ibuf[47]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV13 [get_cells {WRITEDATAWB_ibuf[46]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU18 [get_cells {WRITEDATAWB_ibuf[45]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV18 [get_cells {WRITEDATAWB_ibuf[44]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV16 [get_cells {WRITEDATAWB_ibuf[43]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV15 [get_cells {WRITEDATAWB_ibuf[42]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR18 [get_cells {WRITEDATAWB_ibuf[41]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B37 [get_cells {WRITEDATAWB_ibuf[40]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C34 [get_cells {WRITEDATAWB_ibuf[39]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B36 [get_cells {WRITEDATAWB_ibuf[38]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H35 [get_cells {WRITEDATAWB_ibuf[37]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F34 [get_cells {WRITEDATAWB_ibuf[36]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G37 [get_cells {WRITEDATAWB_ibuf[35]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H38 [get_cells {WRITEDATAWB_ibuf[34]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D37 [get_cells {WRITEDATAWB_ibuf[33]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E37 [get_cells {WRITEDATAWB_ibuf[32]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F39 [get_cells {WRITEDATAWB_ibuf[31]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K40 [get_cells {WRITEDATAWB_ibuf[30]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J38 [get_cells {WRITEDATAWB_ibuf[29]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H40 [get_cells {WRITEDATAWB_ibuf[28]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K39 [get_cells {WRITEDATAWB_ibuf[27]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J37 [get_cells {WRITEDATAWB_ibuf[26]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J40 [get_cells {WRITEDATAWB_ibuf[25]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C30 [get_cells {WRITEDATAWB_ibuf[24]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A30 [get_cells {WRITEDATAWB_ibuf[23]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E30 [get_cells {WRITEDATAWB_ibuf[22]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B29 [get_cells {WRITEDATAWB_ibuf[21]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A32 [get_cells {WRITEDATAWB_ibuf[20]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D33 [get_cells {WRITEDATAWB_ibuf[19]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C31 [get_cells {WRITEDATAWB_ibuf[18]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B33 [get_cells {WRITEDATAWB_ibuf[17]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E33 [get_cells {WRITEDATAWB_ibuf[16]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K29 [get_cells {WRITEDATAWB_ibuf[15]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K28 [get_cells {WRITEDATAWB_ibuf[14]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E27 [get_cells {WRITEDATAWB_ibuf[13]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J27 [get_cells {WRITEDATAWB_ibuf[12]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E29 [get_cells {WRITEDATAWB_ibuf[11]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H28 [get_cells {WRITEDATAWB_ibuf[10]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F27 [get_cells {WRITEDATAWB_ibuf[9]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G28 [get_cells {WRITEDATAWB_ibuf[8]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H30 [get_cells {WRITEDATAWB_ibuf[7]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E28 [get_cells {WRITEDATAWB_ibuf[6]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J28 [get_cells {WRITEDATAWB_ibuf[5]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F29 [get_cells {WRITEDATAWB_ibuf[4]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H29 [get_cells {WRITEDATAWB_ibuf[3]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G27 [get_cells {WRITEDATAWB_ibuf[2]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G29 [get_cells {WRITEDATAWB_ibuf[1]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J30 [get_cells {WRITEDATAWB_ibuf[0]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV55 [get_cells {Addr_ibuf[1]}]
# IOSTANDARD on PAD Addr_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC43 [get_cells {Addr_ibuf[0]}]
# IOSTANDARD on PAD Addr_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B57 [get_cells {rst_n_ibuf}]
# IOSTANDARD on PAD rst_n_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU14 [get_cells {obuf_cpm_s_HSTDM_4_FB1_C2_D_2}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_C2_D_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU13 [get_cells {obuf_cpm_s_HSTDM_4_FB1_C2_D_3}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_C2_D_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN18 [get_cells {obuf_cpm_s_HSTDM_4_FB1_C2_C_6}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_C2_C_6 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP16 [get_cells {obuf_cpm_s_HSTDM_4_FB1_C2_C_0}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_C2_C_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP15 [get_cells {obuf_cpm_s_HSTDM_4_FB1_C2_C_1}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_C2_C_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_DI3_P_8}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_DI3_P_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J32 [get_cells {obuf_cpm_s_HSTDM_4_FB1_DI3_N_8}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_DI3_N_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_DI3_P_7}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_DI3_P_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_DI3_N_7}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_DI3_N_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J35 [get_cells {obuf_cpm_s_HSTDM_4_FB1_CI1_P_17}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_CI1_P_17 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J36 [get_cells {obuf_cpm_s_HSTDM_4_FB1_CI1_N_17}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_CI1_N_17 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H34 [get_cells {obuf_cpm_s_HSTDM_4_FB1_CI1_P_18}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_CI1_P_18 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G34 [get_cells {obuf_cpm_s_HSTDM_4_FB1_CI1_N_18}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_CI1_N_18 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC V46 [get_cells {obuf_cpm_s_HSTDM_4_FB1_B2_A_0}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_B2_A_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC U46 [get_cells {obuf_cpm_s_HSTDM_4_FB1_B2_A_1}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_B2_A_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC V49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_8}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC U49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_9}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_9 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC W50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_10}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_10 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC V50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_11}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_11 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC V48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_4}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_4 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC U48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_5}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_5 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC W47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_6}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_6 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC W48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_7}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC U47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_8}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_9}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_9 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_10}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_10 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_11}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_11 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_4}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_4 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_5}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_5 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P46 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_6}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_6 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N46 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_7}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_2}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_A_3}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_A_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_2}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_B_3}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_B_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_2}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_3}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_0}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_1}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L46 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_6}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_6 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_7}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M46 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_4}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_4 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_5}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_5 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_10}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_10 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_11}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_11 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_8}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H50 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_C_9}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_C_9 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_0}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G49 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_1}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H51 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_6}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_6 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G51 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_7}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_4}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_4 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_5}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_5 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_10}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_10 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J48 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_11}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_11 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G46 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_8}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G47 [get_cells {ibuf_cpm_r_HSTDM_4_FB1_B2_D_9}]
# IOSTANDARD on PAD ibuf_cpm_r_HSTDM_4_FB1_B2_D_9 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_BP13 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_J31 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_H39 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_P50 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD ibufds_pin_M48 will NOT be written out, check the corresponding port for IOSTANDARD

set_property PACKAGE_PIN B57 [get_ports {rst_n}]
set_property IOSTANDARD LVCMOS12 [get_ports {rst_n}]
set_property PACKAGE_PIN F35 [get_ports {clk}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {clk}]
set_property PACKAGE_PIN CC43 [get_ports {Addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[0]}]
set_property PACKAGE_PIN BV55 [get_ports {Addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[1]}]
set_property PACKAGE_PIN BV34 [get_ports {ALUOUTEX[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[0]}]
set_property PACKAGE_PIN BJ47 [get_ports {ALUOUTEX[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[1]}]
set_property PACKAGE_PIN BJ46 [get_ports {ALUOUTEX[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[2]}]
set_property PACKAGE_PIN CB43 [get_ports {ALUOUTEX[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[3]}]
set_property PACKAGE_PIN BV30 [get_ports {ALUOUTEX[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[4]}]
set_property PACKAGE_PIN BV31 [get_ports {ALUOUTEX[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[5]}]
set_property PACKAGE_PIN CB42 [get_ports {ALUOUTEX[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[6]}]
set_property PACKAGE_PIN BU53 [get_ports {ALUOUTEX[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[7]}]
set_property PACKAGE_PIN CC45 [get_ports {ALUOUTEX[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[8]}]
set_property PACKAGE_PIN BL42 [get_ports {ALUOUTEX[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[9]}]
set_property PACKAGE_PIN CB44 [get_ports {ALUOUTEX[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[10]}]
set_property PACKAGE_PIN CA44 [get_ports {ALUOUTEX[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[11]}]
set_property PACKAGE_PIN BV54 [get_ports {ALUOUTEX[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[12]}]
set_property PACKAGE_PIN BY44 [get_ports {ALUOUTEX[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[13]}]
set_property PACKAGE_PIN BT45 [get_ports {ALUOUTEX[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[14]}]
set_property PACKAGE_PIN BY33 [get_ports {ALUOUTEX[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[15]}]
set_property PACKAGE_PIN BV53 [get_ports {ALUOUTEX[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[16]}]
set_property PACKAGE_PIN BT44 [get_ports {ALUOUTEX[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[17]}]
set_property PACKAGE_PIN BR44 [get_ports {ALUOUTEX[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[18]}]
set_property PACKAGE_PIN BK42 [get_ports {ALUOUTEX[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[19]}]
set_property PACKAGE_PIN BK45 [get_ports {ALUOUTEX[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[20]}]
set_property PACKAGE_PIN BJ45 [get_ports {ALUOUTEX[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[21]}]
set_property PACKAGE_PIN BK43 [get_ports {ALUOUTEX[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[22]}]
set_property PACKAGE_PIN BJ43 [get_ports {ALUOUTEX[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[23]}]
set_property PACKAGE_PIN BH41 [get_ports {ALUOUTEX[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[24]}]
set_property PACKAGE_PIN BU54 [get_ports {ALUOUTEX[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[25]}]
set_property PACKAGE_PIN BY34 [get_ports {ALUOUTEX[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[26]}]
set_property PACKAGE_PIN BT54 [get_ports {ALUOUTEX[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[27]}]
set_property PACKAGE_PIN BV44 [get_ports {ALUOUTEX[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[28]}]
set_property PACKAGE_PIN BU52 [get_ports {ALUOUTEX[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[29]}]
set_property PACKAGE_PIN BU51 [get_ports {ALUOUTEX[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[30]}]
set_property PACKAGE_PIN BW30 [get_ports {ALUOUTEX[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[31]}]
set_property PACKAGE_PIN BU44 [get_ports {ALUOUTEX[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[32]}]
set_property PACKAGE_PIN BW31 [get_ports {ALUOUTEX[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[33]}]
set_property PACKAGE_PIN BW53 [get_ports {ALUOUTEX[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[34]}]
set_property PACKAGE_PIN BW32 [get_ports {ALUOUTEX[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[35]}]
set_property PACKAGE_PIN BW52 [get_ports {ALUOUTEX[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[36]}]
set_property PACKAGE_PIN BH44 [get_ports {ALUOUTEX[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[37]}]
set_property PACKAGE_PIN BW33 [get_ports {ALUOUTEX[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[38]}]
set_property PACKAGE_PIN BU42 [get_ports {ALUOUTEX[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[39]}]
set_property PACKAGE_PIN BT42 [get_ports {ALUOUTEX[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[40]}]
set_property PACKAGE_PIN CA30 [get_ports {ALUOUTEX[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[41]}]
set_property PACKAGE_PIN BV46 [get_ports {ALUOUTEX[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[42]}]
set_property PACKAGE_PIN BG44 [get_ports {ALUOUTEX[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[43]}]
set_property PACKAGE_PIN BE43 [get_ports {ALUOUTEX[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[44]}]
set_property PACKAGE_PIN BW50 [get_ports {ALUOUTEX[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[45]}]
set_property PACKAGE_PIN BE42 [get_ports {ALUOUTEX[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[46]}]
set_property PACKAGE_PIN BV45 [get_ports {ALUOUTEX[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[47]}]
set_property PACKAGE_PIN BV43 [get_ports {ALUOUTEX[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[48]}]
set_property PACKAGE_PIN BH43 [get_ports {ALUOUTEX[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[49]}]
set_property PACKAGE_PIN BU43 [get_ports {ALUOUTEX[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[50]}]
set_property PACKAGE_PIN BG43 [get_ports {ALUOUTEX[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[51]}]
set_property PACKAGE_PIN BV50 [get_ports {ALUOUTEX[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[52]}]
set_property PACKAGE_PIN CA31 [get_ports {ALUOUTEX[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[53]}]
set_property PACKAGE_PIN BF44 [get_ports {ALUOUTEX[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[54]}]
set_property PACKAGE_PIN BY55 [get_ports {ALUOUTEX[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[55]}]
set_property PACKAGE_PIN BE44 [get_ports {ALUOUTEX[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[56]}]
set_property PACKAGE_PIN BG42 [get_ports {ALUOUTEX[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[57]}]
set_property PACKAGE_PIN BW55 [get_ports {ALUOUTEX[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[58]}]
set_property PACKAGE_PIN BY43 [get_ports {ALUOUTEX[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[59]}]
set_property PACKAGE_PIN BG41 [get_ports {ALUOUTEX[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[60]}]
set_property PACKAGE_PIN BW43 [get_ports {ALUOUTEX[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[61]}]
set_property PACKAGE_PIN BL44 [get_ports {ALUOUTEX[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[62]}]
set_property PACKAGE_PIN BK44 [get_ports {ALUOUTEX[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ALUOUTEX[63]}]
set_property PACKAGE_PIN J30 [get_ports {WRITEDATAWB[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[0]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[0]}]
set_property PACKAGE_PIN G29 [get_ports {WRITEDATAWB[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[1]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[1]}]
set_property PACKAGE_PIN G27 [get_ports {WRITEDATAWB[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[2]}]
set_property PACKAGE_PIN H29 [get_ports {WRITEDATAWB[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[3]}]
set_property PACKAGE_PIN F29 [get_ports {WRITEDATAWB[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[4]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[4]}]
set_property PACKAGE_PIN J28 [get_ports {WRITEDATAWB[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[5]}]
set_property PACKAGE_PIN E28 [get_ports {WRITEDATAWB[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[6]}]
set_property PACKAGE_PIN H30 [get_ports {WRITEDATAWB[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[7]}]
set_property PACKAGE_PIN G28 [get_ports {WRITEDATAWB[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[8]}]
set_property PACKAGE_PIN F27 [get_ports {WRITEDATAWB[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[9]}]
set_property PACKAGE_PIN H28 [get_ports {WRITEDATAWB[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[10]}]
set_property PACKAGE_PIN E29 [get_ports {WRITEDATAWB[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[11]}]
set_property PACKAGE_PIN J27 [get_ports {WRITEDATAWB[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[12]}]
set_property PACKAGE_PIN E27 [get_ports {WRITEDATAWB[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[13]}]
set_property PACKAGE_PIN K28 [get_ports {WRITEDATAWB[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[14]}]
set_property PACKAGE_PIN K29 [get_ports {WRITEDATAWB[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[15]}]
set_property PACKAGE_PIN E33 [get_ports {WRITEDATAWB[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[16]}]
set_property PACKAGE_PIN B33 [get_ports {WRITEDATAWB[17]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[17]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[17]}]
set_property PACKAGE_PIN C31 [get_ports {WRITEDATAWB[18]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[18]}]
set_property PACKAGE_PIN D33 [get_ports {WRITEDATAWB[19]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[19]}]
set_property PACKAGE_PIN A32 [get_ports {WRITEDATAWB[20]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[20]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[20]}]
set_property PACKAGE_PIN B29 [get_ports {WRITEDATAWB[21]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[21]}]
set_property PACKAGE_PIN E30 [get_ports {WRITEDATAWB[22]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[22]}]
set_property PACKAGE_PIN A30 [get_ports {WRITEDATAWB[23]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[23]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[23]}]
set_property PACKAGE_PIN C30 [get_ports {WRITEDATAWB[24]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[24]}]
set_property PACKAGE_PIN J40 [get_ports {WRITEDATAWB[25]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[25]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[25]}]
set_property PACKAGE_PIN J37 [get_ports {WRITEDATAWB[26]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[26]}]
set_property PACKAGE_PIN K39 [get_ports {WRITEDATAWB[27]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[27]}]
set_property PACKAGE_PIN H40 [get_ports {WRITEDATAWB[28]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[28]}]
set_property PACKAGE_PIN J38 [get_ports {WRITEDATAWB[29]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[29]}]
set_property PACKAGE_PIN K40 [get_ports {WRITEDATAWB[30]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[30]}]
set_property PACKAGE_PIN F39 [get_ports {WRITEDATAWB[31]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[31]}]
set_property PACKAGE_PIN E37 [get_ports {WRITEDATAWB[32]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[32]}]
set_property PACKAGE_PIN D37 [get_ports {WRITEDATAWB[33]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[33]}]
set_property PACKAGE_PIN H38 [get_ports {WRITEDATAWB[34]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[34]}]
set_property PACKAGE_PIN G37 [get_ports {WRITEDATAWB[35]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[35]}]
set_property PACKAGE_PIN F34 [get_ports {WRITEDATAWB[36]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[36]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[36]}]
set_property PACKAGE_PIN H35 [get_ports {WRITEDATAWB[37]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[37]}]
set_property PACKAGE_PIN B36 [get_ports {WRITEDATAWB[38]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[38]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[38]}]
set_property PACKAGE_PIN C34 [get_ports {WRITEDATAWB[39]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[39]}]
set_property PACKAGE_PIN B37 [get_ports {WRITEDATAWB[40]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {WRITEDATAWB[40]}]
set_property PACKAGE_PIN BR18 [get_ports {WRITEDATAWB[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[41]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[41]}]
set_property PACKAGE_PIN BV15 [get_ports {WRITEDATAWB[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[42]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[42]}]
set_property PACKAGE_PIN BV16 [get_ports {WRITEDATAWB[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[43]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[43]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[43]}]
set_property PACKAGE_PIN BV18 [get_ports {WRITEDATAWB[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[44]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[44]}]
set_property PACKAGE_PIN BU18 [get_ports {WRITEDATAWB[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[45]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[45]}]
set_property PACKAGE_PIN BV13 [get_ports {WRITEDATAWB[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[46]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[46]}]
set_property PACKAGE_PIN BV14 [get_ports {WRITEDATAWB[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[47]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[47]}]
set_property PACKAGE_PIN BU17 [get_ports {WRITEDATAWB[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[48]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[48]}]
set_property PACKAGE_PIN BT17 [get_ports {WRITEDATAWB[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[49]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[49]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[49]}]
set_property PACKAGE_PIN BR14 [get_ports {WRITEDATAWB[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[50]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[50]}]
set_property PACKAGE_PIN BR15 [get_ports {WRITEDATAWB[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[51]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[51]}]
set_property PACKAGE_PIN BU16 [get_ports {WRITEDATAWB[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[52]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[52]}]
set_property PACKAGE_PIN BT16 [get_ports {WRITEDATAWB[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[53]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[53]}]
set_property PACKAGE_PIN BR17 [get_ports {WRITEDATAWB[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[54]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[54]}]
set_property PACKAGE_PIN BP17 [get_ports {WRITEDATAWB[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[55]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[55]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[55]}]
set_property PACKAGE_PIN BT14 [get_ports {WRITEDATAWB[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[56]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[56]}]
set_property PACKAGE_PIN BT15 [get_ports {WRITEDATAWB[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[57]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[57]}]
set_property PACKAGE_PIN BK17 [get_ports {WRITEDATAWB[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[58]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[58]}]
set_property PACKAGE_PIN BJ17 [get_ports {WRITEDATAWB[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[59]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB[59]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[59]}]
set_property PACKAGE_PIN BM13 [get_ports {WRITEDATAWB[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[60]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[60]}]
set_property PACKAGE_PIN BM14 [get_ports {WRITEDATAWB[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[61]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[61]}]
set_property PACKAGE_PIN BM17 [get_ports {WRITEDATAWB[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[62]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[62]}]
set_property PACKAGE_PIN BL17 [get_ports {WRITEDATAWB[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[63]}]
set_property ODT RTT_60 [get_ports {WRITEDATAWB[63]}]
set_property PACKAGE_PIN BC13 [get_ports {REGWRITEWB_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {REGWRITEWB_0}]
set_property PACKAGE_PIN BN13 [get_ports {WRWB[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[0]}]
set_property ODT RTT_60 [get_ports {WRWB[0]}]
set_property PACKAGE_PIN BN14 [get_ports {WRWB[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[1]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRWB[1]}]
set_property ODT RTT_60 [get_ports {WRWB[1]}]
set_property PACKAGE_PIN BL14 [get_ports {WRWB[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[2]}]
set_property ODT RTT_60 [get_ports {WRWB[2]}]
set_property PACKAGE_PIN BL15 [get_ports {WRWB[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[3]}]
set_property ODT RTT_60 [get_ports {WRWB[3]}]
set_property PACKAGE_PIN BN15 [get_ports {WRWB[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[4]}]
set_property ODT RTT_60 [get_ports {WRWB[4]}]
set_property PACKAGE_PIN BH14 [get_ports {REGWRITEMEM}]
set_property IOSTANDARD LVCMOS12 [get_ports {REGWRITEMEM}]
set_property PACKAGE_PIN BG14 [get_ports {WRMEM[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRMEM[0]}]
set_property PACKAGE_PIN BE15 [get_ports {WRMEM[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRMEM[1]}]
set_property PACKAGE_PIN BD15 [get_ports {WRMEM[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRMEM[2]}]
set_property PACKAGE_PIN BF15 [get_ports {WRMEM[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRMEM[3]}]
set_property PACKAGE_PIN BF16 [get_ports {WRMEM[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRMEM[4]}]
set_property PACKAGE_PIN L39 [get_ports {MEMREADEX}]
set_property IOSTANDARD LVCMOS12 [get_ports {MEMREADEX}]
set_property PACKAGE_PIN BF14 [get_ports {MEMREADMEM}]
set_property IOSTANDARD LVCMOS12 [get_ports {MEMREADMEM}]
set_property PACKAGE_PIN BE14 [get_ports {MEMWRITEMEM}]
set_property IOSTANDARD LVCMOS12 [get_ports {MEMWRITEMEM}]
set_property PACKAGE_PIN B27 [get_ports {ALUOUTMEM_aptn_s[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[11]}]
set_property PACKAGE_PIN BA15 [get_ports {ALUOUTMEM_aptn_s[12]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[12]}]
set_property PACKAGE_PIN AY15 [get_ports {ALUOUTMEM_aptn_s[13]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[13]}]
set_property PACKAGE_PIN D28 [get_ports {ALUOUTMEM_aptn_s[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[14]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ALUOUTMEM_aptn_s[14]}]
set_property PACKAGE_PIN BA16 [get_ports {ALUOUTMEM_aptn_s[15]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[15]}]
set_property PACKAGE_PIN BA17 [get_ports {ALUOUTMEM_aptn_s[16]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[16]}]
set_property PACKAGE_PIN B32 [get_ports {ALUOUTMEM_aptn_s[17]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[17]}]
set_property PACKAGE_PIN AW15 [get_ports {ALUOUTMEM_aptn_s[18]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[18]}]
set_property PACKAGE_PIN B31 [get_ports {ALUOUTMEM_aptn_s[19]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[19]}]
set_property PACKAGE_PIN AW16 [get_ports {ALUOUTMEM_aptn_s[20]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[20]}]
set_property PACKAGE_PIN AY13 [get_ports {ALUOUTMEM_aptn_s[21]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[21]}]
set_property PACKAGE_PIN C33 [get_ports {ALUOUTMEM_aptn_s[22]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[22]}]
set_property PACKAGE_PIN A31 [get_ports {ALUOUTMEM_aptn_s[23]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[23]}]
set_property PACKAGE_PIN AY14 [get_ports {ALUOUTMEM_aptn_s[24]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[24]}]
set_property PACKAGE_PIN AV15 [get_ports {ALUOUTMEM_aptn_s[25]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[25]}]
set_property PACKAGE_PIN B28 [get_ports {ALUOUTMEM_aptn_s[26]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[26]}]
set_property PACKAGE_PIN AV16 [get_ports {ALUOUTMEM_aptn_s[27]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[27]}]
set_property PACKAGE_PIN AU16 [get_ports {ALUOUTMEM_aptn_s[28]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[28]}]
set_property PACKAGE_PIN D30 [get_ports {ALUOUTMEM_aptn_s[29]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[29]}]
set_property PACKAGE_PIN AU17 [get_ports {ALUOUTMEM_aptn_s[30]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[30]}]
set_property PACKAGE_PIN A29 [get_ports {ALUOUTMEM_aptn_s[31]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[31]}]
set_property PACKAGE_PIN AT15 [get_ports {ALUOUTMEM_aptn_s[32]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[32]}]
set_property PACKAGE_PIN AT16 [get_ports {ALUOUTMEM_aptn_s[33]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[33]}]
set_property PACKAGE_PIN C29 [get_ports {ALUOUTMEM_aptn_s[34]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[34]}]
set_property PACKAGE_PIN AY17 [get_ports {ALUOUTMEM_aptn_s[35]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[35]}]
set_property PACKAGE_PIN AW17 [get_ports {ALUOUTMEM_aptn_s[36]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[36]}]
set_property PACKAGE_PIN A27 [get_ports {ALUOUTMEM_aptn_s[37]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[37]}]
set_property PACKAGE_PIN BE18 [get_ports {ALUOUTMEM_aptn_s[38]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[38]}]
set_property PACKAGE_PIN D27 [get_ports {ALUOUTMEM_aptn_s[39]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[39]}]
set_property PACKAGE_PIN BE19 [get_ports {ALUOUTMEM_aptn_s[40]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[40]}]
set_property PACKAGE_PIN A34 [get_ports {ALUOUTMEM_aptn_s[41]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[41]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ALUOUTMEM_aptn_s[41]}]
set_property PACKAGE_PIN BG19 [get_ports {ALUOUTMEM_aptn_s[42]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[42]}]
set_property PACKAGE_PIN G38 [get_ports {ALUOUTMEM_aptn_s[43]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[43]}]
set_property PACKAGE_PIN BF19 [get_ports {ALUOUTMEM_aptn_s[44]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[44]}]
set_property PACKAGE_PIN BG16 [get_ports {ALUOUTMEM_aptn_s[45]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[45]}]
set_property PACKAGE_PIN F37 [get_ports {ALUOUTMEM_aptn_s[46]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[46]}]
set_property PACKAGE_PIN BF17 [get_ports {ALUOUTMEM_aptn_s[47]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[47]}]
set_property PACKAGE_PIN BG17 [get_ports {ALUOUTMEM_aptn_s[48]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[48]}]
set_property PACKAGE_PIN E34 [get_ports {ALUOUTMEM_aptn_s[49]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[49]}]
set_property PACKAGE_PIN BG18 [get_ports {ALUOUTMEM_aptn_s[50]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[50]}]
set_property PACKAGE_PIN H36 [get_ports {ALUOUTMEM_aptn_s[51]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[51]}]
set_property PACKAGE_PIN BD16 [get_ports {ALUOUTMEM_aptn_s[52]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[52]}]
set_property PACKAGE_PIN BC16 [get_ports {ALUOUTMEM_aptn_s[53]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[53]}]
set_property PACKAGE_PIN A36 [get_ports {ALUOUTMEM_aptn_s[54]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[54]}]
set_property PACKAGE_PIN BE13 [get_ports {ALUOUTMEM_aptn_s[55]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[55]}]
set_property PACKAGE_PIN BD13 [get_ports {ALUOUTMEM_aptn_s[56]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[56]}]
set_property PACKAGE_PIN B34 [get_ports {ALUOUTMEM_aptn_s[57]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[57]}]
set_property PACKAGE_PIN A37 [get_ports {ALUOUTMEM_aptn_s[58]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[58]}]
set_property PACKAGE_PIN BH13 [get_ports {ALUOUTMEM_aptn_s[59]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[59]}]
set_property PACKAGE_PIN BG13 [get_ports {ALUOUTMEM_aptn_s[60]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM_aptn_s[60]}]
set_property PACKAGE_PIN A35 [get_ports {ALUOUTMEM_aptn_s[61]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_s[61]}]
set_property PACKAGE_PIN BN16 [get_ports {ALUOUTMEM_aptn_s[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_s[62]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ALUOUTMEM_aptn_s[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ALUOUTMEM_aptn_s[62]}]
set_property PACKAGE_PIN BK18 [get_ports {ALUOUTMEM_aptn_s[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_s[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ALUOUTMEM_aptn_s[63]}]
set_property PACKAGE_PIN P47 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_2}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_2}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_2}]
set_property PACKAGE_PIN P48 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_3}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_3}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_3}]
set_property PACKAGE_PIN V48 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_4}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_4}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_4}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_4}]
set_property PACKAGE_PIN U48 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_5}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_5}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_5}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_5}]
set_property PACKAGE_PIN W47 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_6}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_6}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_6}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_6}]
set_property PACKAGE_PIN W48 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_7}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_7}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_7}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_7}]
set_property PACKAGE_PIN V49 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_8}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_8}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_8}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_8}]
set_property PACKAGE_PIN U49 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_9}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_9}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_9}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_9}]
set_property PACKAGE_PIN W50 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_10}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_10}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_10}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_10}]
set_property PACKAGE_PIN V50 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_11}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_A_11}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_11}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_A_11}]
set_property PACKAGE_PIN N48 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_2}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_2}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_2}]
set_property PACKAGE_PIN N49 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_3}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_3}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_3}]
set_property PACKAGE_PIN R49 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_4}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_4}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_4}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_4}]
set_property PACKAGE_PIN R50 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_5}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_5}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_5}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_5}]
set_property PACKAGE_PIN P46 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_6}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_6}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_6}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_6}]
set_property PACKAGE_PIN N46 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_7}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_7}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_7}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_7}]
set_property PACKAGE_PIN U47 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_8}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_8}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_8}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_8}]
set_property PACKAGE_PIN T47 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_9}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_9}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_9}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_9}]
set_property PACKAGE_PIN R47 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_10}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_10}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_10}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_10}]
set_property PACKAGE_PIN R48 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_11}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_B_11}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_11}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_B_11}]
set_property PACKAGE_PIN K49 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_0}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_0}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_0}]
set_property PACKAGE_PIN K50 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_1}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_1}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_1}]
set_property PACKAGE_PIN M48 [get_ports {pin_M48}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_M48}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {pin_M48}]
set_property ODT RTT_60 [get_ports {pin_M48}]
set_property PACKAGE_PIN M49 [get_ports {pin_M49}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_M49}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {pin_M49}]
set_property ODT RTT_60 [get_ports {pin_M49}]
set_property PACKAGE_PIN M46 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_4}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_4}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_4}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_4}]
set_property PACKAGE_PIN M47 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_5}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_5}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_5}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_5}]
set_property PACKAGE_PIN L46 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_6}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_6}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_6}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_6}]
set_property PACKAGE_PIN L47 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_7}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_7}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_7}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_7}]
set_property PACKAGE_PIN J50 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_8}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_8}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_8}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_8}]
set_property PACKAGE_PIN H50 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_9}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_9}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_9}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_9}]
set_property PACKAGE_PIN K47 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_10}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_10}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_10}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_10}]
set_property PACKAGE_PIN K48 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_11}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_C_11}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_11}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_C_11}]
set_property PACKAGE_PIN H49 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_0}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_0}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_0}]
set_property PACKAGE_PIN G49 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_1}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_1}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_1}]
set_property PACKAGE_PIN L49 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_2}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_2}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_2}]
set_property PACKAGE_PIN L50 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_3}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_3}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_3}]
set_property PACKAGE_PIN H48 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_4}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_4}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_4}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_4}]
set_property PACKAGE_PIN G48 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_5}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_5}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_5}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_5}]
set_property PACKAGE_PIN H51 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_6}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_6}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_6}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_6}]
set_property PACKAGE_PIN G51 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_7}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_7}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_7}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_7}]
set_property PACKAGE_PIN G46 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_8}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_8}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_8}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_8}]
set_property PACKAGE_PIN G47 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_9}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_9}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_9}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_9}]
set_property PACKAGE_PIN J47 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_10}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_10}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_10}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_10}]
set_property PACKAGE_PIN J48 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_11}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_r_HSTDM_4_FB1_B2_D_11}]
set_property EQUALIZATION EQ_LEVEL4 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_11}]
set_property ODT RTT_60 [get_ports {cpm_r_HSTDM_4_FB1_B2_D_11}]
set_property PACKAGE_PIN V46 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_B2_A_0}]
set_property PACKAGE_PIN U46 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_B2_A_1}]
set_property PACKAGE_PIN P50 [get_ports {pin_P50}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_P50}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_P50}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_P50}]
set_property SLEW FAST [get_ports {pin_P50}]
set_property PACKAGE_PIN N50 [get_ports {pin_N50}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_N50}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_N50}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_N50}]
set_property SLEW FAST [get_ports {pin_N50}]
set_property PACKAGE_PIN J36 [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_17}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_17}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_17}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_17}]
set_property PACKAGE_PIN G34 [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_18}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_18}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_18}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_CI1_N_18}]
set_property PACKAGE_PIN G39 [get_ports {pin_G39}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_G39}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_G39}]
set_property SLEW FAST [get_ports {pin_G39}]
set_property PACKAGE_PIN J35 [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_17}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_17}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_17}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_17}]
set_property PACKAGE_PIN H34 [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_18}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_18}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_18}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_CI1_P_18}]
set_property PACKAGE_PIN H39 [get_ports {pin_H39}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_H39}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_H39}]
set_property SLEW FAST [get_ports {pin_H39}]
set_property PACKAGE_PIN H31 [get_ports {pin_H31}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_H31}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_H31}]
set_property SLEW FAST [get_ports {pin_H31}]
set_property PACKAGE_PIN J32 [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_8}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_8}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_8}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_8}]
set_property PACKAGE_PIN G33 [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_7}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_7}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_7}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_DI3_N_7}]
set_property PACKAGE_PIN J31 [get_ports {pin_J31}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_J31}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_J31}]
set_property SLEW FAST [get_ports {pin_J31}]
set_property PACKAGE_PIN J33 [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_8}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_8}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_8}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_8}]
set_property PACKAGE_PIN H33 [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_7}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_7}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_7}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_DI3_P_7}]
set_property PACKAGE_PIN BP16 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_C2_C_0}]
set_property PACKAGE_PIN BP15 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_C2_C_1}]
set_property PACKAGE_PIN BP13 [get_ports {pin_BP13}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BP13}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BP13}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BP13}]
set_property SLEW FAST [get_ports {pin_BP13}]
set_property PACKAGE_PIN BR13 [get_ports {pin_BR13}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BR13}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BR13}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BR13}]
set_property SLEW FAST [get_ports {pin_BR13}]
set_property PACKAGE_PIN BN18 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_C2_C_6}]
set_property PACKAGE_PIN BU14 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_C2_D_2}]
set_property PACKAGE_PIN BU13 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_C2_D_3}]
set_property PACKAGE_PIN B58 [get_ports {ALUOUTMEM[59]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[59]}]
set_property PACKAGE_PIN E57 [get_ports {ALUOUTMEM[58]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[58]}]
set_property PACKAGE_PIN E58 [get_ports {ALUOUTMEM[57]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[57]}]
set_property PACKAGE_PIN B59 [get_ports {ALUOUTMEM[56]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[56]}]
set_property PACKAGE_PIN A59 [get_ports {ALUOUTMEM[55]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[55]}]
set_property PACKAGE_PIN B56 [get_ports {ALUOUTMEM[54]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[54]}]
set_property PACKAGE_PIN A56 [get_ports {ALUOUTMEM[53]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[53]}]
set_property PACKAGE_PIN C58 [get_ports {ALUOUTMEM[52]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[52]}]
set_property PACKAGE_PIN C59 [get_ports {ALUOUTMEM[51]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[51]}]
set_property PACKAGE_PIN D57 [get_ports {ALUOUTMEM[50]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[50]}]
set_property PACKAGE_PIN D58 [get_ports {ALUOUTMEM[49]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[49]}]
set_property PACKAGE_PIN G57 [get_ports {ALUOUTMEM[48]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[48]}]
set_property PACKAGE_PIN G58 [get_ports {ALUOUTMEM[47]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[47]}]
set_property PACKAGE_PIN F56 [get_ports {ALUOUTMEM[46]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[46]}]
set_property PACKAGE_PIN F57 [get_ports {ALUOUTMEM[45]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[45]}]
set_property PACKAGE_PIN J58 [get_ports {ALUOUTMEM[44]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[44]}]
set_property PACKAGE_PIN H58 [get_ports {ALUOUTMEM[43]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[43]}]
set_property PACKAGE_PIN H56 [get_ports {ALUOUTMEM[42]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[42]}]
set_property PACKAGE_PIN G56 [get_ports {ALUOUTMEM[41]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[41]}]
set_property PACKAGE_PIN D56 [get_ports {ALUOUTMEM[40]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[40]}]
set_property PACKAGE_PIN C56 [get_ports {ALUOUTMEM[39]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[39]}]
set_property PACKAGE_PIN J56 [get_ports {ALUOUTMEM[38]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[38]}]
set_property PACKAGE_PIN J57 [get_ports {ALUOUTMEM[37]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[37]}]
set_property PACKAGE_PIN H53 [get_ports {ALUOUTMEM[36]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[36]}]
set_property PACKAGE_PIN G53 [get_ports {ALUOUTMEM[35]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[35]}]
set_property PACKAGE_PIN F54 [get_ports {ALUOUTMEM[34]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[34]}]
set_property PACKAGE_PIN E54 [get_ports {ALUOUTMEM[33]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[33]}]
set_property PACKAGE_PIN G52 [get_ports {ALUOUTMEM[32]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[32]}]
set_property PACKAGE_PIN F52 [get_ports {ALUOUTMEM[31]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[31]}]
set_property PACKAGE_PIN J55 [get_ports {ALUOUTMEM[30]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[30]}]
set_property PACKAGE_PIN H55 [get_ports {ALUOUTMEM[29]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[29]}]
set_property PACKAGE_PIN D52 [get_ports {ALUOUTMEM[28]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[28]}]
set_property PACKAGE_PIN D53 [get_ports {ALUOUTMEM[27]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[27]}]
set_property PACKAGE_PIN H54 [get_ports {ALUOUTMEM[26]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[26]}]
set_property PACKAGE_PIN G54 [get_ports {ALUOUTMEM[25]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[25]}]
set_property PACKAGE_PIN B53 [get_ports {ALUOUTMEM[24]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[24]}]
set_property PACKAGE_PIN B54 [get_ports {ALUOUTMEM[23]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[23]}]
set_property PACKAGE_PIN F55 [get_ports {ALUOUTMEM[22]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[22]}]
set_property PACKAGE_PIN E55 [get_ports {ALUOUTMEM[21]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[21]}]
set_property PACKAGE_PIN A54 [get_ports {ALUOUTMEM[20]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[20]}]
set_property PACKAGE_PIN A55 [get_ports {ALUOUTMEM[19]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[19]}]
set_property PACKAGE_PIN C53 [get_ports {ALUOUTMEM[18]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[18]}]
set_property PACKAGE_PIN C54 [get_ports {ALUOUTMEM[17]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[17]}]
set_property PACKAGE_PIN B52 [get_ports {ALUOUTMEM[16]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[16]}]
set_property PACKAGE_PIN A52 [get_ports {ALUOUTMEM[15]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[15]}]
set_property PACKAGE_PIN D55 [get_ports {ALUOUTMEM[14]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[14]}]
set_property PACKAGE_PIN C55 [get_ports {ALUOUTMEM[13]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[13]}]
set_property PACKAGE_PIN T50 [get_ports {ALUOUTMEM[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ALUOUTMEM[12]}]
set_property PACKAGE_PIN H46 [get_ports {ALUOUTMEM[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ALUOUTMEM[11]}]
set_property PACKAGE_PIN BB17 [get_ports {ALUOUTMEM[10]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[10]}]
set_property PACKAGE_PIN BB16 [get_ports {ALUOUTMEM[9]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[9]}]
set_property PACKAGE_PIN BA14 [get_ports {ALUOUTMEM[8]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[8]}]
set_property PACKAGE_PIN BB14 [get_ports {ALUOUTMEM[7]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[7]}]
set_property PACKAGE_PIN BC15 [get_ports {ALUOUTMEM[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[6]}]
set_property PACKAGE_PIN L37 [get_ports {ALUOUTMEM[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[5]}]
set_property PACKAGE_PIN M37 [get_ports {ALUOUTMEM[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[4]}]
set_property PACKAGE_PIN M38 [get_ports {ALUOUTMEM[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[3]}]
set_property PACKAGE_PIN K37 [get_ports {ALUOUTMEM[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[2]}]
set_property PACKAGE_PIN T37 [get_ports {ALUOUTMEM[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[1]}]
set_property PACKAGE_PIN L40 [get_ports {ALUOUTMEM[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ALUOUTMEM[0]}]
set_property PACKAGE_PIN BK13 [get_ports {RD2MEM_3[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_3[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_3[3]}]
set_property PACKAGE_PIN BJ13 [get_ports {RD2MEM_5[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_5[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_5[5]}]
set_property PACKAGE_PIN BK14 [get_ports {RD2MEM_12[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_12[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_12[12]}]
set_property PACKAGE_PIN BK15 [get_ports {RD2MEM_15[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_15[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_15[15]}]
set_property PACKAGE_PIN BJ15 [get_ports {RD2MEM_25[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_25[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_25[25]}]
set_property PACKAGE_PIN BH15 [get_ports {RD2MEM_27[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_27[27]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {RD2MEM_27[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_27[27]}]
set_property PACKAGE_PIN BJ16 [get_ports {RD2MEM_35[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_35[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_35[35]}]
set_property PACKAGE_PIN BH16 [get_ports {RD2MEM_40[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_40[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_40[40]}]
set_property PACKAGE_PIN BJ18 [get_ports {RD2MEM_47[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_47[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_47[47]}]
set_property PACKAGE_PIN BH18 [get_ports {RD2MEM_49[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_49[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_49[49]}]
set_property PACKAGE_PIN BM16 [get_ports {RD2MEM_60[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_60[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_60[60]}]
set_property PACKAGE_PIN BL16 [get_ports {RD2MEM_63[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {RD2MEM_63[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {RD2MEM_63[63]}]
set_property PACKAGE_PIN BD17 [get_ports {WREX[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WREX[3]}]
set_property PACKAGE_PIN BE17 [get_ports {WREX[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WREX[2]}]
set_property PACKAGE_PIN BC14 [get_ports {WREX[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WREX[1]}]
set_property PACKAGE_PIN BB13 [get_ports {WREX[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WREX[0]}]
set_property PACKAGE_PIN CB41 [get_ports {UMR3_SIB_LINK_IN[0]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_IN[0]}]
set_property PACKAGE_PIN CA41 [get_ports {UMR3_SIB_LINK_IN[1]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_IN[1]}]
set_property PACKAGE_PIN CC34 [get_ports {UMR3_SIB_LINK_OUT[0]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_OUT[0]}]
set_property PACKAGE_PIN CB34 [get_ports {UMR3_SIB_LINK_OUT[1]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_OUT[1]}]
set_property PACKAGE_PIN BY35 [get_ports {AFPGA_GLNK_OUT}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_GLNK_OUT}]
set_property PACKAGE_PIN BW38 [get_ports {AFPGA_LOCK_CDO_GLNK_I[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CDO_GLNK_I[0]}]
set_property PACKAGE_PIN BR40 [get_ports {AFPGA_LOCK_CLK_I}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CLK_I}]
set_property PACKAGE_PIN BV41 [get_ports {AFPGA_LOCK_CE_I}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CE_I}]
set_property PACKAGE_PIN BR39 [get_ports {AFPGA_LOCK_CDi_O}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CDi_O}]
set_property PACKAGE_PIN AW11 [get_ports {REF_CLK_P}]
set_property PACKAGE_PIN AW10 [get_ports {REF_CLK_N}]
set_property PACKAGE_PIN CC40 [get_ports {REF_RESET}]
set_property IOSTANDARD LVCMOS18 [get_ports {REF_RESET}]
set_property PACKAGE_PIN CB37 [get_ports {DUMMY_PORT}]
set_property IOSTANDARD LVCMOS18 [get_ports {DUMMY_PORT}]
set_property PACKAGE_PIN BT36 [get_ports {DUMMY_GSR_PORT}]
set_property IOSTANDARD LVCMOS18 [get_ports {DUMMY_GSR_PORT}]
set_property PACKAGE_PIN CC35 [get_ports {MNGLINK_TX}]
set_property IOSTANDARD LVCMOS18 [get_ports {MNGLINK_TX}]
set_property PACKAGE_PIN CC36 [get_ports {MNGLINK_RX}]
set_property IOSTANDARD LVCMOS18 [get_ports {MNGLINK_RX}]
set_property PACKAGE_PIN BA11 [get_ports {GT1_REFCLK_P}]
set_property PACKAGE_PIN BA10 [get_ports {GT1_REFCLK_N}]
set_property PACKAGE_PIN AW7 [get_ports {GT1_TXP[3]}]
set_property PACKAGE_PIN AY9 [get_ports {GT1_TXP[2]}]
set_property PACKAGE_PIN BA7 [get_ports {GT1_TXP[1]}]
set_property PACKAGE_PIN BB9 [get_ports {GT1_TXP[0]}]
set_property PACKAGE_PIN AW6 [get_ports {GT1_TXN[3]}]
set_property PACKAGE_PIN AY8 [get_ports {GT1_TXN[2]}]
set_property PACKAGE_PIN BA6 [get_ports {GT1_TXN[1]}]
set_property PACKAGE_PIN BB8 [get_ports {GT1_TXN[0]}]
set_property PACKAGE_PIN AU2 [get_ports {GT1_RXP[3]}]
set_property PACKAGE_PIN AV4 [get_ports {GT1_RXP[2]}]
set_property PACKAGE_PIN AW2 [get_ports {GT1_RXP[1]}]
set_property PACKAGE_PIN AY4 [get_ports {GT1_RXP[0]}]
set_property PACKAGE_PIN AU1 [get_ports {GT1_RXN[3]}]
set_property PACKAGE_PIN AV3 [get_ports {GT1_RXN[2]}]
set_property PACKAGE_PIN AW1 [get_ports {GT1_RXN[1]}]
set_property PACKAGE_PIN AY3 [get_ports {GT1_RXN[0]}]
set_property PACKAGE_PIN CA35 [get_ports {DBG_DOUT_0}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_0}]
set_property PACKAGE_PIN CA34 [get_ports {DBG_DOUT_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_1}]
set_property PACKAGE_PIN BR38 [get_ports {DBG_DOUT_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_2}]
set_property PACKAGE_PIN BR37 [get_ports {DBG_DOUT_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_3}]
set_property PACKAGE_PIN BV36 [get_ports {DBG_DOUT_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_4}]
set_property PACKAGE_PIN BU36 [get_ports {DBG_DOUT_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_5}]
set_property PACKAGE_PIN BV38 [get_ports {DBG_DOUT_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_6}]
set_property PACKAGE_PIN BU38 [get_ports {DBG_DOUT_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_7}]
set_property PACKAGE_PIN BH4 [get_ports {DBG_RXP[0]}]
set_property PACKAGE_PIN BG2 [get_ports {DBG_RXP[1]}]
set_property PACKAGE_PIN BY4 [get_ports {DBG_RXP[2]}]
set_property PACKAGE_PIN BW2 [get_ports {DBG_RXP[3]}]
set_property PACKAGE_PIN AD4 [get_ports {DBG_RXP[4]}]
set_property PACKAGE_PIN AC2 [get_ports {DBG_RXP[5]}]
set_property PACKAGE_PIN AT4 [get_ports {DBG_RXP[6]}]
set_property PACKAGE_PIN AR2 [get_ports {DBG_RXP[7]}]
set_property PACKAGE_PIN BH3 [get_ports {DBG_RXN[0]}]
set_property PACKAGE_PIN BG1 [get_ports {DBG_RXN[1]}]
set_property PACKAGE_PIN BY3 [get_ports {DBG_RXN[2]}]
set_property PACKAGE_PIN BW1 [get_ports {DBG_RXN[3]}]
set_property PACKAGE_PIN AD3 [get_ports {DBG_RXN[4]}]
set_property PACKAGE_PIN AC1 [get_ports {DBG_RXN[5]}]
set_property PACKAGE_PIN AT3 [get_ports {DBG_RXN[6]}]
set_property PACKAGE_PIN AR1 [get_ports {DBG_RXN[7]}]
set_property PACKAGE_PIN BK9 [get_ports {DBG_TXP[0]}]
set_property PACKAGE_PIN BJ7 [get_ports {DBG_TXP[1]}]
set_property PACKAGE_PIN CC7 [get_ports {DBG_TXP[2]}]
set_property PACKAGE_PIN CB5 [get_ports {DBG_TXP[3]}]
set_property PACKAGE_PIN AF9 [get_ports {DBG_TXP[4]}]
set_property PACKAGE_PIN AE7 [get_ports {DBG_TXP[5]}]
set_property PACKAGE_PIN AV9 [get_ports {DBG_TXP[6]}]
set_property PACKAGE_PIN AU7 [get_ports {DBG_TXP[7]}]
set_property PACKAGE_PIN BK8 [get_ports {DBG_TXN[0]}]
set_property PACKAGE_PIN BJ6 [get_ports {DBG_TXN[1]}]
set_property PACKAGE_PIN CC6 [get_ports {DBG_TXN[2]}]
set_property PACKAGE_PIN CB4 [get_ports {DBG_TXN[3]}]
set_property PACKAGE_PIN AF8 [get_ports {DBG_TXN[4]}]
set_property PACKAGE_PIN AE6 [get_ports {DBG_TXN[5]}]
set_property PACKAGE_PIN AV8 [get_ports {DBG_TXN[6]}]
set_property PACKAGE_PIN AU6 [get_ports {DBG_TXN[7]}]
set_property PACKAGE_PIN BJ11 [get_ports {DBG_REFCLKP_0[0]}]
set_property PACKAGE_PIN CB9 [get_ports {DBG_REFCLKP_0[1]}]
set_property PACKAGE_PIN AJ11 [get_ports {DBG_REFCLKP_0[2]}]
set_property PACKAGE_PIN AU11 [get_ports {DBG_REFCLKP_0[3]}]
set_property PACKAGE_PIN BJ10 [get_ports {DBG_REFCLKN_0[0]}]
set_property PACKAGE_PIN CB8 [get_ports {DBG_REFCLKN_0[1]}]
set_property PACKAGE_PIN AJ10 [get_ports {DBG_REFCLKN_0[2]}]
set_property PACKAGE_PIN AU10 [get_ports {DBG_REFCLKN_0[3]}]
set_property PACKAGE_PIN E35 [get_ports {clk_0}]

# Constraints for IO Banks
set_property INTERNAL_VREF 0.840 [get_iobanks 60]
set_property INTERNAL_VREF 0.840 [get_iobanks 36]

#Constraints which are not forward annotated in XDC and intentionally commented out (unused and unsupported constraints)

#1897 : define_global_attribute syn_hstdm_bitrate 1200
# line 11 in /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_attr.fdc

#1898 : define_global_attribute .haps_tdm_use_synplify_plandata_or_hapslib 1
# line 12 in /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_attr.fdc


#Constraints which are not forward annotated in XDC and intentionally commented out due to -syn_fa_disable

#3179 : from library

#3180 : from library

#3181 : from library

#3182 : from library

#3183 : from library

#3184 : from library

#3185 : from library

#3186 : from library

#3187 : from library

#3188 : from library

#3189 : from library

#3190 : from library

#3191 : from library

#3192 : from library

#3193 : from library

#3195 : from library

#3196 : from library

#3197 : from library

#3198 : from library

#3200 : from library

#3588 : automatically generated

#3589 : automatically generated

#3590 : automatically generated

#3591 : automatically generated

#3592 : automatically generated

#3593 : automatically generated

#3594 : automatically generated

#3595 : automatically generated

#User specified region constraints
#REGION assignment generated by synthesis
create_pblock regionConstraint_0
set_property IS_SOFT 0 [get_pblocks regionConstraint_0]
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_memory] 
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_clkgeninst] 
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_controller] 
resize_pblock [get_pblocks regionConstraint_0] -add {SLICE_X349Y360:SLICE_X397Y419}
create_pblock regionConstraint_1
set_property IS_SOFT 0 [get_pblocks regionConstraint_1]
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_B2_A_0] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_B2_A_1] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_8] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_9] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_10] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_11] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_4] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_5] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_6] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_7] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_8] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_9] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_10] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_11] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_4] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_5] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_6] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_7] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_2] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_A_3] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_2] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_B_3] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_2] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_3] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_0] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_1] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_6] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_7] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_4] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_5] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_10] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_11] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_8] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_C_9] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_0] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_1] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_6] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_7] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_4] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_5] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_10] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_11] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_8] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_rcv_HSTDM_4_FB1_B2_D_9] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_training_monitor_6] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_trainer_6] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_clkgen_1200_tx_bank36_block7] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_clkgen_1200_rx_bank36_block6] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_clkgen_1200_bank36] 
resize_pblock [get_pblocks regionConstraint_1] -add {SLICE_X0Y1020:SLICE_X48Y1079}
create_pblock regionConstraint_2
set_property IS_SOFT 0 [get_pblocks regionConstraint_2]
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_C2_D_2] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_C2_D_3] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_C2_C_6] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_C2_C_0] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_C2_C_1] 
add_cells_to_pblock regionConstraint_2 [get_cells hstdm_clkgen_1200_tx_bank60_block10] 
add_cells_to_pblock regionConstraint_2 [get_cells hstdm_clkgen_1200_bank60] 
resize_pblock [get_pblocks regionConstraint_2] -add {SLICE_X349Y60:SLICE_X397Y119}
create_pblock regionConstraint_3
set_property IS_SOFT 0 [get_pblocks regionConstraint_3]
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_CI1_P_17] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_CI1_N_17] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_CI1_P_18] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_CI1_N_18] 
add_cells_to_pblock regionConstraint_3 [get_cells hstdm_clkgen_1200_tx_bank69_block8] 
add_cells_to_pblock regionConstraint_3 [get_cells hstdm_clkgen_1200_bank69] 
resize_pblock [get_pblocks regionConstraint_3] -add {SLICE_X349Y600:SLICE_X397Y659}
create_pblock regionConstraint_4
set_property IS_SOFT 0 [get_pblocks regionConstraint_4]
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_DI3_P_8] 
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_DI3_N_8] 
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_DI3_P_7] 
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_DI3_N_7] 
add_cells_to_pblock regionConstraint_4 [get_cells hstdm_clkgen_1200_tx_bank71_block9] 
add_cells_to_pblock regionConstraint_4 [get_cells hstdm_clkgen_1200_bank71] 
resize_pblock [get_pblocks regionConstraint_4] -add {SLICE_X349Y720:SLICE_X397Y779}
