{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702348823392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702348823393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 21:40:23 2023 " "Processing started: Mon Dec 11 21:40:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702348823393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348823393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348823393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702348823828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702348823828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/max10_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835448 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/max10_adc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_synchronizer-convert_sync " "Found design unit 1: gray_synchronizer-convert_sync" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835449 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_synchronizer " "Found entity 1: gray_synchronizer" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-sync " "Found design unit 1: synchronizer-sync" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835450 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_stage_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_stage_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_stage_synchronizer-sync " "Found design unit 1: two_stage_synchronizer-sync" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835451 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_stage_synchronizer " "Found entity 1: two_stage_synchronizer" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file control_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_generic_pkg " "Found design unit 1: control_generic_pkg" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835452 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_generic_pkg-body " "Found design unit 2: control_generic_pkg-body" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_project3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads_project3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_project3-top_level " "Found design unit 1: ads_project3-top_level" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835464 ""} { "Info" "ISGN_ENTITY_NAME" "1 ads_project3 " "Found entity 1: ads_project3" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rt1 " "Found design unit 1: bin_to_gray-rt1" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835465 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rt1 " "Found design unit 1: gray_to_bin-rt1" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835466 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dual_port_ram_dual_clock-rtl " "Found design unit 1: true_dual_port_ram_dual_clock-rtl" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835467 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_dual_clock " "Found entity 1: true_dual_port_ram_dual_clock" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arch " "Found design unit 1: fsm-fsm_arch" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835467 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oisc-fsm " "Found design unit 1: oisc-fsm" {  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835468 ""} { "Info" "ISGN_ENTITY_NAME" "1 oisc " "Found entity 1: oisc" {  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oisc_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file oisc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oisc_pkg " "Found design unit 1: oisc_pkg" {  } { { "oisc_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project4_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project4_pkg " "Found design unit 1: project4_pkg" {  } { { "project4_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/project4_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_driver-arch " "Found design unit 1: display_driver-arch" {  } { { "display_driver.vhd" "" { Text "/home/smcginn-adsd/ads_project3/display_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835470 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Found entity 1: display_driver" {  } { { "display_driver.vhd" "" { Text "/home/smcginn-adsd/ads_project3/display_driver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_10MHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_10MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_10mhz-SYN " "Found design unit 1: adc_10mhz-SYN" {  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835471 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_10MHz " "Found entity 1: adc_10MHz" {  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ads_project3 " "Elaborating entity \"ads_project3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702348835525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "head_ptr_con ads_project3.vhd(39) " "Verilog HDL or VHDL warning at ads_project3.vhd(39): object \"head_ptr_con\" assigned a value but never read" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "can_adv_con ads_project3.vhd(40) " "VHDL Signal Declaration warning at ads_project3.vhd(40): used implicit default value for signal \"can_adv_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tail_ptr_prod ads_project3.vhd(42) " "Verilog HDL or VHDL warning at ads_project3.vhd(42): object \"tail_ptr_prod\" assigned a value but never read" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "can_adv_prod ads_project3.vhd(43) " "VHDL Signal Declaration warning at ads_project3.vhd(43): used implicit default value for signal \"can_adv_prod\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_ptr ads_project3.vhd(192) " "VHDL Process Statement warning at ads_project3.vhd(192): signal \"head_ptr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_ptr ads_project3.vhd(194) " "VHDL Process Statement warning at ads_project3.vhd(194): signal \"tail_ptr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "head_ptr ads_project3.vhd(189) " "VHDL Process Statement warning at ads_project3.vhd(189): inferring latch(es) for signal or variable \"head_ptr\", which holds its previous value in one or more paths through the process" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tail_ptr ads_project3.vhd(189) " "VHDL Process Statement warning at ads_project3.vhd(189): inferring latch(es) for signal or variable \"tail_ptr\", which holds its previous value in one or more paths through the process" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[0\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[0\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[1\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[1\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[2\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[2\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835528 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[3\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[3\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[4\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[4\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[5\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[5\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[6\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[6\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_ptr\[7\] ads_project3.vhd(189) " "Inferred latch for \"tail_ptr\[7\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[0\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[0\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[1\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[1\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[2\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[2\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[3\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[3\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[4\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[4\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[5\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[5\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835529 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[6\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[6\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835530 "|ads_project3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_ptr\[7\] ads_project3.vhd(189) " "Inferred latch for \"head_ptr\[7\]\" at ads_project3.vhd(189)" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835530 "|ads_project3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_synchronizer gray_synchronizer:head_ptr_sync " "Elaborating entity \"gray_synchronizer\" for hierarchy \"gray_synchronizer:head_ptr_sync\"" {  } { { "ads_project3.vhd" "head_ptr_sync" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer gray_synchronizer:head_ptr_sync\|synchronizer:sync " "Elaborating entity \"synchronizer\" for hierarchy \"gray_synchronizer:head_ptr_sync\|synchronizer:sync\"" {  } { { "gray_synchronizer.vhd" "sync" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_stage_synchronizer gray_synchronizer:head_ptr_sync\|synchronizer:sync\|two_stage_synchronizer:\\syncs:0:sync " "Elaborating entity \"two_stage_synchronizer\" for hierarchy \"gray_synchronizer:head_ptr_sync\|synchronizer:sync\|two_stage_synchronizer:\\syncs:0:sync\"" {  } { { "synchronizer.vhd" "\\syncs:0:sync" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_gray gray_synchronizer:head_ptr_sync\|bin_to_gray:btg " "Elaborating entity \"bin_to_gray\" for hierarchy \"gray_synchronizer:head_ptr_sync\|bin_to_gray:btg\"" {  } { { "gray_synchronizer.vhd" "btg" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_to_bin gray_synchronizer:head_ptr_sync\|gray_to_bin:gtb " "Elaborating entity \"gray_to_bin\" for hierarchy \"gray_synchronizer:head_ptr_sync\|gray_to_bin:gtb\"" {  } { { "gray_synchronizer.vhd" "gtb" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port_ram_dual_clock true_dual_port_ram_dual_clock:buffer_ram " "Elaborating entity \"true_dual_port_ram_dual_clock\" for hierarchy \"true_dual_port_ram_dual_clock:buffer_ram\"" {  } { { "ads_project3.vhd" "buffer_ram" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max10_adc max10_adc:adc_driver " "Elaborating entity \"max10_adc\" for hierarchy \"max10_adc:adc_driver\"" {  } { { "ads_project3.vhd" "adc_driver" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oisc oisc:producer_fsm " "Elaborating entity \"oisc\" for hierarchy \"oisc:producer_fsm\"" {  } { { "ads_project3.vhd" "producer_fsm" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oisc oisc:consumer_fsm " "Elaborating entity \"oisc\" for hierarchy \"oisc:consumer_fsm\"" {  } { { "ads_project3.vhd" "consumer_fsm" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_driver display_driver:show_temp " "Elaborating entity \"display_driver\" for hierarchy \"display_driver:show_temp\"" {  } { { "ads_project3.vhd" "show_temp" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_10MHz adc_10MHz:adc_clk " "Elaborating entity \"adc_10MHz\" for hierarchy \"adc_10MHz:adc_clk\"" {  } { { "ads_project3.vhd" "adc_clk" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_10MHz:adc_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adc_10MHz:adc_clk\|altpll:altpll_component\"" {  } { { "adc_10MHz.vhd" "altpll_component" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_10MHz:adc_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"adc_10MHz:adc_clk\|altpll:altpll_component\"" {  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_10MHz:adc_clk\|altpll:altpll_component " "Instantiated megafunction \"adc_10MHz:adc_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adc_10MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adc_10MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348835624 ""}  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702348835624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adc_10MHz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adc_10MHz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_10MHz_altpll " "Found entity 1: adc_10MHz_altpll" {  } { { "db/adc_10MHz_altpll.v" "" { Text "/home/smcginn-adsd/ads_project3/db/adc_10MHz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348835687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348835687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_10MHz_altpll adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated " "Elaborating entity \"adc_10MHz_altpll\" for hierarchy \"adc_10MHz:adc_clk\|altpll:altpll_component\|adc_10MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348835688 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[5\] " "LATCH primitive \"tail_ptr\[5\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[4\] " "LATCH primitive \"tail_ptr\[4\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[3\] " "LATCH primitive \"tail_ptr\[3\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[2\] " "LATCH primitive \"tail_ptr\[2\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[1\] " "LATCH primitive \"tail_ptr\[1\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[0\] " "LATCH primitive \"tail_ptr\[0\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[7\] " "LATCH primitive \"tail_ptr\[7\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[6\] " "LATCH primitive \"tail_ptr\[6\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[5\] " "LATCH primitive \"tail_ptr\[5\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[4\] " "LATCH primitive \"tail_ptr\[4\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[3\] " "LATCH primitive \"tail_ptr\[3\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[2\] " "LATCH primitive \"tail_ptr\[2\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[1\] " "LATCH primitive \"tail_ptr\[1\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[0\] " "LATCH primitive \"tail_ptr\[0\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[7\] " "LATCH primitive \"tail_ptr\[7\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tail_ptr\[6\] " "LATCH primitive \"tail_ptr\[6\]\" is permanently disabled" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 189 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1702348836005 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "true_dual_port_ram_dual_clock:buffer_ram\|ram " "RAM logic \"true_dual_port_ram_dual_clock:buffer_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "buffer_ram.vhd" "ram" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702348836029 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702348836029 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "true_dual_port_ram_dual_clock:buffer_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"true_dual_port_ram_dual_clock:buffer_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702348836051 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1702348836051 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702348836051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348836120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"true_dual_port_ram_dual_clock:buffer_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702348836120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702348836120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdc1 " "Found entity 1: altsyncram_sdc1" {  } { { "db/altsyncram_sdc1.tdf" "" { Text "/home/smcginn-adsd/ads_project3/db/altsyncram_sdc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702348836175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348836175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].g GND " "Pin \"seven_seg_out\[3\].g\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].f GND " "Pin \"seven_seg_out\[3\].f\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].f"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].e GND " "Pin \"seven_seg_out\[3\].e\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].d GND " "Pin \"seven_seg_out\[3\].d\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].c GND " "Pin \"seven_seg_out\[3\].c\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].c"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].b GND " "Pin \"seven_seg_out\[3\].b\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].b"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[3\].a GND " "Pin \"seven_seg_out\[3\].a\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[3].a"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].g GND " "Pin \"seven_seg_out\[4\].g\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].f GND " "Pin \"seven_seg_out\[4\].f\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].f"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].e GND " "Pin \"seven_seg_out\[4\].e\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].d GND " "Pin \"seven_seg_out\[4\].d\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].c GND " "Pin \"seven_seg_out\[4\].c\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].c"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].b GND " "Pin \"seven_seg_out\[4\].b\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].b"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[4\].a GND " "Pin \"seven_seg_out\[4\].a\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[4].a"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].g GND " "Pin \"seven_seg_out\[5\].g\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].f GND " "Pin \"seven_seg_out\[5\].f\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].f"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].e GND " "Pin \"seven_seg_out\[5\].e\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].d GND " "Pin \"seven_seg_out\[5\].d\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].c GND " "Pin \"seven_seg_out\[5\].c\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].c"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].b GND " "Pin \"seven_seg_out\[5\].b\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].b"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_out\[5\].a GND " "Pin \"seven_seg_out\[5\].a\" is stuck at GND" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702348836548 "|ads_project3|seven_seg_out[5].a"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702348836548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702348836667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702348837299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702348837299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702348837343 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702348837343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702348837343 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702348837343 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702348837343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702348837343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702348837372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 21:40:37 2023 " "Processing ended: Mon Dec 11 21:40:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702348837372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702348837372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702348837372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702348837372 ""}
