/*******************************************************************************
Copyright (C) 2015 Annapurna Labs Ltd.

This file may be licensed under the terms of the Annapurna Labs Commercial
License Agreement.

Alternatively, this file can be distributed under the terms of the GNU General
Public License V2 as published by the Free Software Foundation and can be
found at http://www.gnu.org/licenses/gpl-2.0.html

Alternatively, redistribution and use in source and binary forms, with or
without modification, are permitted provided that the following conditions are
met:

    *     Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.

    *     Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in
the documentation and/or other materials provided with the
distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*******************************************************************************/

/**
 * @addtogroup groupddr
 *
 *  @{
 * @file   al_hal_ddr.c
 *
 * @brief  DDR controller & PHY HAL driver
 *
 */
#if (AL_DEV_ID == AL_DEV_ID_ALPINE_V1)

#include "al_hal_ddr_init.h"
#include "al_hal_ddr_ctrl_regs_common.h"
#include "al_hal_ddr_phy_regs_alpine_v1.h"
#include "al_hal_nb_regs_v1_v2.h"
#include "al_hal_ddrc_regs.h"
#include "al_hal_ddr_jedec_ddr3.h"
#include "al_hal_ddr_jedec_ddr4.h"
#include "al_hal_ddr_utils.h"

#define STRUCT_CTRL_REGS struct al_dwc_ddr_umctl2_regs_alpine_v1
#define STRUCT_CTRL_MP_REGS struct al_dwc_ddr_umctl2_mp_alpine_v1
#define CTRL_REGS(ddr_ctrl_regs_base) &((union al_ddr_ctrl_regs __iomem *)ddr_ctrl_regs_base)->alpine_v1.umctl2_regs;
#define CTRL_MP_REGS(ddr_ctrl_regs_base) &((union al_ddr_ctrl_regs __iomem *)ddr_ctrl_regs_base)->alpine_v1.umctl2_mp;
#define STRUCT_PHY_REGS struct al_dwc_ddrphy_top_dwc_ddrphy_pub_alpine_v1
#define STRUCT_PHY_DATX8_REGS struct al_ddr_phy_datx8_regs_alpine_v1
#define PHY_REGS(ddr_phy_regs_base)	\
	(&((struct al_dwc_ddrphy_top_regs_alpine_v1 __iomem *)ddr_phy_regs_base)->dwc_ddrphy_pub)

/* Definitions for making the code more compact */
#define REF_CLK_FREQ_MHZ	(cfg->tmg.ref_clk_freq_mhz)
#define AL			(cfg->tmg.al)
#define CL			(cfg->tmg.cl)
#define CWL			(cfg->tmg.cwl)
#define PL			(cfg->calc.t_pl)

/* Refresh interval [ns] */
#define TREFI_NS		7800

/* Burst Length */
#define BL			8

/* The size of the request reordering queue */
#define REORDER_QUEUE_SIZE	31

/* The size of the crc/parity retry queue */

/**
 * Fetch the maximum out of nCK and a number of picoseconds.
 * The (nCK, picoseconds) pair is obtained from a table according to the
 * DDR frequency.
 */
#define AL_DDR_TMG_TBL_MAX_CK_PS_GET_VAL(table)	\
	al_ddr_max_ck_ps(\
		REF_CLK_FREQ_MHZ,\
		(table)[cfg->tmg.ddr_freq].nck,\
		(table)[cfg->tmg.ddr_freq].ps)

/* Default Rank Read DQS Gating Delay - Used when training is disabled */
#define AL_DDR_RNK_RD_DQS_GATING_DLY	0x6e
#define AL_DDR_RNK_RD_DQS_GATING_DLY_ALPINE_V2	0x136
#define AL_DDR_RNK_RD_DQS_GATING_DLY_ALPINE_V3	0x0FA

/* Default Rank Write Leveling Delay - Used when training is disabled */
#define AL_DDR_RNK_WR_LVL_DLY		0x2C

/* Max DDR controller read ODT delay */
#define AL_DDR_CTRL_MAX_READ_ODT_DELAY 15

/* Max DDR PHY read ODT delay */
#define AL_DDR_PHY_MAX_READ_ODT_DELAY 3

/* (nCK, picoseconds) pair */
struct al_ddr_max_ck_ps_ent {
	unsigned short nck;
	unsigned short ps;	/* [pico seconds] */
};

/* Single data lane manual configuration - used when training is disabled */
static inline void al_ddr_phy_data_lane_cfg(
	struct al_ddr_init_cfg	*cfg,
	int			byte);

/* ddr initialization - print initialization parameters */
static inline void al_ddr_init_print_params(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - Mark active byte lanes based on ECC and bus width */
static inline int al_ddr_active_byte_lanes_mark(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - Configure the DDR controller */
static inline int al_ddr_ctrl_cfg(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - Configure the DDR controller address mapping */
static inline int al_ddr_ctrl_cfg_addr_map(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - PHY initialization */
static inline int al_ddr_phy_init(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - PHY unused DQs power down */
static inline int al_ddr_phy_unused_dq_pd(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR controller and PHY reset */
static inline void al_ddr_reset(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR controller and PHY reset releasing */
static inline int al_ddr_unit_reset_release(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR controller-phy interface initialization */
static inline int al_ddr_ctrl_dfi_init(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR PHY training */
static inline int al_ddr_phy_training(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR PHY switch to normal operating mode */
static inline int al_ddr_phy_run(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - DDR controller switch to normal operating mode */
static inline int al_ddr_ctrl_run(
	struct al_ddr_init_cfg	*cfg);

/* DDR initialization - print training failure */
static void al_ddr_phy_training_failure_print(
	struct al_ddr_init_cfg	*cfg);

/* Divide by 2 (round up) */

/* Convert nanoseconds to reference clock cycles (round up) */
static unsigned int al_ddr_ns_to_ck_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns);

/* Convert nanoseconds to reference clock cycles (round down) */
static unsigned int al_ddr_ns_to_ck_rnd_dn(
	unsigned int clk_freq_mhz,
	unsigned int ns);

/**
 * Return the maximum out of:
 * - A given number of reference clock cycles
 * - A given number of nanoseconds converted to reference clock cycles
 */
static unsigned int al_ddr_max_ck_ns(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ns);

/* Convert nanoseconds to 1024 reference clock cycles (round up) */
static unsigned int al_ddr_ns_to_ck_x1024_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns);

/* Convert nanoseconds to 1024 reference clock cycles (round down) */
static unsigned int al_ddr_ns_to_ck_x1024_rnd_dn(
	unsigned int clk_freq_mhz,
	unsigned int ns);

/* Convert nanoseconds to reference clock cycles (round up) */
static unsigned int al_ddr_ps_to_ck_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ps);

/**
 * Return the maximum out of:
 * - A given number of reference clock cycles
 * - A given number of nanoseconds converted to reference clock cycles
 */
static unsigned int al_ddr_max_ck_ps(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ps);

/* Decrease 'dec_odd' if 'val' is odd, decrease 'dec_even' if 'val' is even */
static unsigned int al_ddr_odd_even_dec(
	unsigned int val,
	unsigned int dec_odd,
	unsigned int dec_even);

/**
 * Return the maximum out of:
 * - A given number of reference clock cycles
 * - A given number of nanoseconds converted to reference clock cycles
 *
 * The result is converted to units of 32 reference clock cycles and rounded up.
 */
static inline unsigned int al_ddr_max_ck_ns_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ns);

/* Convert nanoseconds to 32 reference clock cycles (round up) */
static inline unsigned int al_ddr_ns_to_ck_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns);

/* Convert picoseconds to 32 reference clock cycles (round up) */
static inline unsigned int al_ddr_ps_to_ck_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ps);

/* Set each bit to 1 if rank is active*/
static inline unsigned int active_ranks_calc(
	unsigned int dimms,
	unsigned int ranks);

/* Set CID offset if rank is active*/
static inline unsigned int active_ranks_calc_phy(
	unsigned int active_ranks_no_cid);

/* Wait for PHY stage initialization to be done */
static int al_ddr_phy_wait_for_init_done(
	STRUCT_PHY_REGS __iomem *phy_regs);

/**
 * Rise-to-Rise Mode: When asserted, the PHY aligns the rising edge of
 * its clocks relative to the rising edge of the controller clock,
 * resulting in the PHY sampling and sourcing signals from and to the
 * controller relative to the rising edge of ctl_clk. Otherwise
 * rise-to-fall clocking scheme is used in which the PHY samples and
 * sources signals from and to the controller relative to the falling
 * edge of ctl_clk.
 *
 * Required value: 1
 */
static const unsigned int rr_mode = 1;

/**
 * PHY RX FIFO Read Mode
 *
 * Required value: DWC_DDR_PHY_REGS_PGCR3_RDMODE_STATIC_RD_RSP_OFF
 */
static const uint32_t phy_rdmode =
	DWC_DDR_PHY_REGS_PGCR3_RDMODE_STATIC_RD_RSP_OFF;

/**
 * Number of Cycles to generate ctl_dx_get_static_rd input of PHY.
 * Valid only when RDMODE is set.
 *
 * Required value: 2
 */
static const unsigned int phy_rddly = 2;

/**
 * Value to be loaded into SDRAM EMR3 registers
 *
 * Required value: 0
 */
static const uint16_t mr3 /*= 0*/;

/**
 * If 1, then controller uses 2T timing. Otherwise, uses 1T timing. In
 * 2T timing, all command signals (except chip select) are held for 2
 * clocks on the SDRAM bus. Chip select is asserted on the second cycle
 * of the command
 *
 * Required value: 1
 */
static const unsigned int en_2t_timing_mode = 1;

/**
 * Indicates burst mode.
 *
 * 1 - Sequential burst mode
 * 0 - Interleaved burst mode
 *
 * Related to MR0
 *
 * Suggested value: 1
 */
static const al_bool burst_mode_seq = 1;

/**
 * Specifies the maximum number of DFI clock cycles that the
 * phy_dfi_phyupd_req signal may remain asserted after the assertion of
 * the ddrc_dfi_phyupd_ack signal for phy_dfi_phyupd_type = 2'b00. The
 * phy_dfi_phyupd_req signal may de-assert at any cycle after the
 * assertion of the ddrc_dfi_phyupd_ack signal.
 *
 * Required value: 0x10
 */
static const unsigned int dfi_phyupd_type0 = 0x10;

/**
 * Specifies the maximum number of DFI clock cycles that the
 * phy_dfi_phyupd_req signal may remain asserted after the assertion of
 * the ddrc_dfi_phyupd_ack signal for phy_dfi_phyupd_type = 2'b01. The
 * phy_dfi_phyupd_req signal may de-assert at any cycle after the
 * assertion of the ddrc_dfi_phyupd_ack signal.
 *
 * Required value: 0x640
 */
static const unsigned int dfi_phyupd_type1 = 0x640;

/**
 * Cycles to hold ODT for a read command. When 0x0, ODT signal is ON
 * for 1 cycle. When 0x1, it is ON for 2 cycles, and so on.
 *
 * Required value: 5 (assuming mstr.burst_rdwr = 4)
 */
static const unsigned int rd_odt_hold = 5;

/**
 * Cycles to hold ODT for a write command. When 0x0, ODT signal is ON
 * for 1 cycle. When 0x1, it is ON for 2 cycles, and so on.
 *
 * Required value: 5 (assuming mstr.burst_rdwr = 4)
 */
static const unsigned int wr_odt_hold = 5;

/**
 * Extra Cycles to hold ODT for a PHY command. When 0x0, ODT signal is ON
 * for 4 cycles. When 0x1, it is ON for 6 cycles, and so on.
 *
 * Suggested value: 1
 */
static const unsigned int phy_odt_hold = 1;

/**
 * If set to 1, read transactions with ID not covered by any of the
 * virtual channel ID mapping registers are not reordered.
 *
 * Required value: 1
 */
static const unsigned int read_reorder_bypass_en = 1;

/**
 * Determines the mask used in the ID mapping function
 *
 * Required value: 0x18
 */
static const unsigned int id_mask = 0x18;

/**
 * Determines the value used in the ID mapping function
 *
 * Required value: 0x08
 */
static const unsigned int id_value = 0x08;

/**
 * Mode Register Set command cycle time
 *
 * Required value: 4
 */
static const unsigned int t_mrd = 4;

/**
 * CAS^ to CAS^ command delay
 *
 * Required value: 4
 */
static const unsigned int t_ccd = 4;

/**
 * Minimum time to wait after coming out of self refresh before doing
 * anything. This must be bigger than all the constraints that exist
 * (specifications: max of tXSNR and tXSRD and tXSDLL which is 512
 * clocks).
 *
 * Required value: (512 / 32)
 */
static const unsigned int post_selfref_gap_x32 = (512 / 32) + 1;

/**
 * Specifies the number of DFI clock cycles after an assertion or
 * de-assertion of the DFI control signals that the control signals at
 * the PHY-DRAM interface reflect the assertion or de-assertion.
 *
 * Required value: 7
 */
static const unsigned int dfi_t_ctrl_delay = 7;

/**
 * Specifies the number of clock cycles between when dfi_wrdata_en is
 * asserted to when the associated write data is driven on the
 * dfi_wrdata signal. This corresponds to the DFI timing parameter
 * tphy_wrdata.
 *
 * Required value: 0
 */
static const unsigned int dfi_tphy_wrdata /*= 0*/;

/**
 * Specifies the number of DFI clock cycles from the assertion of the
 * ddrc_dfi_dram_clk_disable signal on the DFI until the clock to the
 * DRAM memory devices, at the PHY-DRAM boundary, maintains a low value.
 *
 * Required value: 4
 */
static const unsigned int dfi_t_dram_clk_disable = 4;

/**
 * Specifies the number of DFI clock cycles from the de-assertion of the
 * ddrc_dfi_dram_clk_disable signal on the DFI until the first valid
 * rising edge of the clock to the DRAM memory devices, at the PHY-DRAM
 * boundary.
 *
 * Required value: 4
 */
static const unsigned int dfi_t_dram_clk_enable = 4;

/**
 * Disable controller initiated DLL calibrations.
 *
 * Suggested value: 1
 */
static const unsigned int dis_auto_ctrlupd = 1;

/**
 * Burst chop is supported only when using full bus-width mode. Only
 * reads make use of burst chop. Writes still complete a full write
 * burst every time because of write combine support. When burst chop is
 * in use, short reads make use of burst chop. Note that per DDR3
 * specifications, a rank is unavailable for two cycles following a
 * burst chop, so the implementation of burst chop provides an advantage
 * only when switching between ranks.
 *
 * Suggested value: 0
 */

/*
 * Addressing RMN: 11710
 *
 * RMN description:
 * Max Rank Read Feature does not Provide an Opportunity to Reschedule all Rank with BC4
 * Software flow:
 * Set burstchop = 0
 */
static const al_bool burstchop;

/**
 * Exit Power Down with DLL on to any valid command; Exit Precharge
 * Power Down with DLL frozen to commands not requiring a locked DLL
 *
 * Required value: According to the following JEDEC table:
 *                    DDR freq | t_xp
 *                 ------------------------------
 *                      800MHz | max(3nCK, 7.5ns)
 *                     1066Mhz | max(3nCK, 7.5ns)
 *                     1333MHz | max(3nCK, 6ns)
 *                     1600MHz | max(3nCK, 6ns)
 *                     1866MHz | max(3nCK, 6ns)
 *                     2133MHz | max(3nCK, 6ns)
 *                     2400MHz | max(3nCK, 6ns)
 *                     2666MHz | max(3nCK, 6ns)
 */
static const struct al_ddr_max_ck_ps_ent t_xp_table[AL_DDR_FREQ_ENUM_SIZE] = {
	{ 3, 7500 },	/* AL_DDR_FREQ_800 */
	{ 3, 7500 },	/* AL_DDR_FREQ_1066 */
	{ 3, 6000 },	/* AL_DDR_FREQ_1333 */
	{ 3, 6000 },	/* AL_DDR_FREQ_1600 */
	{ 3, 6000 },	/* AL_DDR_FREQ_1866 */
	{ 3, 6000 },	/* AL_DDR_FREQ_2133 */
	{ 3, 6000 },	/* AL_DDR_FREQ_2400 */
	{ 3, 6000 },	/* AL_DDR_FREQ_2666 */
};


/**
 * Minimum number of cycles of CKE HIGH/LOW during power-down and self
 * refresh
 *
 * Required value: According to the following JEDEC table:
 *                    DDR freq | t_cke
 *                 ---------------------------------------------
 *                      800MHz | MAX(3nCK, 7.5ns)
 *                     1066Mhz | MAX(3nCK, 5.625ns)
 *                     1333MHz | MAX(3nCK, 5.625ns)
 *                     1600MHz | MAX(3nCK, 5ns)
 *                     1866MHz | MAX(3nCK, 5ns)
 *                     2133MHz | MAX(3nCK, 5ns)
 */
static const struct al_ddr_max_ck_ps_ent t_cke_table[
	AL_DDR_FREQ_ENUM_SIZE] = {
	{ 3,	7500 },	/* AL_DDR_FREQ_800 */
	{ 3,	5625 },	/* AL_DDR_FREQ_1066 */
	{ 3,	5625 },	/* AL_DDR_FREQ_1333 */
	{ 3,	5000 },	/* AL_DDR_FREQ_1600 */
	{ 3,	5000 },	/* AL_DDR_FREQ_1866 */
	{ 3,	5000 },	/* AL_DDR_FREQ_2133 */
};


/**
 * Read BDL's pre seed value for Alpine V2 RMN 6951 SW WA
 *
 * Suggested value: 0x20
 */

/*******************************************************************************
 ******************************************************************************/
static inline void al_ddr_phy_data_lane_cfg(
	struct al_ddr_init_cfg	*cfg,
	int			byte)
{
	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);
	STRUCT_PHY_DATX8_REGS __iomem *datx8_regs = &phy_regs->datx8[byte];


	al_reg_write32(
		&datx8_regs->LCDLR[2],
		(AL_DDR_RNK_RD_DQS_GATING_DLY <<
		 DWC_DDR_PHY_REGS_DXNLCDLR2_R0DQSGD_SHIFT) |
		(AL_DDR_RNK_RD_DQS_GATING_DLY <<
		 DWC_DDR_PHY_REGS_DXNLCDLR2_R1DQSGD_SHIFT) |
		(AL_DDR_RNK_RD_DQS_GATING_DLY <<
		 DWC_DDR_PHY_REGS_DXNLCDLR2_R2DQSGD_SHIFT) |
		(AL_DDR_RNK_RD_DQS_GATING_DLY <<
		 DWC_DDR_PHY_REGS_DXNLCDLR2_R3DQSGD_SHIFT));

}


/*******************************************************************************
 ******************************************************************************/
static inline void al_ddr_init_print_params(
	struct al_ddr_init_cfg	*cfg)
{
	int i;

	al_dbg("-----------------------------------------------------------\n");
	al_dbg("DDR configuration\n");
	al_dbg("-----------------------------------------------------------\n");
	al_dbg("Organization\n");
	al_dbg("\tData Width: %u bits\n",
		(cfg->org.data_width == AL_DDR_DATA_WIDTH_16_BITS) ? 16 :
		(cfg->org.data_width == AL_DDR_DATA_WIDTH_32_BITS) ? 32 :
		(cfg->org.data_width == AL_DDR_DATA_WIDTH_64_BITS) ? 64 :
		0);
	al_dbg("\tNum ranks: %u\n", cfg->org.ranks);
	al_dbg("\tNum DIMMs: %u\n", cfg->org.dimms);
	al_dbg("\trdimm = %s\n", cfg->org.rdimm ? "yes" : "no");
	al_dbg("\tudimm_addr_mirroring = %s\n", cfg->org.udimm_addr_mirroring ? "yes" : "no");
	al_dbg("\tecc_is_supported = %s\n", cfg->org.ecc_is_supported ? "yes" : "no");

	al_dbg("Address mapping\n");
	al_dbg("\tcol[3..9, 11..13] = %u %u %u %u %u %u %u %u %u %u\n",
		cfg->addrmap.col_b3_9_b11_13[0],
		cfg->addrmap.col_b3_9_b11_13[1],
		cfg->addrmap.col_b3_9_b11_13[2],
		cfg->addrmap.col_b3_9_b11_13[3],
		cfg->addrmap.col_b3_9_b11_13[4],
		cfg->addrmap.col_b3_9_b11_13[5],
		cfg->addrmap.col_b3_9_b11_13[6],
		cfg->addrmap.col_b3_9_b11_13[7],
		cfg->addrmap.col_b3_9_b11_13[8],
		cfg->addrmap.col_b3_9_b11_13[9]);
	al_dbg("\tbank[0..2] = %u %u %u\n",
		cfg->addrmap.bank_b0_2[0],
		cfg->addrmap.bank_b0_2[1],
		cfg->addrmap.bank_b0_2[2]);
	al_dbg("\tbg[0..1] = %u %u\n",
		cfg->addrmap.bg_b0_1[0],
		cfg->addrmap.bg_b0_1[1]);
	al_dbg("\trow[0..17] = %u %u %u %u %u %u %u %u %u %u %u %u %u %u %u %u %u %u\n",
		cfg->addrmap.row_b0_17[0],
		cfg->addrmap.row_b0_17[1],
		cfg->addrmap.row_b0_17[2],
		cfg->addrmap.row_b0_17[3],
		cfg->addrmap.row_b0_17[4],
		cfg->addrmap.row_b0_17[5],
		cfg->addrmap.row_b0_17[6],
		cfg->addrmap.row_b0_17[7],
		cfg->addrmap.row_b0_17[8],
		cfg->addrmap.row_b0_17[9],
		cfg->addrmap.row_b0_17[10],
		cfg->addrmap.row_b0_17[11],
		cfg->addrmap.row_b0_17[12],
		cfg->addrmap.row_b0_17[13],
		cfg->addrmap.row_b0_17[14],
		cfg->addrmap.row_b0_17[15],
		cfg->addrmap.row_b0_17[16],
		cfg->addrmap.row_b0_17[17]);
	al_dbg("\tcs[0..1] = %u %u\n",
		cfg->addrmap.cs_b0_1[0],
		cfg->addrmap.cs_b0_1[1]);
	al_dbg("\tswap addr[16..14] with addr[19..17] = %s\n",
		cfg->addrmap.swap_14_16_with_17_19 ? "yes" : "no");

	al_dbg("Timing\n");
	al_dbg("\tref_clk_freq_mhz = %u\n", cfg->tmg.ref_clk_freq_mhz);
	al_dbg("\tddr_freq = %u MHz\n",
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_800) ? 800 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_1066) ? 1066 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_1333) ? 1333 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_1600) ? 1600 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_1866) ? 1866 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_2133) ? 2133 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_2400) ? 2400 :
		(cfg->tmg.ddr_freq == AL_DDR_FREQ_2666) ? 2666 :
		0);
	al_dbg("\tt_faw_ps = %u ps\n", cfg->tmg.t_faw_ps);
	al_dbg("\tt_ras_min_ps = %u ps\n", cfg->tmg.t_ras_min_ps);
	al_dbg("\tt_rc_ps = %u ps\n", cfg->tmg.t_rc_ps);
	al_dbg("\tt_rcd_ps = %u ps\n", cfg->tmg.t_rcd_ps);
	al_dbg("\tt_rrd_ps = %u ps\n", cfg->tmg.t_rrd_ps);
	al_dbg("\tt_rp_ps = %u ps\n", cfg->tmg.t_rp_ps);
	al_dbg("\tt_rfc_min_ps = %u ps\n", cfg->tmg.t_rfc_min_ps);
	al_dbg("\tt_wtr_ps = %u ps\n", cfg->tmg.t_wtr_ps);
	al_dbg("\tt_rtp_ps = %u ps\n", cfg->tmg.t_rtp_ps);
	al_dbg("\tt_wr_ps = %u ps\n", cfg->tmg.t_wr_ps);
	al_dbg("\tcl = %u ck\n", cfg->tmg.cl);
	al_dbg("\tcwl = %u ck\n", cfg->tmg.cwl);
	al_dbg("\tal = %u ck\n", cfg->tmg.al);
	al_dbg("Impedance Control\n");
	al_dbg("\tdic = %u\n",
		(cfg->impedance_ctrl.dic == AL_DDR_DIC_RZQ6) ? 6 :
		(cfg->impedance_ctrl.dic == AL_DDR_DIC_RZQ7) ? 7 :
		0);
	al_dbg("\todt = %d\n",
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_DIS) ? 0 :
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_RZQ2) ? 2 :
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_RZQ4) ? 4 :
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_RZQ6) ? 6 :
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_RZQ8) ? 8 :
		(cfg->impedance_ctrl.odt == AL_DDR_ODT_RZQ12) ? 12 :
		-1);
	al_dbg("\todt_dyn = %s\n",
		(cfg->impedance_ctrl.odt_dyn == AL_DDR_ODT_DYN_DIS) ? "Dis" :
		(cfg->impedance_ctrl.odt_dyn == AL_DDR_ODT_DYN_RZQ2) ? "RZQ2" :
		(cfg->impedance_ctrl.odt_dyn == AL_DDR_ODT_DYN_RZQ4) ? "RZQ4" :
		"N/A");

	al_dbg("\twr_odt_map = %u %u %u %u\n",
		cfg->impedance_ctrl.wr_odt_map[0],
		cfg->impedance_ctrl.wr_odt_map[1],
		cfg->impedance_ctrl.wr_odt_map[2],
		cfg->impedance_ctrl.wr_odt_map[3]);
	al_dbg("\trd_odt_map = %u %u %u %u\n",
		cfg->impedance_ctrl.rd_odt_map[0],
		cfg->impedance_ctrl.rd_odt_map[1],
		cfg->impedance_ctrl.rd_odt_map[2],
		cfg->impedance_ctrl.rd_odt_map[3]);
	al_dbg("\tphy_rout [ohm] = ");
	for (i = 0; i < AL_DDR_PHY_NUM_ZQ_SEGMENTS_ALPINE_V1; i++)
		al_dbg("%u ",
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_80OHM) ? 80 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_68OHM) ? 68 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_60OHM) ? 60 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_53OHM) ? 53 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_48OHM) ? 48 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_44OHM) ? 44 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_40OHM) ? 40 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_37OHM) ? 37 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_34OHM) ? 34 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_32OHM) ? 32 :
			(cfg->impedance_ctrl.phy_rout[i] == AL_DDR_PHY_ROUT_30OHM) ? 30 :
			0);
	al_dbg("\n");

	al_dbg("\tphy_odt [ohm] = ");
	for (i = 0; i < AL_DDR_PHY_NUM_ZQ_SEGMENTS_ALPINE_V1; i++)
		al_dbg("%u ",
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_200OHM) ? 200 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_133OHM) ? 133 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_100OHM) ? 100 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_77OHM) ? 77 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_66OHM) ? 66 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_56OHM) ? 56 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_50OHM) ? 50 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_44OHM) ? 44 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_40OHM) ? 40 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_36OHM) ? 36 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_33OHM) ? 33 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_30OHM) ? 30 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_28OHM) ? 28 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_26OHM) ? 26 :
			(cfg->impedance_ctrl.phy_odt[i] == AL_DDR_PHY_ODT_25OHM) ? 25 :
			0);
	al_dbg("\n");
	al_dbg("\tdqs_res = pull %s ohm\n",
		(cfg->impedance_ctrl.dqs_res == AL_DDR_DQS_RES_PULL_DOWN_500OHM) ? "down 500" :
		(cfg->impedance_ctrl.dqs_res == AL_DDR_DQS_RES_PULL_UP_611OHM) ? "up 611" :
		"N/A");
	al_dbg("\tdqsn_res = pull %s ohm\n",
		(cfg->impedance_ctrl.dqsn_res == AL_DDR_DQSN_RES_PULL_UP_458OHM) ? "up 458" :
		(cfg->impedance_ctrl.dqsn_res == AL_DDR_DQSN_RES_PULL_UP_500OHM) ? "up 500" :
		"N/A");
	al_dbg("Misc\n");
	al_dbg("\tecc_is_enabled = %s\n", cfg->misc.ecc_is_enabled ? "yes" : "no");
	al_dbg("\tecc_scrub_dis = %s\n", cfg->misc.ecc_scrub_dis ? "yes" : "no");
	al_dbg("\ttraining_en = %s\n", cfg->misc.training_en ? "yes" : "no");
	al_dbg("\tphy_dll_en = %s\n", cfg->misc.phy_dll_en ? "yes" : "no");
	al_dbg("-----------------------------------------------------------\n");
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_active_byte_lanes_mark(
	struct al_ddr_init_cfg	*cfg)
{
	unsigned int val_active_byte_lanes_64_bits =
		(cfg->org.data_width == AL_DDR_DATA_WIDTH_64_BITS) ? 1 : 0;
	int i;

	for (i = 0; i < AL_DDR_PHY_ECC_BYTE_LANE_INDEX_ALPINE_V1; i++)
		cfg->calc.active_byte_lanes[i] = 1;

	cfg->calc.active_byte_lanes[i++] = cfg->org.ecc_is_supported;

	for (; i < AL_DDR_PHY_NUM_BYTE_LANES; i++)
		cfg->calc.active_byte_lanes[i] = val_active_byte_lanes_64_bits;
	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_ctrl_cfg(
	struct al_ddr_init_cfg	*cfg)
{
	uint16_t mr0;
	uint16_t mr1;
	uint16_t mr2;


	unsigned int active_ranks = active_ranks_calc(cfg->org.dimms, cfg->org.ranks);

	struct al_nb_regs __iomem *nb_regs =
		(struct al_nb_regs __iomem *)cfg->ddr_cfg.nb_regs_base;

	STRUCT_CTRL_REGS __iomem *ctrl_regs = CTRL_REGS(cfg->ddr_cfg.ddr_ctrl_regs_base);
	STRUCT_CTRL_MP_REGS __iomem *ctrl_mp_regs = CTRL_MP_REGS(cfg->ddr_cfg.ddr_ctrl_regs_base);

	/**
	 * ZQ initial calibration, tZQINIT [32 nCK]
	 *
	 * Required value: max(512nCK, 640ns)
	 */
	unsigned int dev_zqinit_x32 =
		al_ddr_max_ck_ns_x32_rnd_up(REF_CLK_FREQ_MHZ, 512, 640);

	/**
	 * tZQOPER: Number of cycles of NOP required after a ZQCL (ZQ
	 * calibration long) command is issued to SDRAM. [nCK]
	 *
	 * Required value: Max(256ck,320ns)
	 */
	unsigned int t_zq_long_nop =
		al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 256, 320);

	/**
	 * tZQCS: Number of cycles of NOP required after a ZQCS (ZQ
	 * calibration short) command is issued to SDRAM. [nCK]
	 *
	 * Required value: Max(64ck,80ns)
	 */
	unsigned int t_zq_short_nop =
		al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 64, 80);

	/**
	 * Average time between refreshes for a given rank. The actual time
	 * between any two refresh commands may be larger or smaller than this.
	 * This represents the maximum time allowed between refresh commands to
	 * a given rank when averaged over a large period of time. [32 nCK]
	 *
	 * Required value: TREFI_X32
	 *
	 * Addressing RMN: 2153
	 *
	 * RMN description:
	 * On specific dimms it seems t_rfc_nom_x32 is not enough.
	 *
	 * Software flow:
	 * Reduce by 800ns
	 */
	unsigned int t_rfc_nom_x32 =
		al_ddr_ns_to_ck_x32_rnd_up(REF_CLK_FREQ_MHZ, TREFI_NS - 800);

	/**
	 * Activate to precharge command period - maximal value [1024 nCK]
	 *
	 * Required value: TREFI_9_X1024
	 */
	unsigned int t_ras_max =
		al_ddr_ns_to_ck_x1024_rnd_dn(REF_CLK_FREQ_MHZ, 9*TREFI_NS);

	/* WRITE recovery time */
	unsigned int t_wr =
		al_ddr_ps_to_ck_rnd_up(REF_CLK_FREQ_MHZ, cfg->tmg.t_wr_ps);

	/**
	 * Delay from start of internal write transaction to internal read
	 * command. [nCK]
	 */
	unsigned int t_wtr =
		al_ddr_ps_to_ck_rnd_up(REF_CLK_FREQ_MHZ, cfg->tmg.t_wtr_ps);


	/* Internal READ Command to PRECHARGE Command delay [nCK]. */
	unsigned int t_rtp =
		al_ddr_ps_to_ck_rnd_up(REF_CLK_FREQ_MHZ, cfg->tmg.t_rtp_ps);

	/* Read latency */
	unsigned int rl = (AL + CL);

	/* Write latency */
	unsigned int wl = (AL + CWL);

	/**
	 * Number of clocks of gap in data responses when performing
	 * consecutive writes to different ranks.
	 * This is used to switch the delays in the PHY to match the rank
	 * requirements.
	 *
	 * Suggested value: 6
	 *
	 * Addressing RMN: 1968
	 * Workaround: Relaxed timing by 8
	*/
	unsigned int diff_rank_wr_gap = 14;

	/**
	 * Number of clocks of gap in data responses when performing
	 * consecutive reads to different ranks.
	 * This is used to switch the delays in the PHY to match the rank
	 * requirements.
	 *
	 * Suggested value: 6
	 *
	 * Addressing RMN: 1968
	 * Workaround: Relaxed timing by 8
	*/
	unsigned int diff_rank_rd_gap = 14;

	/**
	 * Minimum time between write and precharge to same bank. [nCK]
	 *
	 * Required value: (wl + (BL/2) + t_wr)
	 */
	unsigned int wr2pre = (wl + (BL/2) + t_wr);


	/**
	 * Minimum time from a read command to a precharge command to the same
	 * bank [nCK]
	 *
	 * Required value: (AL + MAX(t_rtp, 4))
	 */
	unsigned int rd2pre =
		(AL + al_max_t(unsigned long, t_rtp, 4));

	/**
	 * Minimum time to allow between issuing any read command and issuing
	 * any write command [nCK]
	 *
	 * Required value: (rl + (BL/2) + 2 - wl)
	 */
	/* Workaround: Relaxed read to write timing by 2 */
	unsigned int rd2wr = (rl + (BL/2) + 2 - wl + 2);

	/**
	 * Minimum time to allow between issuing any write command and issuing
	 * any read command. [nCK]
	 *
	 * Required value: (wl + (BL/2) + t_wtr)
	 */
	/* Workaround: Relaxed write to read timing by 2 */
	unsigned int wr2rd = (wl + (BL/2) + t_wtr + 2);


	unsigned int t_cke = AL_DDR_TMG_TBL_MAX_CK_PS_GET_VAL(t_cke_table);

	unsigned int t_faw = al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ,
		cfg->tmg.t_faw_ps);

	unsigned int t_ras_min = al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ,
		cfg->tmg.t_ras_min_ps);

	unsigned int t_xp = AL_DDR_TMG_TBL_MAX_CK_PS_GET_VAL(t_xp_table);
	unsigned int t_rc = al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ,
		cfg->tmg.t_rc_ps);

	/* tRCD - AL */
	unsigned int t_rcd = al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ,
		cfg->tmg.t_rcd_ps) - AL;

	unsigned int t_rrd = al_ddr_max_ck_ps(
		REF_CLK_FREQ_MHZ,
		4,
		cfg->tmg.t_rrd_ps);


	unsigned int t_rp = al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ,
		cfg->tmg.t_rp_ps);

	/**
	 * Minimum CKE low width for Self Refresh entry to exit timing [nCK]
	 *
	 * Required value: t_cke + 1
	 */
	unsigned int t_ckesr = t_cke + 1;

	/**
	 * Mode Register Set command update delay [nCK]
	 *
	 * Required value: al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 12, 15)
	 */
	unsigned int t_mod = al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 12, 15) + cfg->org.rdimm;


	/**
	 * Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down
	 * Entry (PDE)
	 * Specifies the number of DFI clock cycles from the de-assertion of the
	 * ddrc_dfi_dram_clk_disable signal on the DFI until the first valid
	 * rising edge of the clock to the DRAM memory devices, at the PHY-DRAM
	 * boundary. [nCK]
	 *
	 * Required value: al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 5, 10)
	 */
	unsigned int t_cksre = al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 5, 10) + rr_mode;

	/**
	 * Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down
	 * Exit (PDX) or Reset Exit [nCK]
	 *
	 * Required value: al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 5, 10)
	 */
	unsigned int t_cksrx = al_ddr_max_ck_ns(REF_CLK_FREQ_MHZ, 5, 10);

	/**
	 * Time from the assertion of a read command on the DFI interface to the
	 * assertion of the ddrc_dfi_rddata_en signal. [nCK]
	 *
	 * Required value: AL_DDR_ODD_EVEN_DEC(rl + cfg->org.rdimm, 3, 4)
	 */
	unsigned int dfi_t_rddata_en =
		al_ddr_odd_even_dec(rl + cfg->org.rdimm, 3, 4);

	/**
	 * Number of clocks from the write command to write data enable. [nCK]
	 *
	 * Required value: AL_DDR_ODD_EVEN_DEC(wl + cfg->org.rdimm, 3, 4)
	 */
	unsigned int dfi_tphy_wrlat =
		al_ddr_odd_even_dec(wl + cfg->org.rdimm, 3, 4);



	unsigned int t_rfc_min =
		al_ddr_ps_to_ck_rnd_up(REF_CLK_FREQ_MHZ, cfg->tmg.t_rfc_min_ps);

	/**
	 * Self Refresh to commands not requiring a locked DLL [nCK]
	 *
	 * Required value:
	 * DDR3 : MAX(5nCK, tRFC(min) + 10ns)
	 * DDR4 : tRFC(min) + 10ns
	 */
	unsigned int t_xs = al_max_t(unsigned int, 5, al_ddr_ps_to_ck_rnd_up(
			REF_CLK_FREQ_MHZ, cfg->tmg.t_rfc_min_ps + 10000));


	unsigned int t_ck_ps = 1000000 / REF_CLK_FREQ_MHZ;
	/**
	 * Cycles to wait after driving CKE high to start the SDRAM
	 * initialization sequence. [1024 nCK]
	 *
	 * Required value:
	 * MAX(t_xs, 5 x tCK)
	 */
	unsigned int post_cke_x1024 =
		((al_max_t(unsigned int, t_xs, al_ddr_ps_to_ck_rnd_up(
		REF_CLK_FREQ_MHZ, 5 * t_ck_ps)) + 1023) / 1024) + 1;

	/**
	 * Cycles to wait after reset before driving CKE high to start the SDRAM
	 * initialization sequence. [1024 nCK]
	 *
	 * Required value:
	 * al_ddr_ns_to_ck_x1024_rnd_up(REF_CLK_FREQ_MHZ, 500000)
	 */
	unsigned int pre_cke_x1024 =
		al_ddr_ns_to_ck_x1024_rnd_up(REF_CLK_FREQ_MHZ, 500000);
	/* TODO : this value should increase for DDR RDIMM - need to find the correct value */

	/**
	 * Number of cycles to assert SDRAM reset signal during init sequence.
	 * [1024 nCK]
	 *
	 * Required value:
	 * al_ddr_ns_to_ck_x1024_rnd_up(REF_CLK_FREQ_MHZ, 200000)
	 */
	unsigned int dram_rstn_x1024 =
		al_ddr_ns_to_ck_x1024_rnd_up(REF_CLK_FREQ_MHZ, 200000);

	/**
	 * Enable controller acknowledgements for PHY DLL calibrations requests.
	 * When the PHY initiates a DLL calbration it requests the controller
	 * to hold incoming traffic and waits for its acknowledgement.
	 *
	 * Related to MR1
	 *
	 * Suggested value: 1
	 */
	unsigned int dfi_phyupd_en = cfg->misc.phy_dll_en;

	/**
	 * The delay, in clock cycles, from issuing a read command to setting ODT values
	 * associated with that command.
	 *
	 * Valid values: 0-15
	 *
	 * Suggested value: CL - WL
	 */
	unsigned int rd_odt_delay = cfg->tmg.cl - wl;


	/* DDR controller 1:2 freq mode timing params */
	unsigned int t_rfc_nom_x32_ctrl = t_rfc_nom_x32 ;
	unsigned int t_rfc_min_ctrl = t_rfc_min;

	unsigned int post_cke_x1024_ctrl = post_cke_x1024;
	unsigned int pre_cke_x1024_ctrl = pre_cke_x1024;
	unsigned int dram_rstn_x1024_ctrl = dram_rstn_x1024;

	unsigned int diff_rank_wr_gap_ctrl = diff_rank_wr_gap;
	unsigned int diff_rank_rd_gap_ctrl = diff_rank_rd_gap;

	unsigned int wr2pre_ctrl = wr2pre;

	unsigned int t_faw_ctrl = t_faw;
	unsigned int t_ras_max_ctrl = t_ras_max;
	unsigned int t_ras_min_ctrl = t_ras_min;
	unsigned int t_xp_ctrl = t_xp;
	unsigned int rd2pre_ctrl = rd2pre;
	unsigned int t_rc_ctrl = t_rc;

	unsigned int rd2wr_ctrl = rd2wr;
	unsigned int wr2rd_ctrl = wr2rd;

	unsigned int t_mrd_ctrl = t_mrd;
	unsigned int t_mod_ctrl = t_mod;
	unsigned int t_rcd_ctrl = t_rcd;
	unsigned int t_ccd_ctrl = t_ccd;
	unsigned int t_rrd_ctrl = t_rrd;
	unsigned int t_rp_ctrl = t_rp;
	unsigned int t_cksrx_ctrl = t_cksrx;
	unsigned int t_cksre_ctrl = t_cksre;
	unsigned int t_ckesr_ctrl = t_ckesr;
	unsigned int t_cke_ctrl = t_cke;

	unsigned int t_zq_long_nop_ctrl = t_zq_long_nop;
	unsigned int t_zq_short_nop_ctrl = t_zq_short_nop;



	al_assert(rd_odt_delay <= AL_DDR_CTRL_MAX_READ_ODT_DELAY);



	cfg->calc.t_rp = t_rp;
	cfg->calc.t_ras_min = t_ras_min;
	cfg->calc.t_rc = t_rc;
	cfg->calc.t_rrd = t_rrd;
	cfg->calc.t_rcd = t_rcd;
	cfg->calc.t_rtp = t_rtp;
	cfg->calc.t_wtr = t_wtr;
	cfg->calc.rd_odt_delay = rd_odt_delay;

#if (!defined(AL_DDR_PHY_DISABLED) || (AL_DDR_PHY_DISABLED == 0))
#if (defined(AL_DDR_VERIF_SHORT_TIME) && (AL_DDR_VERIF_SHORT_TIME == 1))
	{
		STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);
		uint32_t reg_val;

		pre_cke_x1024_ctrl = 1;
		post_cke_x1024_ctrl = 1;
		dram_rstn_x1024_ctrl = 1;

		/* PTR0  */
		/* to reduce simulation time */
		reg_val = 0x10000010;
		al_reg_write32(&phy_regs->PTR[0], reg_val);

		/* PTR1 */
		/* to reduce simulation time */
		reg_val = 0x00800080;
		al_reg_write32(&phy_regs->PTR[1], reg_val);
	}
#endif /* AL_DDR_VERIF_SHORT_TIME */
#endif

/* TODO : trigger sw_done after dfi_init done? */

	al_reg_write32_masked(
		&ctrl_regs->dfimisc,
		DWC_DDR_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN,
		0);

	al_reg_write32_masked(
		&ctrl_regs->mstr,
		(DWC_DDR_UMCTL2_REGS_MSTR_ACTIVE_RANKS_MASK |
		DWC_DDR_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_MASK |
		DWC_DDR_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE |
		DWC_DDR_UMCTL2_REGS_MSTR_BURSTCHOP |
		DWC_DDR_UMCTL2_REGS_MSTR_BURST_MODE |
		DWC_DDR_UMCTL2_REGS_MSTR_DDR3),
		((active_ranks << DWC_DDR_UMCTL2_REGS_MSTR_ACTIVE_RANKS_SHIFT) |
		((cfg->org.data_width == AL_DDR_DATA_WIDTH_32_BITS) ?
		DWC_DDR_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_32 :
		DWC_DDR_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_64) |
		(en_2t_timing_mode ?
		 DWC_DDR_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE : 0) |
		(burstchop ?
		 DWC_DDR_UMCTL2_REGS_MSTR_BURSTCHOP : 0) |
		(burst_mode_seq ?
		 0 : DWC_DDR_UMCTL2_REGS_MSTR_BURST_MODE) |
		DWC_DDR_UMCTL2_REGS_MSTR_DDR3));


	if (cfg->perf)
		al_reg_write32_masked(
			&ctrl_regs->rfshctl0,
			DWC_DDR_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_MASK_ALPINE_V1,
			DWC_DDR_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_ALPINE_V1(
				cfg->perf->refresh_burst));

	al_reg_write32_masked(
		&ctrl_regs->rfshtmg,
		(DWC_DDR_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X32_MASK |
		DWC_DDR_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_MASK),
		((t_rfc_nom_x32_ctrl <<
		  DWC_DDR_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X32_SHIFT) |
		(t_rfc_min_ctrl <<
		 DWC_DDR_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->ecccfg0,
		DWC_DDR_UMCTL2_REGS_ECCCFG0_ECC_MODE_MASK |
		DWC_DDR_UMCTL2_REGS_ECCCFG0_DIS_SCRUB,
		(cfg->misc.ecc_is_enabled ?
		DWC_DDR_UMCTL2_REGS_ECCCFG0_ECC_MODE_EN :
		DWC_DDR_UMCTL2_REGS_ECCCFG0_ECC_MODE_DIS) |
		(cfg->misc.ecc_scrub_dis ?
		DWC_DDR_UMCTL2_REGS_ECCCFG0_DIS_SCRUB :
		0));

	al_reg_write32_masked(
		&ctrl_regs->parctl,
		DWC_DDR_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN,
		DWC_DDR_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN);

	al_reg_write32_masked(
		&ctrl_regs->init0,
		(DWC_DDR_UMCTL2_REGS_INIT0_PRE_CKE_X1024_MASK |
		DWC_DDR_UMCTL2_REGS_INIT0_POST_CKE_X1024_MASK),
		((pre_cke_x1024_ctrl <<
		  DWC_DDR_UMCTL2_REGS_INIT0_PRE_CKE_X1024_SHIFT) |
		(post_cke_x1024_ctrl <<
		 DWC_DDR_UMCTL2_REGS_INIT0_POST_CKE_X1024_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->init1,
		DWC_DDR_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_MASK,
		dram_rstn_x1024_ctrl <<
		DWC_DDR_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_SHIFT);

		/**
		* Value to be loaded into the SDRAM Mode register
		*
		* Required value:
		* Bitwise OR of the following:
		* - AL_DDR_JEDEC_DDR3_MR_BC_4_8 or AL_DDR_JEDEC_DDR3_MR_BL_8_FIXED -
		*   depending on 'burstchop' being enabled or not
		* - AL_DDR_JEDEC_DDR3_MR_BT_SEQ or AL_DDR_JEDEC_DDR3_MR_BT_INTRLVD -
		*   depending on 'burst_mode_seq'
		* - AL_DDR_JEDEC_DDR3_MR_CL_* - depending on CL
		* - AL_DDR_JEDEC_DDR3_MR_WR_* - depending on tWR in clock cycles
		* - AL_DDR_JEDEC_DDR3_MR_PD_SLOW_EXIT or
		*   AL_DDR_JEDEC_DDR3_MR_PD_FAST_EXIT - depending on whether the DRAM
		*   DLL is on or off - DRAM DLL should be on by default
		*/

		mr0 = (AL_DDR_JEDEC_DDR3_MR_PD_FAST_EXIT | AL_DDR_JEDEC_DDR3_MR_DR);

		mr0 |= (burstchop) ?
			AL_DDR_JEDEC_DDR3_MR_BC_4_8 : AL_DDR_JEDEC_DDR3_MR_BL_8_FIXED;
		mr0 |= (burst_mode_seq) ?
			AL_DDR_JEDEC_DDR3_MR_BT_SEQ : AL_DDR_JEDEC_DDR3_MR_BT_INTRLVD;

		switch (cfg->tmg.cl) {
		case 5:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_5;
			break;
		case 6:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_6;
			break;
		case 7:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_7;
			break;
		case 8:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_8;
			break;
		case 9:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_9;
			break;
		case 10:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_10;
			break;
		case 11:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_11;
			break;
		case 12:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_12;
			break;
		case 13:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_13;
			break;
		case 14:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_CL_14;
			break;
		default:
			al_err("invld CL (%d)!\n", cfg->tmg.cl);
			return -EINVAL;
		};

		switch (t_wr) {
		case 5:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_5;
			break;
		case 6:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_6;
			break;
		case 7:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_7;
			break;
		case 8:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_8;
			break;
		case 10:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_10;
			break;
		case 12:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_12;
			break;
		case 14:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_14;
			break;
		case 16:
			mr0 |= AL_DDR_JEDEC_DDR3_MR_WR_16;
			break;
		default:
			al_err("invld t_wr (%d)!\n", t_wr);
			return -EINVAL;
		};


		/**
		* Value to be loaded into SDRAM EMR registers.
		*
		* Required value:
		* Bitwise OR of the following:
		* - AL_DDR_JEDEC_DDR3_MR1_DE_EN or AL_DDR_JEDEC_DDR3_MR1_DE_DIS -
		*   depends on whether the DRAM DLL is enabled or not
		* - AL_DDR_JEDEC_DDR3_MR1_DIC_* - depending on the required output
		*   driver impedance control
		* - AL_DDR_JEDEC_DDR3_MR1_RTT_* - depending on the board's on-die
		*   termination
		* - AL_DDR_JEDEC_DDR3_MR1_AL_* - depending on the board's additive
		*   latency (AL)
		*/
		mr1 = AL_DDR_JEDEC_DDR3_MR1_DE_EN;

		switch (cfg->impedance_ctrl.dic) {
		case AL_DDR_DIC_RZQ6:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_DIC_RZQ6;
			break;
		case AL_DDR_DIC_RZQ7:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_DIC_RZQ7;
			break;
		default:
			al_err("invld DIC (%d)!\n", cfg->impedance_ctrl.dic);
			return -EINVAL;
		};

		switch (cfg->impedance_ctrl.odt) {
		case AL_DDR_ODT_DIS:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_ODT_DIS;
			break;
		case AL_DDR_ODT_RZQ2:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_RZQ2;
			break;
		case AL_DDR_ODT_RZQ4:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_RZQ4;
			break;
		case AL_DDR_ODT_RZQ6:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_RZQ6;
			break;
		case AL_DDR_ODT_RZQ8:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_RZQ8;
			break;
		case AL_DDR_ODT_RZQ12:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_RTT_RZQ12;
			break;
		default:
			al_err("invld ODT (%d)!\n", cfg->impedance_ctrl.odt);
			return -EINVAL;
		};

		switch (cfg->tmg.al) {
		case 0:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_AL_DIS;
			break;
		case 1:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_AL_CL_MINUS_1;
			break;
		case 2:
			mr1 |= AL_DDR_JEDEC_DDR3_MR1_AL_CL_MINUS_2;
			break;
		default:
			al_err("invld AL (%d)!\n", cfg->tmg.al);
			return -EINVAL;
		};

		al_reg_write32_masked(
			&ctrl_regs->init3,
			(DWC_DDR_UMCTL2_REGS_INIT3_MR_MASK |
			DWC_DDR_UMCTL2_REGS_INIT3_EMR_MASK),
			((mr0 << DWC_DDR_UMCTL2_REGS_INIT3_MR_SHIFT) |
			(mr1 << DWC_DDR_UMCTL2_REGS_INIT3_EMR_SHIFT)));

		/**
		* Value to be loaded into SDRAM EMR2 registers
		*
		* Bitwise OR of the following:
		* - AL_DDR_JEDEC_DDR3_MR2_CWL_* - depending on the CWL
		* - AL_DDR_JEDEC_DDR3_MR2_RTTWR_* - depending on the board's write
		*   on-die termination
		*/
		mr2 = 0;

		switch (cfg->tmg.cwl) {
		case 5:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_5;
			break;
		case 6:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_6;
			break;
		case 7:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_7;
			break;
		case 8:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_8;
			break;
		case 9:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_9;
			break;
		case 10:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_10;
			break;
		case 11:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_11;
			break;
		case 12:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_CWL_12;
			break;
		default:
			al_err("invld CWL (%d)!\n", cfg->tmg.cwl);
			return -EINVAL;
		};

		switch (cfg->impedance_ctrl.odt_dyn) {
		case AL_DDR_ODT_DYN_DIS:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_RTTWR_ODT_DIS;
			break;
		case AL_DDR_ODT_DYN_RZQ2:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_RTTWR_RZQ2;
			break;
		case AL_DDR_ODT_DYN_RZQ4:
			mr2 |= AL_DDR_JEDEC_DDR3_MR2_RTTWR_RZQ4;
			break;
		default:
			al_err("invld ODT_DYN (%d)!\n", cfg->impedance_ctrl.odt_dyn);
			return -EINVAL;
		};

		al_reg_write32_masked(
			&ctrl_regs->init4,
			(DWC_DDR_UMCTL2_REGS_INIT4_EMR2_MASK |
			DWC_DDR_UMCTL2_REGS_INIT4_EMR3_MASK),
			((mr2 << DWC_DDR_UMCTL2_REGS_INIT4_EMR2_SHIFT) |
			(mr3 << DWC_DDR_UMCTL2_REGS_INIT4_EMR3_SHIFT)));





	cfg->calc.mr0 = mr0;
	cfg->calc.mr1 = mr1;
	cfg->calc.mr2 = mr2;

	al_reg_write32_masked(
		&ctrl_regs->init5,
		DWC_DDR_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_MASK,
		(dev_zqinit_x32 <<
		 DWC_DDR_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_SHIFT));

	if (cfg->org.udimm_addr_mirroring)
		al_reg_write32_masked(
			&ctrl_regs->dimmctl,
			(DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN |
			DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN),
			(DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN |
			DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN));

	if (cfg->org.rdimm)
		al_reg_write32_masked(
			&ctrl_regs->dimmctl,
			DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN,
			DWC_DDR_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN);


	al_reg_write32_masked(
		&ctrl_regs->rankctl,
		(DWC_DDR_UMCTL2_REGS_RANKCTL_DIFF_RANK_RD_GAP_MASK |
		DWC_DDR_UMCTL2_REGS_RANKCTL_DIFF_RANK_WR_GAP_MASK),
		((diff_rank_rd_gap_ctrl <<
		  DWC_DDR_UMCTL2_REGS_RANKCTL_DIFF_RANK_RD_GAP_SHIFT) |
		(diff_rank_wr_gap_ctrl <<
		 DWC_DDR_UMCTL2_REGS_RANKCTL_DIFF_RANK_WR_GAP_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg0,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG0_WR2PRE_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_FAW_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_MASK),
		((wr2pre_ctrl <<
		  DWC_DDR_UMCTL2_REGS_DRAMTMG0_WR2PRE_SHIFT) |
		(t_faw_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_FAW_SHIFT) |
		(t_ras_min_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_SHIFT) |
		(t_ras_max_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg1,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG1_T_XP_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG1_RD2PRE_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG1_T_RC_MASK),
		((t_xp_ctrl <<
		  DWC_DDR_UMCTL2_REGS_DRAMTMG1_T_XP_SHIFT) |
		(rd2pre_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG1_RD2PRE_SHIFT) |
		(t_rc_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG1_T_RC_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg2,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG2_RD2WR_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG2_WR2RD_MASK),
		((rd2wr_ctrl <<
		  DWC_DDR_UMCTL2_REGS_DRAMTMG2_RD2WR_SHIFT) |
		(wr2rd_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG2_WR2RD_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg3,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG3_T_MRD_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG3_T_MOD_MASK),
		((t_mrd_ctrl <<
		  DWC_DDR_UMCTL2_REGS_DRAMTMG3_T_MRD_SHIFT) |
		(t_mod_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG3_T_MOD_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg4,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RCD_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_CCD_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RRD_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RP_MASK),
		((t_rcd_ctrl <<
		  DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RCD_SHIFT) |
		(t_ccd_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_CCD_SHIFT) |
		(t_rrd_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RRD_SHIFT) |
		(t_rp_ctrl <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG4_T_RP_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg5,
		(DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKSRX_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKSRE_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKESR_MASK |
		DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKE_MASK),
		((t_cksrx_ctrl << DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKSRX_SHIFT) |
		((t_cksre_ctrl) <<
		 DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKSRE_SHIFT) |
		(t_ckesr_ctrl << DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKESR_SHIFT) |
		(t_cke_ctrl << DWC_DDR_UMCTL2_REGS_DRAMTMG5_T_CKE_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->dramtmg8,
		DWC_DDR_UMCTL2_REGS_DRAMTMG8_POST_SELFREF_GAP_X32_MASK,
		post_selfref_gap_x32 <<
		DWC_DDR_UMCTL2_REGS_DRAMTMG8_POST_SELFREF_GAP_X32_SHIFT);


	al_reg_write32_masked(
		&ctrl_regs->zqctl0,
		(DWC_DDR_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_MASK |
		 DWC_DDR_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_MASK),
		(t_zq_long_nop_ctrl <<
		 DWC_DDR_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_SHIFT) |
		(t_zq_short_nop_ctrl <<
		 DWC_DDR_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT));

	al_reg_write32_masked(
		&ctrl_regs->dfitmg0,
		(DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_MASK |
		DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_MASK |
		DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_MASK |
		DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_MASK),
		((dfi_t_ctrl_delay + rr_mode + cfg->org.rdimm) <<
		 DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_SHIFT) |
		((dfi_t_rddata_en) <<
		 DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_SHIFT) |
		(dfi_tphy_wrdata <<
		 DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_SHIFT) |
		((dfi_tphy_wrlat) <<
		 DWC_DDR_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_SHIFT));

	al_reg_write32_masked(
		&ctrl_regs->dfitmg1,
		(DWC_DDR_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK |
		DWC_DDR_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK),
		((dfi_t_dram_clk_disable + rr_mode + cfg->org.rdimm) <<
		 DWC_DDR_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT) |
		((dfi_t_dram_clk_enable + rr_mode + cfg->org.rdimm) <<
		 DWC_DDR_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT));

	al_reg_write32_masked(
		&ctrl_regs->dfiupd0,
		DWC_DDR_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD,
		dis_auto_ctrlupd ?
		DWC_DDR_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD :
		0);

	al_reg_write32_masked(
		&ctrl_regs->dfiupd2,
		(DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN |
		DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_TYPE1_MASK |
		DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_TYPE0_MASK),
		((dfi_phyupd_en ?
		  DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN : 0) |
		(dfi_phyupd_type1 <<
		 DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT) |
		(dfi_phyupd_type0 <<
		 DWC_DDR_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT)));


	al_ddr_ctrl_cfg_addr_map(cfg);

	al_reg_write32_masked(
		&ctrl_regs->odtcfg,
		DWC_DDR_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_MASK |
		DWC_DDR_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_MASK |
		DWC_DDR_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_MASK,
		((rd_odt_delay << DWC_DDR_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_SHIFT) |
		(rd_odt_hold << DWC_DDR_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_SHIFT) |
		(wr_odt_hold << DWC_DDR_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_SHIFT)));

	al_reg_write32(&ctrl_regs->odtmap,
			((cfg->impedance_ctrl.wr_odt_map[0] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[0] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[1] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK1_WR_ODT_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[1] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK1_RD_ODT_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[2] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK2_WR_ODT_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[2] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK2_RD_ODT_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[3] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK3_WR_ODT_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[3] <<
			  DWC_DDR_UMCTL2_REGS_ODTMAP_RANK3_RD_ODT_SHIFT)));

	if (cfg->perf) {
		al_reg_write32_masked(
			&nb_regs->global.ddr_qos,
			NB_GLOBAL_DDR_QOS_HIGH_PRIO_THRESHOLD_MASK,
			((REORDER_QUEUE_SIZE - cfg->perf->lpr_num_entries) <<
			 NB_GLOBAL_DDR_QOS_HIGH_PRIO_THRESHOLD_SHIFT));
		al_reg_write32_masked(
			&ctrl_regs->sched,
			(DWC_DDR_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_MASK |
			DWC_DDR_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_MASK |
			DWC_DDR_UMCTL2_REGS_SCHED_PAGECLOSE_RD |
			DWC_DDR_UMCTL2_REGS_SCHED_PREFER_WRITE),
			((cfg->perf->rdwr_idle_gap <<
			  DWC_DDR_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_SHIFT) |
			 (cfg->perf->lpr_num_entries <<
			DWC_DDR_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_SHIFT) |
			(cfg->perf->pageclose ?
			 DWC_DDR_UMCTL2_REGS_SCHED_PAGECLOSE_RD : 0)));


		al_reg_write32_masked(
			&ctrl_regs->perfhpr0,
			DWC_DDR_UMCTL2_REGS_PERFHPR0_HPR_MIN_NON_CRITICAL_MASK,
			cfg->perf->hpr_min_non_critical <<
			DWC_DDR_UMCTL2_REGS_PERFHPR0_HPR_MIN_NON_CRITICAL_SHIFT
			);

		al_reg_write32_masked(
			&ctrl_regs->perfhpr1,
			(DWC_DDR_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK |
			DWC_DDR_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_MASK),
			((cfg->perf->hpr_xact_run_length <<
			DWC_DDR_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT)
			 |(cfg->perf->hpr_max_starve <<
			 DWC_DDR_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_SHIFT)));

		al_reg_write32_masked(
			&ctrl_regs->perflpr0,
			DWC_DDR_UMCTL2_REGS_PERFLPR0_LPR_MIN_NON_CRITICAL_MASK,
			cfg->perf->lpr_min_non_critical <<
			DWC_DDR_UMCTL2_REGS_PERFLPR0_LPR_MIN_NON_CRITICAL_SHIFT
			);

		al_reg_write32_masked(
			&ctrl_regs->perflpr1,
			(DWC_DDR_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK |
			DWC_DDR_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_MASK),
			((cfg->perf->lpr_xact_run_length <<
			DWC_DDR_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT)
			 |(cfg->perf->lpr_max_starve <<
			 DWC_DDR_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_SHIFT)));

		al_reg_write32_masked(
			&ctrl_regs->perfwr0,
			DWC_DDR_UMCTL2_REGS_PERFWR0_W_MIN_NON_CRITICAL_MASK,
			cfg->perf->w_min_non_critical <<
			DWC_DDR_UMCTL2_REGS_PERFWR0_W_MIN_NON_CRITICAL_SHIFT);

		al_reg_write32_masked(
			&ctrl_regs->perfwr1,
			(DWC_DDR_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_MASK |
			DWC_DDR_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_MASK),
			((cfg->perf->w_xact_run_length <<
			  DWC_DDR_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_SHIFT) |
			(cfg->perf->w_max_starve <<
			 DWC_DDR_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_SHIFT)));
	}




	al_reg_write32_masked(
		&ctrl_mp_regs->pcfgr_0,
		DWC_DDR_UMCTL2_MP_PCFGR_0_READ_REORDER_BYPASS_EN,
		read_reorder_bypass_en ?
		DWC_DDR_UMCTL2_MP_PCFGR_0_READ_REORDER_BYPASS_EN : 0);

	al_reg_write32_masked(
		&ctrl_mp_regs->pcfgidmaskch0_0,
		DWC_DDR_UMCTL2_MP_PCFGIDMASKCH0_0_ID_MASK_MASK,
		id_mask << DWC_DDR_UMCTL2_MP_PCFGIDMASKCH0_0_ID_MASK_SHIFT);

	al_reg_write32_masked(
		&ctrl_mp_regs->pcfgidvaluech0_0,
		DWC_DDR_UMCTL2_MP_PCFGIDVALUECH0_0_ID_VALUE_MASK,
		id_value << DWC_DDR_UMCTL2_MP_PCFGIDVALUECH0_0_ID_VALUE_SHIFT);



	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_ctrl_cfg_addr_map(
	struct al_ddr_init_cfg	*cfg)
{
	STRUCT_CTRL_REGS __iomem *ctrl_regs = CTRL_REGS(cfg->ddr_cfg.ddr_ctrl_regs_base);

	struct al_ddr_addrmap *addrmap =
		&cfg->addrmap;

	int addrmap_col_b2_11[10];
	int addrmap_bank_b0_2[3];
	int addrmap_row_b0_17[18];
	int addrmap_cs_b0_1[2];

	unsigned int i;
	unsigned int addrmap_offset =
			AL_DDR_ADDR_MAP_OFFSET_V1_V2;
	unsigned int col_offset =
			1;

	/* Column */
	for (i = 0; i < (AL_ARR_SIZE(addrmap->col_b3_9_b11_13) - col_offset); i++) {
		int user_val;

		if (cfg->org.data_width == AL_DDR_DATA_WIDTH_64_BITS)
			user_val = addrmap->col_b3_9_b11_13[i];
		else
			user_val = addrmap->col_b3_9_b11_13[i + 1];

		addrmap_col_b2_11[i] =
			(user_val == AL_DDR_ADDRMAP_NC) ?
			AL_DDR_ADDR_MAP_COL_DISABLED :
			(user_val - addrmap_offset -
			 AL_DDR_ADDR_MAP_COL_2_BASE - i);

		al_assert(addrmap_col_b2_11[i] >= 0);
	}

	  addrmap_col_b2_11[i] = AL_DDR_ADDR_MAP_COL_DISABLED;

	/* Bank */
	for (i = 0; i < AL_ARR_SIZE(addrmap->bank_b0_2); i++) {
		int user_val = addrmap->bank_b0_2[i];

		addrmap_bank_b0_2[i] =
			(user_val == AL_DDR_ADDRMAP_NC) ?
			AL_DDR_ADDR_MAP_BANK_DISABLED_ALPINE_V1 :
			(user_val - addrmap_offset -
			 AL_DDR_ADDR_MAP_BANK_0_BASE - i);

		al_assert(addrmap_bank_b0_2[i]  >= 0);
	}


	/* CS */
	for (i = 0; i < AL_ARR_SIZE(addrmap->cs_b0_1); i++) {
		int user_val = addrmap->cs_b0_1[i];

		addrmap_cs_b0_1[i] =
			(user_val == AL_DDR_ADDRMAP_NC) ?
			AL_DDR_ADDR_MAP_CS_DISABLED :
			(user_val - addrmap_offset -
			 AL_DDR_ADDR_MAP_CS_0_BASE - i);

		al_assert(addrmap_cs_b0_1[i] >= 0);
	}

	/* Row */
	for (i = 0; i < AL_ARR_SIZE(addrmap->row_b0_17); i++) {
		int user_val = addrmap->row_b0_17[i];

		addrmap_row_b0_17[i] =
			(user_val == AL_DDR_ADDRMAP_NC) ?
			AL_DDR_ADDR_MAP_ROW_DISABLED :
			(user_val - addrmap_offset -
			 AL_DDR_ADDR_MAP_ROW_0_BASE - i);

		al_assert(addrmap_row_b0_17[i] >= 0);
	}
	for (i = 3; i <= 10; i++)
		al_assert(addrmap_row_b0_17[i] == addrmap_row_b0_17[2]);

	/**
	 * CS address mapping
	 */
	al_reg_write32_masked(
		&ctrl_regs->addrmap0,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP0_ADDRMAP_CS_BIT1_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP0_ADDRMAP_CS_BIT0_MASK),
		((addrmap_cs_b0_1[1] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP0_ADDRMAP_CS_BIT1_SHIFT) |
		(addrmap_cs_b0_1[0] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT)));

	/**
	 * Bank address mapping
	 */
	al_reg_write32_masked(
		&ctrl_regs->addrmap1,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_MASK),
		((addrmap_bank_b0_2[2] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT) |
		(addrmap_bank_b0_2[1] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT) |
		(addrmap_bank_b0_2[0] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT)));

	/**
	 * Column address mapping
	 */
	al_reg_write32_masked(
		&ctrl_regs->addrmap2,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_MASK),
		((addrmap_col_b2_11[3] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_SHIFT) |
		(addrmap_col_b2_11[2] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_SHIFT) |
		(addrmap_col_b2_11[1] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_SHIFT) |
		(addrmap_col_b2_11[0] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->addrmap3,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_MASK),
		((addrmap_col_b2_11[7] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_SHIFT) |
		(addrmap_col_b2_11[6] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_SHIFT) |
		(addrmap_col_b2_11[5] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_SHIFT) |
		(addrmap_col_b2_11[4] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->addrmap4,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_MASK),
		((addrmap_col_b2_11[9] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_SHIFT) |
		(addrmap_col_b2_11[8] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_SHIFT)));

	/**
	 * Row address mapping
	 */
	al_reg_write32_masked(
		&ctrl_regs->addrmap5,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_MASK),
		((addrmap_row_b0_17[11] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT) |
		(addrmap_row_b0_17[2] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT) |
		(addrmap_row_b0_17[1] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT) |
		(addrmap_row_b0_17[0] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT)));

	al_reg_write32_masked(
		&ctrl_regs->addrmap6,
		(DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_MASK |
		DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_MASK),
		((addrmap_row_b0_17[15] <<
		  DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT) |
		(addrmap_row_b0_17[14] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT) |
		(addrmap_row_b0_17[13] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT) |
		(addrmap_row_b0_17[12] <<
		 DWC_DDR_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT)));


	if (addrmap->swap_14_16_with_17_19 == 1) {
		struct al_nb_regs __iomem *nb_regs =
			(struct al_nb_regs __iomem *)cfg->ddr_cfg.nb_regs_base;
		al_reg_write32_masked(
			&nb_regs->debug.cpus_general,
			NB_DEBUG_CPUS_GENERAL_ADDR_MAP_ECO,
			NB_DEBUG_CPUS_GENERAL_ADDR_MAP_ECO);
	}

	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_phy_init(
	struct al_ddr_init_cfg	*cfg)
{
	int i;
	uint32_t reg_val;

	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);

	unsigned int active_ranks_no_cid = active_ranks_calc(cfg->org.dimms, cfg->org.ranks);

	unsigned int active_ranks_with_cid = active_ranks_calc_phy(active_ranks_no_cid);

	/**
	 * Refresh Period
	 * 20000 clocks must be subtracted from the derived number to account for
	 * command flow and missed slots of refreshes
	 *
	 * Required value: TREFI_9 - 20000
	 */
	unsigned int t_refprd =
		al_ddr_ns_to_ck_rnd_dn(REF_CLK_FREQ_MHZ, 9*TREFI_NS - 20000);

	/* PLLCR -  */
	if (REF_CLK_FREQ_MHZ < AL_DDR_PHY_PLL_FREQ_SEL_MHZ_ALPINE_V1)
		al_reg_write32_masked(
			&phy_regs->PLLCR,
			DWC_DDR_PHY_REGS_PLLCR_FRQSEL_MASK,
			DWC_DDR_PHY_REGS_PLLCR_FRQSEL_225MHZ_385MHz);


	/* DSGCR -  */
	reg_val = 0x0068643e;

	if (rr_mode)
		reg_val |= DWC_DDR_PHY_REGS_DSGCR_RRMODE;

	al_reg_write32(&phy_regs->DSGCR, reg_val);

	/* DCR -  */
	reg_val = 0x0000040b;

	if (en_2t_timing_mode)
		reg_val |= DWC_DDR_PHY_REGS_DCR_DDR2T;

	if (cfg->org.udimm_addr_mirroring)
		reg_val |= DWC_DDR_PHY_REGS_DCR_UDIMM |
			DWC_DDR_PHY_REGS_DCR_NOSRA;

	if (cfg->org.rdimm)
		reg_val |= DWC_DDR_PHY_REGS_DCR_NOSRA;

	al_reg_write32(&phy_regs->DCR, reg_val);


	/* MR0 -  */
	reg_val = cfg->calc.mr0;
	al_reg_write32(&phy_regs->mr[0], reg_val);

	/* MR1 -  */
	reg_val = cfg->calc.mr1;
	al_reg_write32(&phy_regs->mr[1], reg_val);

	/* MR2 -  */
	reg_val = cfg->calc.mr2;
	al_reg_write32(&phy_regs->mr[2], reg_val);

	/* MR3 -  */
	reg_val = mr3;
	al_reg_write32(&phy_regs->mr[3], reg_val);


	/* ZQ - change of SoC Rout/ODT settings */

	/* Stop ZQ Calibration */
	al_reg_write32_masked(
			&phy_regs->ZQCR,
			(DWC_DDR_PHY_REGS_ZQCR_ZCAL |
			 DWC_DDR_PHY_REGS_ZQCR_ZCALT_MASK),
			0);

	/* Allow ~1mSec for potential ongoing cal to stop */
#if (defined(AL_DDR_VERIF_SHORT_TIME) && (AL_DDR_VERIF_SHORT_TIME == 1))
	al_udelay(1);
#else
	al_udelay(1000);
#endif
	/* Change ZQ Cal mode */
	for (i = 0; i < AL_DDR_PHY_NUM_ZQ_SEGMENTS_ALPINE_V1; i++) {
		reg_val = 0;

		switch (cfg->impedance_ctrl.phy_rout[i]) {
		case AL_DDR_PHY_ROUT_80OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_80OHM;
			break;
		case AL_DDR_PHY_ROUT_68OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_68OHM;
			break;
		case AL_DDR_PHY_ROUT_60OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_60OHM;
			break;
		case AL_DDR_PHY_ROUT_53OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_53OHM;
			break;
		case AL_DDR_PHY_ROUT_48OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_48OHM;
			break;
		case AL_DDR_PHY_ROUT_44OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_44OHM;
			break;
		case AL_DDR_PHY_ROUT_40OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_40OHM;
			break;
		case AL_DDR_PHY_ROUT_37OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_37OHM;
			break;
		case AL_DDR_PHY_ROUT_34OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_34OHM;
			break;
		case AL_DDR_PHY_ROUT_32OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_32OHM;
			break;
		case AL_DDR_PHY_ROUT_30OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ROUT_30OHM;
			break;
		default:
			al_err("invld PHY ROUT (%d)!\n", cfg->impedance_ctrl.phy_rout[i]);
			return -EINVAL;
		};

		switch (cfg->impedance_ctrl.phy_odt[i]) {
		case AL_DDR_PHY_ODT_200OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_200OHM;
			break;
		case AL_DDR_PHY_ODT_133OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_133OHM;
			break;
		case AL_DDR_PHY_ODT_100OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_100OHM;
			break;
		case AL_DDR_PHY_ODT_77OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_77OHM;
			break;
		case AL_DDR_PHY_ODT_66OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_66OHM;
			break;
		case AL_DDR_PHY_ODT_56OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_56OHM;
			break;
		case AL_DDR_PHY_ODT_50OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_50OHM;
			break;
		case AL_DDR_PHY_ODT_44OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_44OHM;
			break;
		case AL_DDR_PHY_ODT_40OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_40OHM;
			break;
		case AL_DDR_PHY_ODT_36OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_36OHM;
			break;
		case AL_DDR_PHY_ODT_33OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_33OHM;
			break;
		case AL_DDR_PHY_ODT_30OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_30OHM;
			break;
		case AL_DDR_PHY_ODT_28OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_28OHM;
			break;
		case AL_DDR_PHY_ODT_26OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_26OHM;
			break;
		case AL_DDR_PHY_ODT_25OHM:
			reg_val |= DWC_DDR_PHY_REGS_ZQnPR_ZQDIV_ODT_25OHM;
			break;
		default:
			al_err("invld PHY ODT (%d)!\n", cfg->impedance_ctrl.phy_odt[i]);
			return -EINVAL;
		};

		al_reg_write32(&phy_regs->ZQ[i].PR, reg_val);
	}

	/* Restart Live ZQ Calibration */
	al_reg_write32_masked(
		&phy_regs->ZQCR,
		(DWC_DDR_PHY_REGS_ZQCR_ZCAL |
		 DWC_DDR_PHY_REGS_ZQCR_ZCALT_MASK),
		(DWC_DDR_PHY_REGS_ZQCR_ZCAL |
		 (0x1 << DWC_DDR_PHY_REGS_ZQCR_ZCALT_SHIFT)));
	/* Allow ~1mSec delay for IO to re-calibrate to new settings */
#if (defined(AL_DDR_VERIF_SHORT_TIME) && (AL_DDR_VERIF_SHORT_TIME == 1))
	al_udelay(1);
#else
	al_udelay(1000);
#endif

	/* ODTCR */
	al_reg_write32(&phy_regs->ODTCR,
			((cfg->impedance_ctrl.wr_odt_map[0] <<
			  DWC_DDR_PHY_REGS_ODTCR_WRODT0_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[0] <<
			  DWC_DDR_PHY_REGS_ODTCR_RDODT0_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[1] <<
			  DWC_DDR_PHY_REGS_ODTCR_WRODT1_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[1] <<
			  DWC_DDR_PHY_REGS_ODTCR_RDODT1_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[2] <<
			  DWC_DDR_PHY_REGS_ODTCR_WRODT2_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[2] <<
			  DWC_DDR_PHY_REGS_ODTCR_RDODT2_SHIFT) |
			 (cfg->impedance_ctrl.wr_odt_map[3] <<
			  DWC_DDR_PHY_REGS_ODTCR_WRODT3_SHIFT) |
			 (cfg->impedance_ctrl.rd_odt_map[3] <<
			  DWC_DDR_PHY_REGS_ODTCR_RDODT3_SHIFT)));

	/* DTCR  */
	if (cfg->misc.training_en)
		al_reg_write32_masked(
			&phy_regs->DTCR,
			(DWC_DDR_PHY_REGS_DTCR_DTMPR |
			 DWC_DDR_PHY_REGS_DTCR_RANKEN_MASK),
			(DWC_DDR_PHY_REGS_DTCR_DTMPR |
			 (active_ranks_with_cid << DWC_DDR_PHY_REGS_DTCR_RANKEN_SHIFT)));

	/* DTPR0 -  */
	reg_val =
	((cfg->calc.t_rtp << DWC_DDR_PHY_REGS_DTPR0_T_RTP_SHIFT) |
	(cfg->calc.t_wtr << DWC_DDR_PHY_REGS_DTPR0_T_WTR_SHIFT) |
	(cfg->calc.t_rp << DWC_DDR_PHY_REGS_DTPR0_T_RP_SHIFT) |
	(cfg->calc.t_rcd << DWC_DDR_PHY_REGS_DTPR0_T_RCD_SHIFT) |
	(cfg->calc.t_ras_min << DWC_DDR_PHY_REGS_DTPR0_T_RAS_MIN_SHIFT) |
	(cfg->calc.t_rrd << DWC_DDR_PHY_REGS_DTPR0_T_RRD_SHIFT) |
	(cfg->calc.t_rc << DWC_DDR_PHY_REGS_DTPR0_T_RC_SHIFT));

	al_reg_write32(&phy_regs->DTPR[0], reg_val);

	/* DTPR1 -  */
	al_reg_write32_masked(
		&phy_regs->DTPR[1],
		DWC_DDR_PHY_REGS_DTPR1_T_AOND_MASK,
		((cfg->calc.rd_odt_delay <= AL_DDR_PHY_MAX_READ_ODT_DELAY ?
		  cfg->calc.rd_odt_delay : AL_DDR_PHY_MAX_READ_ODT_DELAY) <<
		  DWC_DDR_PHY_REGS_DTPR1_T_AOND_SHIFT));

	/* DTPR2 -  */
	al_reg_write32_masked(
		&phy_regs->DTPR[2],
		(DWC_DDR_PHY_REGS_DTPR2_TRTODT |
		 DWC_DDR_PHY_REGS_DTPR2_TRTW),
		(DWC_DDR_PHY_REGS_DTPR2_TRTODT |
		 DWC_DDR_PHY_REGS_DTPR2_TRTW));

	/* DTPR3 -  */
	al_reg_write32_masked(
		&phy_regs->DTPR[3],
		DWC_DDR_PHY_REGS_DTPR3_T_OFDX_MASK,
		(phy_odt_hold << DWC_DDR_PHY_REGS_DTPR3_T_OFDX_SHIFT));

	/* RDIMMGCR */
	al_reg_write32_masked(
		&phy_regs->RDIMMGCR[0],
		DWC_DDR_PHY_REGS_RDIMMGCR0_RDIMM,
		cfg->org.rdimm ? DWC_DDR_PHY_REGS_RDIMMGCR0_RDIMM : 0);

	/*
	* Addressing RMN: 11052
	*
	* RMN description:
	* Write-leveling might align DQS to negative CK edge
	* Software flow:
	* Use a PGCR1.WLSTEP of 32 taps (WLSTEP = 0)
	*/
	/* PGCR1 */
	al_reg_write32_masked(
		&phy_regs->PGCR[1],
		DWC_DDR_PHY_REGS_PGCR1_DLBYPMODE_MASK |
		DWC_DDR_PHY_REGS_PGCR1_WLSTEP |
		DWC_DDR_PHY_REGS_PGCR1_IODDRM_MASK,
		DWC_DDR_PHY_REGS_PGCR1_DLBYPMODE_NO_BYPASS |
		DWC_DDR_PHY_REGS_PGCR1_IODDRM_VAL_DDR3);


	/* PGCR2 */
	reg_val = 0x00f00000;
	reg_val |= (t_refprd << DWC_DDR_PHY_REGS_PGCR2_T_REFPRD_SHIFT);

	al_reg_write32(&phy_regs->PGCR[2], reg_val);

	/* PGCR3 */
	reg_val = 0x00aa0040;
	al_reg_write32(&phy_regs->PGCR[3], reg_val);



	/* Read PGSR0 for initialization done status */

	al_data_memory_barrier();

	al_ddr_phy_wait_for_init_done(phy_regs);


	/**
	 * PIR - set DRAM initialization by controller and triger init sequence
	 */
	reg_val = 0x00040001;
	al_reg_write32(&phy_regs->PIR, reg_val);

	/* Read PGSR0 for initialization done status */
	/* PGSR0 */

	al_data_memory_barrier();

	al_ddr_phy_wait_for_init_done(phy_regs);

	if (cfg->misc.training_en) {
		for (i = 0; i < AL_DDR_PHY_NUM_BYTE_LANES; i++) {
			/*
			* Addressing RMN: 1968
			*
			* RMN description:
			* Accessing two ranks in parrallel cause system data corruption
			* Software flow:
			* Disable the PDR on DQS/DQSN by setting DXnGCR3[3:2] (DSPDRMODE) = 2'b10
			*/
			al_reg_write32_masked(
				&phy_regs->datx8[i].GCR[3],
				DWC_DDR_PHY_REGS_DXNGCR3_DSPDRMODE_MASK,
				DWC_DDR_PHY_REGS_DXNGCR3_DSPDRMODE_PDR_ALWAYS_OFF);
			/** WA for ranks bug - end */

			al_reg_write32_masked(
				&phy_regs->datx8[i].GCR[0],
				DWC_DDR_PHY_REGS_DXNGCR0_WLRKEN_MASK |
				DWC_DDR_PHY_REGS_DXNGCR0_DSEN_MASK |
				DWC_DDR_PHY_REGS_DXNGCR0_RTTOH_MASK,
				(active_ranks_with_cid << DWC_DDR_PHY_REGS_DXNGCR0_WLRKEN_SHIFT) |
				DWC_DDR_PHY_REGS_DXNGCR0_DSEN_VAL_NORMAL |
				(3 << DWC_DDR_PHY_REGS_DXNGCR0_RTTOH_SHIFT));
		}

		/* DQS/DQSN pull up/pull down value */
		reg_val = 0;
		switch (cfg->impedance_ctrl.dqs_res) {
		case AL_DDR_DQS_RES_PULL_DOWN_500OHM:
			reg_val |= DWC_DDR_PHY_REGS_DXCCR_DQSRES_VAL_PULL_DOWN_500OHM;
			break;
		case AL_DDR_DQS_RES_PULL_UP_611OHM:
			reg_val |= DWC_DDR_PHY_REGS_DXCCR_DQSRES_VAL_PULL_UP_611OHM;
			break;
		default:
			al_err("invld dqs_res (%d)!\n", cfg->impedance_ctrl.dqs_res);
			return -EINVAL;
		};
		switch (cfg->impedance_ctrl.dqsn_res) {
		case AL_DDR_DQSN_RES_PULL_UP_500OHM:
			reg_val |= DWC_DDR_PHY_REGS_DXCCR_DQSNRES_VAL_PULL_UP_500OHM;
			break;
		case AL_DDR_DQSN_RES_PULL_UP_458OHM:
			reg_val |= DWC_DDR_PHY_REGS_DXCCR_DQSNRES_VAL_PULL_UP_458OHM;
			break;
		default:
			al_err("invld dqsn_res (%d)!\n", cfg->impedance_ctrl.dqsn_res);
			return -EINVAL;
		};

		al_reg_write32_masked(
			&phy_regs->DXCCR,
			DWC_DDR_PHY_REGS_DXCCR_DQSRES_MASK |
			DWC_DDR_PHY_REGS_DXCCR_DQSNRES_MASK,
			reg_val);
	} else {
		al_ddr_phy_vt_calc_disable(&cfg->ddr_cfg);

		/* Data lanes config */
		for (i = 0; i < AL_DDR_PHY_NUM_BYTE_LANES; i++)
			al_ddr_phy_data_lane_cfg(cfg, i);

		al_ddr_phy_vt_calc_enable(&cfg->ddr_cfg);
	}

	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline void al_ddr_reset(
	struct al_ddr_init_cfg	*cfg)
{
	struct al_nb_regs __iomem *nb_regs =
		(struct al_nb_regs __iomem *)cfg->ddr_cfg.nb_regs_base;
	uint32_t *rst_reg = &nb_regs->global.ddrc_hold_reset;

	/* Reset DDR complex */
	al_reg_write32(rst_reg,
			NB_GLOBAL_DDRC_HOLD_RESET_APB_SYNC_RESET |
			NB_GLOBAL_DDRC_HOLD_RESET_CORE_SYNC_RESET |
			NB_GLOBAL_DDRC_HOLD_RESET_AXI_SYNC_RESET |
			NB_GLOBAL_DDRC_HOLD_RESET_PUB_CTL_SYNC_RESET |
			NB_GLOBAL_DDRC_HOLD_RESET_PUB_SDR_SYNC_RESET |
			NB_GLOBAL_DDRC_HOLD_RESET_PHY_SYNC_RESET);

#if (defined(AL_DDR_VERIF_SHORT_TIME) && (AL_DDR_VERIF_SHORT_TIME == 1))
	al_udelay(1);
#else
	al_udelay(100);
#endif

	al_reg_write32_masked(
		rst_reg,
		(NB_GLOBAL_DDRC_HOLD_RESET_APB_SYNC_RESET |
		NB_GLOBAL_DDRC_HOLD_RESET_PUB_CTL_SYNC_RESET |
		NB_GLOBAL_DDRC_HOLD_RESET_PUB_SDR_SYNC_RESET),
		0);

	al_data_memory_barrier();

	/*
	 * Addressing RMN: 11766
	 *
	 * RMN description:
	 * After the de-assertion of presetn (APB reset), need to allow a certain time for
	 * synchronization of presetn to core_ddrc_core_clk and aclk domains and to allow
	 * initialization of end logic.
	 * Software flow:
	 * Time required is 128 pclk cycles, which was previously documented
	 * as 10 pclk cycles.
	 */

	/* Wait for reset to propagate to DDR (around 50ns) */
	al_udelay(1);
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_unit_reset_release(
	struct al_ddr_init_cfg	*cfg)
{
	struct al_nb_regs __iomem *nb_regs =
		(struct al_nb_regs __iomem *)cfg->ddr_cfg.nb_regs_base;
	uint32_t *rst_reg = &nb_regs->global.ddrc_hold_reset;

	/* Take the controller out of reset, at this stage all ddr phy and */
	/* controller resets are de-asserted */

	al_reg_write32_masked(
		rst_reg,
		(NB_GLOBAL_DDRC_HOLD_RESET_CORE_SYNC_RESET |
		NB_GLOBAL_DDRC_HOLD_RESET_AXI_SYNC_RESET |
		NB_GLOBAL_DDRC_HOLD_RESET_PHY_SYNC_RESET),
		0);

	/* Making sure the next read/write from controller will not happen */
	/* before reset is deasserted */
	al_data_memory_barrier();

	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_ctrl_dfi_init(
	struct al_ddr_init_cfg	*cfg)
{
	STRUCT_CTRL_REGS __iomem *ctrl_regs = CTRL_REGS(cfg->ddr_cfg.ddr_ctrl_regs_base);


	al_reg_write32_masked(
		&ctrl_regs->dfimisc,
		DWC_DDR_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN,
		DWC_DDR_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN);

	al_data_memory_barrier();


	al_ddr_ctrl_wait_for_normal_operating_mode(&cfg->ddr_cfg);

	return 0;
}

static int __attribute__ ((noinline)) al_ddr_phy_training_step(
	struct al_ddr_init_cfg	*cfg,
	uint32_t		dtcr_mask,
	uint32_t		dtcr_val,
	uint32_t		pir_val)
{
	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);

	al_reg_write32_masked(&phy_regs->DTCR, dtcr_mask, dtcr_val);
	al_reg_write32(&phy_regs->PIR, pir_val);
	al_data_memory_barrier();
	return al_ddr_phy_wait_for_init_done(phy_regs);
}

/*******************************************************************************
 ******************************************************************************/
/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_phy_training(
	struct al_ddr_init_cfg	*cfg)
{
	int i;
	int err = 0;
	uint32_t reg_val;

	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);

	al_ddr_ctrl_stop(&cfg->ddr_cfg);

	al_ddr_phy_vt_calc_disable(&cfg->ddr_cfg);

	/*********** Write Leveling, DQS Gate Training and Write Leveling Adjust ***********/
	/**
	 * DTCR - Set data training repeat number [3:0], data trainig using MPR [6], data training
	 * compare [7] and refresh during training [31:28]
	 */
	err = al_ddr_phy_training_step(
		cfg,
		DWC_DDR_PHY_REGS_DTCR_DTRPTN_MASK |
		DWC_DDR_PHY_REGS_DTCR_DTMPR |
		DWC_DDR_PHY_REGS_DTCR_DTCMPD |
		DWC_DDR_PHY_REGS_DTCR_RFSHDT_MASK,
		(15 << DWC_DDR_PHY_REGS_DTCR_DTRPTN_SHIFT) |
		DWC_DDR_PHY_REGS_DTCR_DTMPR |
		DWC_DDR_PHY_REGS_DTCR_DTCMPD |
		(15 << DWC_DDR_PHY_REGS_DTCR_RFSHDT_SHIFT),
		DWC_DDR_PHY_REGS_PIR_INIT |
		DWC_DDR_PHY_REGS_PIR_WL |
		DWC_DDR_PHY_REGS_PIR_QSGATE |
		DWC_DDR_PHY_REGS_PIR_WLADJ);
	if (err)
		goto done;

	/*********** Read Bit Deskewing ***********/
	/**
	 * DTCR - Set data training repeat number [3:0], data trainig write bit deskew data mask
	 * [12], data training bit deskew centering [13] and refresh during training [31:28]
	 */
	err = al_ddr_phy_training_step(
		cfg,
		DWC_DDR_PHY_REGS_DTCR_DTRPTN_MASK |
		DWC_DDR_PHY_REGS_DTCR_DTWBDDM |
		DWC_DDR_PHY_REGS_DTCR_DTBDC |
		DWC_DDR_PHY_REGS_DTCR_RFSHDT_MASK,
		(15 << DWC_DDR_PHY_REGS_DTCR_DTRPTN_SHIFT) |
		DWC_DDR_PHY_REGS_DTCR_DTWBDDM |
		DWC_DDR_PHY_REGS_DTCR_DTBDC |
		(15 << DWC_DDR_PHY_REGS_DTCR_RFSHDT_SHIFT),
		DWC_DDR_PHY_REGS_PIR_INIT |
		DWC_DDR_PHY_REGS_PIR_RDDSKW);
	if (err)
		goto done;

	/*********** Write Bit Deskewing ***********/
	/* DTCR - Set data training repeat number [3:0], data trainig write bit deskew data mask [12], data training bit deskew centering [13] and refresh during training [31:28] */
	err = al_ddr_phy_training_step(
		cfg,
		DWC_DDR_PHY_REGS_DTCR_DTRPTN_MASK |
		DWC_DDR_PHY_REGS_DTCR_DTWBDDM |
		DWC_DDR_PHY_REGS_DTCR_DTBDC |
		DWC_DDR_PHY_REGS_DTCR_RFSHDT_MASK,
		(15 << DWC_DDR_PHY_REGS_DTCR_DTRPTN_SHIFT) |
		DWC_DDR_PHY_REGS_DTCR_DTWBDDM |
		DWC_DDR_PHY_REGS_DTCR_DTBDC |
		(15 << DWC_DDR_PHY_REGS_DTCR_RFSHDT_SHIFT),
		DWC_DDR_PHY_REGS_PIR_INIT |
		DWC_DDR_PHY_REGS_PIR_WRDSKW);
	if (err)
		goto done;

	/*********** Read eye centering ***********/
	/* DTCR - Set data training repeat number [3:0] and refresh during training [31:28] */
	err = al_ddr_phy_training_step(
		cfg,
		DWC_DDR_PHY_REGS_DTCR_DTRPTN_MASK |
		DWC_DDR_PHY_REGS_DTCR_RFSHDT_MASK,
		(7 << DWC_DDR_PHY_REGS_DTCR_DTRPTN_SHIFT) |
		(9 << DWC_DDR_PHY_REGS_DTCR_RFSHDT_SHIFT),
		DWC_DDR_PHY_REGS_PIR_INIT |
		DWC_DDR_PHY_REGS_PIR_RDEYE);
	if (err)
		goto done;

#if (!defined(CONFIG_DDR_INIT_TRAINING_WA) || (CONFIG_DDR_INIT_TRAINING_WA == 1))
	/**
	 * WA for training bug - begin
	 *
	 * Issue description
	 * -----------------
	 * In the very rare case where the right edge of the
	 * read data eye has an LCDL value that exactly matches the center of
	 * the write data eye, the training algorithm is incorrectly setting the
	 * read LCDL to this value rather than to the center of the read data
	 * eye.
	 *
	 * Work around
	 * ------------
	 * re-compute the read data eye center in SW from the training results
	 * available in registers DTEDR0-1:
	 * - Read training results from DTEDR0-1
	 * - Compute the new data eye center from the fields in these registers
	 *   per the databook equation: (DTRBMX + DTRLMX + DTRLMN -DTRBMN) / 2
	 * - Write the new value to the read DQS LCDL delay register fields
	 *   DXnLCDLR1.RDQSD and DXnLCDLR1.RDQSND.
	 */

	reg_val = al_reg_read32(&phy_regs->DTCR);

	for (i = 0; i < AL_DDR_PHY_NUM_BYTE_LANES; i++) {
		uint32_t dtedr1;
		uint32_t dtrlmn;
		uint32_t dtrlmx;
		uint32_t dtrbmn;
		uint32_t dtrbmx;
		uint32_t dxnlcdlr1;
		uint32_t wdqd;
		uint32_t rdqsd;
		uint32_t rdqsnd;

		al_reg_write32(
			&phy_regs->DTCR,
			(reg_val & ~DWC_DDR_PHY_REGS_DTCR_DTDBS_MASK) |
			DWC_DDR_PHY_REGS_DTCR_DTDBS(i));

		dtedr1 = al_reg_read32(&phy_regs->DTEDR[1]);
		dtrlmn = (dtedr1 & DWC_DDR_PHY_REGS_DTEDR1_DTRLMN_MASK) >>
			DWC_DDR_PHY_REGS_DTEDR1_DTRLMN_SHIFT;
		dtrlmx = (dtedr1 & DWC_DDR_PHY_REGS_DTEDR1_DTRLMX_MASK) >>
			DWC_DDR_PHY_REGS_DTEDR1_DTRLMX_SHIFT;
		dtrbmn = (dtedr1 & DWC_DDR_PHY_REGS_DTEDR1_DTRBMN_MASK) >>
			DWC_DDR_PHY_REGS_DTEDR1_DTRBMN_SHIFT;
		dtrbmx = (dtedr1 & DWC_DDR_PHY_REGS_DTEDR1_DTRBMX_MASK) >>
			DWC_DDR_PHY_REGS_DTEDR1_DTRBMX_SHIFT;

		al_dbg(
			"Dx%d : DTRLMN - %x, DTRLMX - %x, DTRBMN - %x, "
			"DTRBMX - %x\n",
			i, dtrlmn, dtrlmx, dtrbmn, dtrbmx);

		al_dbg(
			"Dx%d : RDQSD should be - %x\n",
			i,
			(dtrbmx + dtrlmx + dtrlmn - dtrbmn) / 2);

		dxnlcdlr1 = al_reg_read32(&phy_regs->datx8[i].LCDLR[1]);
		wdqd = (dxnlcdlr1 & DWC_DDR_PHY_REGS_DXNLCDLR1_WDQD_MASK) >>
			DWC_DDR_PHY_REGS_DXNLCDLR1_WDQD_SHIFT;
		rdqsd = (dxnlcdlr1 & DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSD_MASK) >>
			DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSD_SHIFT;
		rdqsnd = (dxnlcdlr1 & DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSND_MASK) >>
			DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSND_SHIFT;

		al_dbg("DX%d : WDQD - %x, RDQSD - %x, RDQSND - %x\n",
			i,
			wdqd,
			rdqsd,
			rdqsnd);

		if ((rdqsd > (rdqsnd + 3) || (rdqsnd > (rdqsd + 3))))
			al_err("Mismatch read eye trainig result for DQS "
					"and DQSN!\n");

		if ((rdqsd > ((dtrbmx + dtrlmx + dtrlmn - dtrbmn) / 2) + 3) ||
			(rdqsd < ((dtrbmx + dtrlmx + dtrlmn - dtrbmn) / 2) -
			 3)) {
			al_err("Wrong read eye trainig result!\n");

			dxnlcdlr1 &= ~(DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSD_MASK |
					DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSND_MASK);
			dxnlcdlr1 |=
				(((dtrbmx + dtrlmx + dtrlmn - dtrbmn) / 2) <<
				 DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSD_SHIFT) |
				(((dtrbmx + dtrlmx + dtrlmn - dtrbmn) / 2) <<
				 DWC_DDR_PHY_REGS_DXNLCDLR1_RDQSND_SHIFT);
			al_reg_write32(
				&phy_regs->datx8[i].LCDLR[1],
				dxnlcdlr1);
		}
	}

	/**
	 * WA for training bug - end
	 */
#endif

	/*********** Write eye centering ***********/
	/* DTCR - Set data training repeat number [3:0] and refresh during training [31:28] */
	err = al_ddr_phy_training_step(
		cfg,
		DWC_DDR_PHY_REGS_DTCR_DTRPTN_MASK |
		DWC_DDR_PHY_REGS_DTCR_RFSHDT_MASK,
		(7 << DWC_DDR_PHY_REGS_DTCR_DTRPTN_SHIFT) |
		(9 << DWC_DDR_PHY_REGS_DTCR_RFSHDT_SHIFT),
		DWC_DDR_PHY_REGS_PIR_INIT |
		DWC_DDR_PHY_REGS_PIR_WREYE);
	if (err)
		goto done;


done:

	if (err)
		al_ddr_phy_training_failure_print(cfg);

	al_ddr_phy_vt_calc_enable(&cfg->ddr_cfg);

	al_ddr_ctrl_resume(&cfg->ddr_cfg);

	return err;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_phy_run(
	struct al_ddr_init_cfg	*cfg)
{
	uint32_t reg_val;

	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);

	/* DSGCR -  */
	reg_val = 0x0068643e;

	if (dis_auto_ctrlupd)
		reg_val |= DWC_DDR_PHY_REGS_DSGCR_PUREN;
	if (rr_mode)
		reg_val |= DWC_DDR_PHY_REGS_DSGCR_RRMODE;

	al_reg_write32(&phy_regs->DSGCR, reg_val);

	/* PGCR3 */
	al_reg_write32_masked(
		&phy_regs->PGCR[3],
		DWC_DDR_PHY_REGS_PGCR3_RDMODE_MASK |
		DWC_DDR_PHY_REGS_PGCR3_RDDLY_MASK,
		phy_rdmode |
		(phy_rddly << DWC_DDR_PHY_REGS_PGCR3_RDDLY_SHIFT));


	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_ctrl_run(
	struct al_ddr_init_cfg	*cfg
	__attribute__((__unused__))
	)
{

	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static inline int al_ddr_phy_unused_dq_pd(
	struct al_ddr_init_cfg	*cfg)
{
	int i;

	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);

	for (i = 0; i < AL_DDR_PHY_NUM_BYTE_LANES; i++) {
		if (cfg->calc.active_byte_lanes[i])
			continue;

		/* Power down lane */
		al_reg_write32_masked(
			&phy_regs->datx8[i].GCR[0],
			DWC_DDR_PHY_REGS_DXNGCR0_DXEN |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSGOE |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSGPDD |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSGPDR |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSRPD |
			DWC_DDR_PHY_REGS_DXNGCR0_PLLPD |
			DWC_DDR_PHY_REGS_DXNGCR0_MDLEN |
			DWC_DDR_PHY_REGS_DXNGCR0_CALBYP,
			DWC_DDR_PHY_REGS_DXNGCR0_DQSGPDD |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSGPDR |
			DWC_DDR_PHY_REGS_DXNGCR0_DQSRPD |
			DWC_DDR_PHY_REGS_DXNGCR0_PLLPD |
			DWC_DDR_PHY_REGS_DXNGCR0_CALBYP);

	}

	al_data_memory_barrier();

	/**
	 * Disbale and re-enable DDL calibration so calibration FSM will
	 * record which lanes were disabled
	*/
	al_reg_write32_masked(
		&phy_regs->PIR,
		DWC_DDR_PHY_REGS_PIR_DCALBYP,
		DWC_DDR_PHY_REGS_PIR_DCALBYP);
	al_reg_write32_masked(
		&phy_regs->PIR,
		DWC_DDR_PHY_REGS_PIR_DCALBYP,
		0);

	/* PGCR3 */
	al_reg_write32_masked(
		&phy_regs->PGCR[3],
		DWC_DDR_PHY_REGS_PGCR3_GATEDXCTLCLK |
		DWC_DDR_PHY_REGS_PGCR3_GATEDXDDRCLK |
		DWC_DDR_PHY_REGS_PGCR3_GATEDXRDCLK,
		DWC_DDR_PHY_REGS_PGCR3_GATEDXCTLCLK |
		DWC_DDR_PHY_REGS_PGCR3_GATEDXDDRCLK |
		DWC_DDR_PHY_REGS_PGCR3_GATEDXRDCLK);

	/* TODO : maybe disable unused ranks? PGCR3.CKEN */

	return 0;
}

/*******************************************************************************
 ******************************************************************************/

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_ns_to_ck_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns)
{
	return (((ns) * (clk_freq_mhz)) + 999) / 1000;
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_ns_to_ck_rnd_dn(
	unsigned int clk_freq_mhz,
	unsigned int ns)
{
	return ((ns) * (clk_freq_mhz)) / 1000;
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_max_ck_ns(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ns)
{
	return (al_ddr_ns_to_ck_rnd_up(clk_freq_mhz, ns) > (ck) ?
	(al_ddr_ns_to_ck_rnd_up(clk_freq_mhz, ns)) : (ck));
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_ns_to_ck_x1024_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns)
{
	return (al_ddr_ns_to_ck_rnd_up(clk_freq_mhz, ns) + 1023) / 1024;
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_ns_to_ck_x1024_rnd_dn(
	unsigned int clk_freq_mhz,
	unsigned int ns)
{
	return ((ns) * (clk_freq_mhz)) / (1000 * 1024);
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_ps_to_ck_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ps)
{
	return (((ps) * (clk_freq_mhz)) + 999999) / 1000000;
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_max_ck_ps(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ps)
{
	return (al_ddr_ps_to_ck_rnd_up(clk_freq_mhz, ps) > (ck) ?
	(al_ddr_ps_to_ck_rnd_up(clk_freq_mhz, ps)) : (ck));
}

/*******************************************************************************
 ******************************************************************************/
static unsigned int al_ddr_odd_even_dec(
	unsigned int val,
	unsigned int dec_odd,
	unsigned int dec_even)
{
	return ((val) & 1) ? ((val) - (dec_odd)) : ((val) - (dec_even));
}

/*******************************************************************************
 ******************************************************************************/
static inline unsigned int al_ddr_max_ck_ns_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ck,
	unsigned int ns)
{
	return ((al_ddr_max_ck_ns(clk_freq_mhz, ck, ns) + 31) / 32) + 1;
}

/*******************************************************************************
 ******************************************************************************/
static inline unsigned int al_ddr_ns_to_ck_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ns)
{
	return ((al_ddr_ns_to_ck_rnd_up(clk_freq_mhz, ns) + 31) / 32) + 1;
}

/*******************************************************************************
 ******************************************************************************/
static inline unsigned int al_ddr_ps_to_ck_x32_rnd_up(
	unsigned int clk_freq_mhz,
	unsigned int ps)
{
	return ((al_ddr_ps_to_ck_rnd_up(clk_freq_mhz, ps) + 31) / 32) + 1;
}

/*******************************************************************************
 ******************************************************************************/
static inline unsigned int active_ranks_calc(
	unsigned int dimms,
	unsigned int ranks)
{

	return ((dimms == 2) && (ranks == 2)) ? 0x5 : (1 << ranks) - 1;

}


/*******************************************************************************
 ******************************************************************************/
static inline unsigned int active_ranks_calc_phy(
	unsigned int active_ranks_no_cid)
{

	unsigned int active_ranks = active_ranks_no_cid;


	return active_ranks;
}

/*******************************************************************************
 ******************************************************************************/
static int al_ddr_phy_wait_for_init_done(
	STRUCT_PHY_REGS __iomem *phy_regs)
{
	uint32_t reg_val;
	int err;
	int i;

	al_udelay(1);

	err = al_ddr_reg_poll32(
		&phy_regs->PGSR[0],
		DWC_DDR_PHY_REGS_PGSR0_IDONE,
		DWC_DDR_PHY_REGS_PGSR0_IDONE,
		DEFAULT_TIMEOUT);

	if (err) {
		al_err("%s: poll failed!\n", __func__);
		return err;
	}

	al_udelay(1);

	reg_val = al_reg_read32(&phy_regs->PGSR[0]);

	/* Make sure no init errors */
	if (reg_val &
		(DWC_DDR_PHY_REGS_PGSR0_ZCERR |
		DWC_DDR_PHY_REGS_PGSR0_WLERR |
		DWC_DDR_PHY_REGS_PGSR0_QSGERR |
		DWC_DDR_PHY_REGS_PGSR0_WLAERR |
		DWC_DDR_PHY_REGS_PGSR0_RDERR |
		DWC_DDR_PHY_REGS_PGSR0_WDERR |
		DWC_DDR_PHY_REGS_PGSR0_REERR |
		DWC_DDR_PHY_REGS_PGSR0_WEERR)) {
		al_err("PHY init error (%X)!\n", reg_val);
		return -EIO;
	}

	/**
	 * Addressing RMN: 10654
	 *
	 * RMN description:
	 * PGCR0.ZCERR does not reflect status from all ZCTRL segments
	 * Software flow:
	 * ZQnSR.ZERR can be used instead of PGSR0.ZCERR
	 */
	for (i = 0; i < AL_DDR_PHY_NUM_ZQ_SEGMENTS_ALPINE_V1; i++) {
		reg_val = al_reg_read32(&phy_regs->ZQ[i].SR);
		if (reg_val & DWC_DDR_PHY_REGS_ZQnSR_ZERR) {
#if (!defined(AL_DDR_PHY_INIT_ERR_MSG_SURPRESS)) || (AL_DDR_PHY_INIT_ERR_MSG_SURPRESS == 0)
			al_err("PHY ZQ[%X].SR init error (%X)!\n", i, reg_val);
#else
			al_dbg("PHY ZQ[%X].SR init error (%X)!\n", i, reg_val);
#endif
			return -EIO;
		}
	}

	return 0;
}

/*******************************************************************************
 ******************************************************************************/
static void al_ddr_phy_training_failure_print(
	struct al_ddr_init_cfg *cfg
	__attribute__((__unused__))
)
{
	STRUCT_PHY_REGS __iomem *phy_regs = PHY_REGS(cfg->ddr_cfg.ddr_phy_regs_base);
	uint32_t reg_val;
	int i;
	al_bool wlerr;
	unsigned int qsgerr;
	al_bool rderr;
	al_bool wderr;
	al_bool reerr;
	al_bool weerr;

	for (i = 0; i < AL_DDR_PHY_NUM_BYTE_LANES; i++) {
		if (!(cfg->calc.active_byte_lanes[i]))
			continue;

		reg_val = al_reg_read32(&phy_regs->datx8[i].GSR[0]);
		wlerr = (reg_val & DWC_DDR_PHY_REGS_DXNGSR0_WLERR) ? 1 : 0;
		qsgerr = AL_REG_FIELD_GET(reg_val,
				DWC_DDR_PHY_REGS_DXNGSR0_QSGERR_MASK,
				DWC_DDR_PHY_REGS_DXNGSR0_QSGERR_SHIFT);

		reg_val = al_reg_read32(&phy_regs->datx8[i].GSR[2]);
		rderr = (reg_val & DWC_DDR_PHY_REGS_DXNGSR2_RDERR) ? 1 : 0;
		wderr = (reg_val & DWC_DDR_PHY_REGS_DXNGSR2_WDERR) ? 1 : 0;
		reerr = (reg_val & DWC_DDR_PHY_REGS_DXNGSR2_REERR) ? 1 : 0;
		weerr = (reg_val & DWC_DDR_PHY_REGS_DXNGSR2_WEERR) ? 1 : 0;

		al_info("DX%d: ", i);
		if (wlerr)
			al_info("Write Leveling Error");
		else if (qsgerr)
			al_info("Read DQS Gate Error, Failing ranks bitwise 0x%02x", qsgerr);
		else if (rderr)
			al_info("Read Deskew Error");
		else if (wderr)
			al_info("Write Deskew Error");
		else if (reerr)
			al_info("Read Eye Centering Error");
		else if (weerr)
			al_info("Write Eye Centering Error");
		else
			al_info("PASS");

		al_info("\n");
	}
}

/*******************************************************************************
 * API functions
 ******************************************************************************/
int al_ddr_init(
	struct al_ddr_init_cfg	*cfg)
{
	int err = 0;


	al_ddr_init_print_params(cfg);

	al_ddr_reset(cfg);

	err = al_ddr_active_byte_lanes_mark(cfg);
	if (err)
		return err;

	err = al_ddr_ctrl_cfg(cfg);
	if (err)
		return err;

#if (!defined(AL_DDR_PHY_DISABLED) || (AL_DDR_PHY_DISABLED == 0))
	err = al_ddr_phy_init(cfg);
	if (err)
		return err;

	err = al_ddr_phy_unused_dq_pd(cfg);
	if (err)
		return err;
#endif

	err = al_ddr_unit_reset_release(cfg);
	if (err)
		return err;

	err = al_ddr_ctrl_dfi_init(cfg);
	if (err)
		return err;

#if (!defined(AL_DDR_PHY_DISABLED) || (AL_DDR_PHY_DISABLED == 0))
	if (cfg->misc.training_en) {
		err = al_ddr_phy_training(cfg);
		if (err)
			return err;
	}

	err = al_ddr_phy_run(cfg);
	if (err)
		return err;
#endif

	err = al_ddr_ctrl_run(cfg);

	return err;
}

#endif

/** @} end of DDR group */

