// Seed: 2520779380
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6
);
  assign id_5 = ~id_2;
  parameter id_8 = -1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wire id_2,
    output tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    output wire id_8,
    input tri id_9,
    output supply1 id_10
);
  wor id_12;
  assign id_12 = 1;
  logic [7:0][-1 : 1] id_13;
  wire id_14;
  wire id_15;
  logic [-1 : -1 'h0] id_16;
  ;
  assign id_13[""] = 1'b0;
  logic [-1 'b0 : -1] id_17;
  ;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_5,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_18;
  wire id_19;
endmodule
