
# MIMA ã€œ *Reincarnation* of Minisys In Modern Age

A simple machine mode (exception-less, interrupt-less, CSR-less) RV32I(M) CPU.

This branch is originally a course project, it should not recieve any future changes.

Shout-out to to team members: "8b8952302be2148b2b0fcd575e0ce8c68d597f1498456e957690fb410829605b", gns,  VSEJGFB.

## Acknowledgement

This work is heavily inspired by these projects:

[cpehle/ncore](https://github.com/cpehle/ncore/)

[Enter-tainer/simplerv](https://github.com/Enter-tainer/simplerv)
