

================================================================
== Vivado HLS Report for 'calcOF'
================================================================
* Date:           Sat Sep  1 17:01:58 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.41|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|   15|   15| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    954|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|   1820|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|   2283|
|Register         |        -|      -|    183|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    183|   5057|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |     35|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |parseEvents_mux_1bkb_U1   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U2   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U3   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U4   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U5   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U6   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U7   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U8   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U9   |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U10  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U11  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U12  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U13  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U14  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U15  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U16  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U17  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U18  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U19  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U20  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U21  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U22  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U23  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U24  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U25  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U26  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U27  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    |parseEvents_mux_1bkb_U28  |parseEvents_mux_1bkb  |        0|      0|  0|  65|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|1820|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_21_fu_5136_p2                |     *    |      0|  0|  51|           9|           2|
    |tmp_24_fu_5250_p2                |     *    |      0|  0|  51|           9|           2|
    |tmp_102_fu_6189_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_107_fu_6563_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_112_fu_6588_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_117_fu_6962_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_122_fu_6987_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_123_fu_7361_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_124_fu_7386_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_125_fu_7760_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_126_fu_7785_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_127_fu_8159_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_128_fu_8184_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_129_fu_8558_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_130_fu_8583_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_131_fu_8957_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_132_fu_8982_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_133_fu_9356_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_134_fu_9381_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_135_fu_9755_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_136_fu_9780_p2               |     +    |      0|  0|  13|          11|          11|
    |tmp_137_fu_10154_p2              |     +    |      0|  0|  13|          11|          11|
    |tmp_138_fu_10179_p2              |     +    |      0|  0|  13|          11|          11|
    |tmp_139_fu_10219_p2              |     +    |      0|  0|  13|          11|          11|
    |tmp_140_fu_10224_p2              |     +    |      0|  0|  13|          11|          11|
    |tmp_22_fu_5156_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_25_fu_5256_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_26_fu_5198_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_31_fu_5419_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_36_10_fu_9341_p2             |     +    |      0|  0|  27|           4|          20|
    |tmp_36_11_fu_9740_p2             |     +    |      0|  0|  27|           4|          20|
    |tmp_36_12_fu_10139_p2            |     +    |      0|  0|  27|           4|          20|
    |tmp_36_13_fu_10204_p2            |     +    |      0|  0|  27|           4|          20|
    |tmp_36_1_fu_5182_p2              |     +    |      0|  0|  27|           1|          20|
    |tmp_36_2_fu_5750_p2              |     +    |      0|  0|  27|           2|          20|
    |tmp_36_3_fu_6149_p2              |     +    |      0|  0|  27|           2|          20|
    |tmp_36_4_fu_6548_p2              |     +    |      0|  0|  27|           3|          20|
    |tmp_36_5_fu_6947_p2              |     +    |      0|  0|  27|           3|          20|
    |tmp_36_6_fu_7346_p2              |     +    |      0|  0|  27|           3|          20|
    |tmp_36_7_fu_7745_p2              |     +    |      0|  0|  27|           3|          20|
    |tmp_36_8_fu_8144_p2              |     +    |      0|  0|  27|           4|          20|
    |tmp_36_9_fu_8543_p2              |     +    |      0|  0|  27|           4|          20|
    |tmp_36_s_fu_8942_p2              |     +    |      0|  0|  27|           4|          20|
    |tmp_85_fu_5765_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_89_fu_5790_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_97_fu_6164_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_s_fu_5122_p2                 |     -    |      0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_01001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone      |    or    |      0|  0|   2|           1|           1|
    |index_assign_4_0_0_1_fu_5293_p2  |    or    |      0|  0|  17|          17|           2|
    |index_assign_4_0_0_2_fu_5305_p2  |    or    |      0|  0|  17|          17|           2|
    |index_assign_4_0_0_s_fu_5281_p2  |    or    |      0|  0|  17|          17|           1|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 954|         467|         643|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |glPLSlices_V_0_address0   |  65|         16|   10|        160|
    |glPLSlices_V_0_address1   |  65|         16|   10|        160|
    |glPLSlices_V_10_address0  |  65|         16|   10|        160|
    |glPLSlices_V_10_address1  |  65|         16|   10|        160|
    |glPLSlices_V_11_address0  |  65|         16|   10|        160|
    |glPLSlices_V_11_address1  |  65|         16|   10|        160|
    |glPLSlices_V_12_address0  |  65|         16|   10|        160|
    |glPLSlices_V_12_address1  |  65|         16|   10|        160|
    |glPLSlices_V_13_address0  |  65|         16|   10|        160|
    |glPLSlices_V_13_address1  |  65|         16|   10|        160|
    |glPLSlices_V_14_address0  |  65|         16|   10|        160|
    |glPLSlices_V_14_address1  |  65|         16|   10|        160|
    |glPLSlices_V_15_address0  |  65|         16|   10|        160|
    |glPLSlices_V_15_address1  |  65|         16|   10|        160|
    |glPLSlices_V_1_address0   |  65|         16|   10|        160|
    |glPLSlices_V_1_address1   |  65|         16|   10|        160|
    |glPLSlices_V_2_address0   |  65|         16|   10|        160|
    |glPLSlices_V_2_address1   |  65|         16|   10|        160|
    |glPLSlices_V_3_address0   |  65|         16|   10|        160|
    |glPLSlices_V_3_address1   |  65|         16|   10|        160|
    |glPLSlices_V_4_address0   |  65|         16|   10|        160|
    |glPLSlices_V_4_address1   |  65|         16|   10|        160|
    |glPLSlices_V_5_address0   |  65|         16|   10|        160|
    |glPLSlices_V_5_address1   |  65|         16|   10|        160|
    |glPLSlices_V_6_address0   |  65|         16|   10|        160|
    |glPLSlices_V_6_address1   |  65|         16|   10|        160|
    |glPLSlices_V_7_address0   |  65|         16|   10|        160|
    |glPLSlices_V_7_address1   |  65|         16|   10|        160|
    |glPLSlices_V_8_address0   |  65|         16|   10|        160|
    |glPLSlices_V_8_address1   |  65|         16|   10|        160|
    |glPLSlices_V_9_address0   |  65|         16|   10|        160|
    |glPLSlices_V_9_address1   |  65|         16|   10|        160|
    |grp_fu_5009_p2            |  15|          3|   32|         96|
    |grp_fu_5016_p2            |  15|          3|   32|         96|
    |grp_fu_5023_p2            |  15|          3|   32|         96|
    |grp_fu_5030_p2            |  15|          3|   32|         96|
    |grp_fu_5074_p2            |  15|          3|   32|         96|
    |grp_fu_5081_p2            |  15|          3|   32|         96|
    |grp_fu_5088_p2            |  15|          3|   32|         96|
    |grp_fu_5095_p2            |  15|          3|   32|         96|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |2283|        556|  579|       5908|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_port_reg_y                     |  16|   0|   16|          0|
    |index_assign_4_0_0_1_1_reg_11332  |  15|   0|   32|         17|
    |index_assign_4_0_0_2_1_reg_11364  |  15|   0|   32|         17|
    |index_assign_4_0_0_s_9_reg_11300  |  15|   0|   32|         17|
    |newIndex2_cast_reg_11001          |  11|   0|   11|          0|
    |newIndex4_cast_reg_11086          |  11|   0|   11|          0|
    |tmp_139_reg_13396                 |  11|   0|   11|          0|
    |tmp_140_reg_13401                 |  11|   0|   11|          0|
    |tmp_21_reg_10952                  |  11|   0|   11|          0|
    |tmp_24_reg_11203                  |  11|   0|   11|          0|
    |tmp_32_cast_reg_11171             |  15|   0|   32|         17|
    |tmp_33_reg_10969                  |   4|   0|    4|          0|
    |tmp_s_reg_10935                   |  20|   0|   20|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|   0|  251|         68|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_ce                        |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|x                            |  in |   16|   ap_none  |           x           |    scalar    |
|y                            |  in |   16|   ap_none  |           y           |    scalar    |
|glPLTminus1SliceIdx_s        |  in |    2|   ap_none  | glPLTminus1SliceIdx_s |    pointer   |
|glPLSlices_V_0_address0      | out |   10|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_0_ce0           | out |    1|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_0_q0            |  in |   36|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_0_address1      | out |   10|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_0_ce1           | out |    1|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_0_q1            |  in |   36|  ap_memory |     glPLSlices_V_0    |     array    |
|glPLSlices_V_1_address0      | out |   10|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_1_ce0           | out |    1|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_1_q0            |  in |   36|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_1_address1      | out |   10|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_1_ce1           | out |    1|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_1_q1            |  in |   36|  ap_memory |     glPLSlices_V_1    |     array    |
|glPLSlices_V_2_address0      | out |   10|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_2_ce0           | out |    1|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_2_q0            |  in |   36|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_2_address1      | out |   10|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_2_ce1           | out |    1|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_2_q1            |  in |   36|  ap_memory |     glPLSlices_V_2    |     array    |
|glPLSlices_V_3_address0      | out |   10|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_3_ce0           | out |    1|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_3_q0            |  in |   36|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_3_address1      | out |   10|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_3_ce1           | out |    1|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_3_q1            |  in |   36|  ap_memory |     glPLSlices_V_3    |     array    |
|glPLSlices_V_4_address0      | out |   10|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_4_ce0           | out |    1|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_4_q0            |  in |   36|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_4_address1      | out |   10|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_4_ce1           | out |    1|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_4_q1            |  in |   36|  ap_memory |     glPLSlices_V_4    |     array    |
|glPLSlices_V_5_address0      | out |   10|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_5_ce0           | out |    1|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_5_q0            |  in |   36|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_5_address1      | out |   10|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_5_ce1           | out |    1|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_5_q1            |  in |   36|  ap_memory |     glPLSlices_V_5    |     array    |
|glPLSlices_V_6_address0      | out |   10|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_6_ce0           | out |    1|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_6_q0            |  in |   36|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_6_address1      | out |   10|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_6_ce1           | out |    1|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_6_q1            |  in |   36|  ap_memory |     glPLSlices_V_6    |     array    |
|glPLSlices_V_7_address0      | out |   10|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_7_ce0           | out |    1|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_7_q0            |  in |   36|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_7_address1      | out |   10|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_7_ce1           | out |    1|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_7_q1            |  in |   36|  ap_memory |     glPLSlices_V_7    |     array    |
|glPLSlices_V_8_address0      | out |   10|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_8_ce0           | out |    1|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_8_q0            |  in |   36|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_8_address1      | out |   10|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_8_ce1           | out |    1|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_8_q1            |  in |   36|  ap_memory |     glPLSlices_V_8    |     array    |
|glPLSlices_V_9_address0      | out |   10|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_9_ce0           | out |    1|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_9_q0            |  in |   36|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_9_address1      | out |   10|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_9_ce1           | out |    1|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_9_q1            |  in |   36|  ap_memory |     glPLSlices_V_9    |     array    |
|glPLSlices_V_10_address0     | out |   10|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_10_ce0          | out |    1|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_10_q0           |  in |   36|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_10_address1     | out |   10|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_10_ce1          | out |    1|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_10_q1           |  in |   36|  ap_memory |    glPLSlices_V_10    |     array    |
|glPLSlices_V_11_address0     | out |   10|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_11_ce0          | out |    1|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_11_q0           |  in |   36|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_11_address1     | out |   10|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_11_ce1          | out |    1|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_11_q1           |  in |   36|  ap_memory |    glPLSlices_V_11    |     array    |
|glPLSlices_V_12_address0     | out |   10|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_12_ce0          | out |    1|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_12_q0           |  in |   36|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_12_address1     | out |   10|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_12_ce1          | out |    1|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_12_q1           |  in |   36|  ap_memory |    glPLSlices_V_12    |     array    |
|glPLSlices_V_13_address0     | out |   10|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_13_ce0          | out |    1|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_13_q0           |  in |   36|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_13_address1     | out |   10|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_13_ce1          | out |    1|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_13_q1           |  in |   36|  ap_memory |    glPLSlices_V_13    |     array    |
|glPLSlices_V_14_address0     | out |   10|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_14_ce0          | out |    1|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_14_q0           |  in |   36|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_14_address1     | out |   10|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_14_ce1          | out |    1|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_14_q1           |  in |   36|  ap_memory |    glPLSlices_V_14    |     array    |
|glPLSlices_V_15_address0     | out |   10|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLSlices_V_15_ce0          | out |    1|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLSlices_V_15_q0           |  in |   36|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLSlices_V_15_address1     | out |   10|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLSlices_V_15_ce1          | out |    1|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLSlices_V_15_q1           |  in |   36|  ap_memory |    glPLSlices_V_15    |     array    |
|glPLTminus2SliceIdx_s        |  in |    2|   ap_none  | glPLTminus2SliceIdx_s |    pointer   |
|refBlock_V_0_0               | out |    4|   ap_vld   |     refBlock_V_0_0    |    pointer   |
|refBlock_V_0_0_ap_vld        | out |    1|   ap_vld   |     refBlock_V_0_0    |    pointer   |
|targetBlocks_V_0_0           | out |    4|   ap_vld   |   targetBlocks_V_0_0  |    pointer   |
|targetBlocks_V_0_0_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_0_0  |    pointer   |
|refBlock_V_1_1               | out |    4|   ap_vld   |     refBlock_V_1_1    |    pointer   |
|refBlock_V_1_1_ap_vld        | out |    1|   ap_vld   |     refBlock_V_1_1    |    pointer   |
|targetBlocks_V_1_1           | out |    4|   ap_vld   |   targetBlocks_V_1_1  |    pointer   |
|targetBlocks_V_1_1_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_1_1  |    pointer   |
|refBlock_V_2_2               | out |    4|   ap_vld   |     refBlock_V_2_2    |    pointer   |
|refBlock_V_2_2_ap_vld        | out |    1|   ap_vld   |     refBlock_V_2_2    |    pointer   |
|targetBlocks_V_2_2           | out |    4|   ap_vld   |   targetBlocks_V_2_2  |    pointer   |
|targetBlocks_V_2_2_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_2_2  |    pointer   |
|refBlock_V_3_3               | out |    4|   ap_vld   |     refBlock_V_3_3    |    pointer   |
|refBlock_V_3_3_ap_vld        | out |    1|   ap_vld   |     refBlock_V_3_3    |    pointer   |
|targetBlocks_V_3_3           | out |    4|   ap_vld   |   targetBlocks_V_3_3  |    pointer   |
|targetBlocks_V_3_3_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_3_3  |    pointer   |
|refBlock_V_4_4               | out |    4|   ap_vld   |     refBlock_V_4_4    |    pointer   |
|refBlock_V_4_4_ap_vld        | out |    1|   ap_vld   |     refBlock_V_4_4    |    pointer   |
|targetBlocks_V_4_4           | out |    4|   ap_vld   |   targetBlocks_V_4_4  |    pointer   |
|targetBlocks_V_4_4_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_4_4  |    pointer   |
|refBlock_V_5_5               | out |    4|   ap_vld   |     refBlock_V_5_5    |    pointer   |
|refBlock_V_5_5_ap_vld        | out |    1|   ap_vld   |     refBlock_V_5_5    |    pointer   |
|targetBlocks_V_5_5           | out |    4|   ap_vld   |   targetBlocks_V_5_5  |    pointer   |
|targetBlocks_V_5_5_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_5_5  |    pointer   |
|refBlock_V_6_6               | out |    4|   ap_vld   |     refBlock_V_6_6    |    pointer   |
|refBlock_V_6_6_ap_vld        | out |    1|   ap_vld   |     refBlock_V_6_6    |    pointer   |
|targetBlocks_V_6_6           | out |    4|   ap_vld   |   targetBlocks_V_6_6  |    pointer   |
|targetBlocks_V_6_6_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_6_6  |    pointer   |
|refBlock_V_7_7               | out |    4|   ap_vld   |     refBlock_V_7_7    |    pointer   |
|refBlock_V_7_7_ap_vld        | out |    1|   ap_vld   |     refBlock_V_7_7    |    pointer   |
|targetBlocks_V_7_7           | out |    4|   ap_vld   |   targetBlocks_V_7_7  |    pointer   |
|targetBlocks_V_7_7_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_7_7  |    pointer   |
|refBlock_V_8_8               | out |    4|   ap_vld   |     refBlock_V_8_8    |    pointer   |
|refBlock_V_8_8_ap_vld        | out |    1|   ap_vld   |     refBlock_V_8_8    |    pointer   |
|targetBlocks_V_8_8           | out |    4|   ap_vld   |   targetBlocks_V_8_8  |    pointer   |
|targetBlocks_V_8_8_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_8_8  |    pointer   |
|refBlock_V_9_9               | out |    4|   ap_vld   |     refBlock_V_9_9    |    pointer   |
|refBlock_V_9_9_ap_vld        | out |    1|   ap_vld   |     refBlock_V_9_9    |    pointer   |
|targetBlocks_V_9_9           | out |    4|   ap_vld   |   targetBlocks_V_9_9  |    pointer   |
|targetBlocks_V_9_9_ap_vld    | out |    1|   ap_vld   |   targetBlocks_V_9_9  |    pointer   |
|refBlock_V_10_10             | out |    4|   ap_vld   |    refBlock_V_10_10   |    pointer   |
|refBlock_V_10_10_ap_vld      | out |    1|   ap_vld   |    refBlock_V_10_10   |    pointer   |
|targetBlocks_V_10_10         | out |    4|   ap_vld   |  targetBlocks_V_10_10 |    pointer   |
|targetBlocks_V_10_10_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_10_10 |    pointer   |
|refBlock_V_11_11             | out |    4|   ap_vld   |    refBlock_V_11_11   |    pointer   |
|refBlock_V_11_11_ap_vld      | out |    1|   ap_vld   |    refBlock_V_11_11   |    pointer   |
|targetBlocks_V_11_11         | out |    4|   ap_vld   |  targetBlocks_V_11_11 |    pointer   |
|targetBlocks_V_11_11_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_11_11 |    pointer   |
|refBlock_V_12_12             | out |    4|   ap_vld   |    refBlock_V_12_12   |    pointer   |
|refBlock_V_12_12_ap_vld      | out |    1|   ap_vld   |    refBlock_V_12_12   |    pointer   |
|targetBlocks_V_12_12         | out |    4|   ap_vld   |  targetBlocks_V_12_12 |    pointer   |
|targetBlocks_V_12_12_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_12_12 |    pointer   |
|refBlock_V_13_13             | out |    4|   ap_vld   |    refBlock_V_13_13   |    pointer   |
|refBlock_V_13_13_ap_vld      | out |    1|   ap_vld   |    refBlock_V_13_13   |    pointer   |
|targetBlocks_V_13_13         | out |    4|   ap_vld   |  targetBlocks_V_13_13 |    pointer   |
|targetBlocks_V_13_13_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_13_13 |    pointer   |
|targetBlocks_V_14_1          | out |    4|   ap_vld   |  targetBlocks_V_14_1  |    pointer   |
|targetBlocks_V_14_1_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_1  |    pointer   |
|targetBlocks_V_14_2          | out |    4|   ap_vld   |  targetBlocks_V_14_2  |    pointer   |
|targetBlocks_V_14_2_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_2  |    pointer   |
|targetBlocks_V_14_3          | out |    4|   ap_vld   |  targetBlocks_V_14_3  |    pointer   |
|targetBlocks_V_14_3_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_3  |    pointer   |
|targetBlocks_V_14_4          | out |    4|   ap_vld   |  targetBlocks_V_14_4  |    pointer   |
|targetBlocks_V_14_4_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_4  |    pointer   |
|targetBlocks_V_14_5          | out |    4|   ap_vld   |  targetBlocks_V_14_5  |    pointer   |
|targetBlocks_V_14_5_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_5  |    pointer   |
|targetBlocks_V_14_6          | out |    4|   ap_vld   |  targetBlocks_V_14_6  |    pointer   |
|targetBlocks_V_14_6_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_6  |    pointer   |
|targetBlocks_V_14_7          | out |    4|   ap_vld   |  targetBlocks_V_14_7  |    pointer   |
|targetBlocks_V_14_7_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_7  |    pointer   |
|targetBlocks_V_14_8          | out |    4|   ap_vld   |  targetBlocks_V_14_8  |    pointer   |
|targetBlocks_V_14_8_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_8  |    pointer   |
|targetBlocks_V_14_9          | out |    4|   ap_vld   |  targetBlocks_V_14_9  |    pointer   |
|targetBlocks_V_14_9_ap_vld   | out |    1|   ap_vld   |  targetBlocks_V_14_9  |    pointer   |
|targetBlocks_V_14_10         | out |    4|   ap_vld   |  targetBlocks_V_14_10 |    pointer   |
|targetBlocks_V_14_10_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_14_10 |    pointer   |
|targetBlocks_V_14_11         | out |    4|   ap_vld   |  targetBlocks_V_14_11 |    pointer   |
|targetBlocks_V_14_11_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_14_11 |    pointer   |
|targetBlocks_V_14_12         | out |    4|   ap_vld   |  targetBlocks_V_14_12 |    pointer   |
|targetBlocks_V_14_12_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_14_12 |    pointer   |
|targetBlocks_V_14_13         | out |    4|   ap_vld   |  targetBlocks_V_14_13 |    pointer   |
|targetBlocks_V_14_13_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_14_13 |    pointer   |
|refBlock_V_14_14             | out |    4|   ap_vld   |    refBlock_V_14_14   |    pointer   |
|refBlock_V_14_14_ap_vld      | out |    1|   ap_vld   |    refBlock_V_14_14   |    pointer   |
|targetBlocks_V_14_14         | out |    4|   ap_vld   |  targetBlocks_V_14_14 |    pointer   |
|targetBlocks_V_14_14_ap_vld  | out |    1|   ap_vld   |  targetBlocks_V_14_14 |    pointer   |
+-----------------------------+-----+-----+------------+-----------------------+--------------+

