#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug 22 08:46:24 2025
# Process ID: 37684
# Current directory: C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_clk_wiz_0_0_synth_1
# Command line: vivado.exe -log design_2_clk_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_clk_wiz_0_0.tcl
# Log file: C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_clk_wiz_0_0_synth_1/design_2_clk_wiz_0_0.vds
# Journal file: C:/Vivado_Projects/FFT_FPGA/FFT_FPGA.runs/design_2_clk_wiz_0_0_synth_1\vivado.jou
# Running On        :Saurav
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-13450HX
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16873 MB
# Swap memory       :25860 MB
# Total Virtual     :42734 MB
# Available Virtual :6385 MB
#-----------------------------------------------------------
source design_2_clk_wiz_0_0.tcl -notrace
