
communicate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d84  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002f54  08002f54  00003f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fd0  08002fd0  00004054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002fd0  08002fd0  00003fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002fd8  08002fd8  00004054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fd8  08002fd8  00003fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fdc  08002fdc  00003fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08002fe0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000054  08003034  00004054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  08003034  0000420c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ecd  00000000  00000000  00004084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001578  00000000  00000000  00009f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0000b4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000055c  00000000  00000000  0000bc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001edf8  00000000  00000000  0000c17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000684b  00000000  00000000  0002af74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3597  00000000  00000000  000317bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4d56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021f4  00000000  00000000  000d4d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d6f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000054 	.word	0x20000054
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002f3c 	.word	0x08002f3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000058 	.word	0x20000058
 800020c:	08002f3c 	.word	0x08002f3c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e0:	4b04      	ldr	r3, [pc, #16]	@ (80005f4 <__NVIC_GetPriorityGrouping+0x18>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	0a1b      	lsrs	r3, r3, #8
 80005e6:	f003 0307 	and.w	r3, r3, #7
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	2b00      	cmp	r3, #0
 8000608:	db0b      	blt.n	8000622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	f003 021f 	and.w	r2, r3, #31
 8000610:	4907      	ldr	r1, [pc, #28]	@ (8000630 <__NVIC_EnableIRQ+0x38>)
 8000612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000616:	095b      	lsrs	r3, r3, #5
 8000618:	2001      	movs	r0, #1
 800061a:	fa00 f202 	lsl.w	r2, r0, r2
 800061e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000e100 	.word	0xe000e100

08000634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	2b00      	cmp	r3, #0
 8000646:	db0a      	blt.n	800065e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	b2da      	uxtb	r2, r3
 800064c:	490c      	ldr	r1, [pc, #48]	@ (8000680 <__NVIC_SetPriority+0x4c>)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	0112      	lsls	r2, r2, #4
 8000654:	b2d2      	uxtb	r2, r2
 8000656:	440b      	add	r3, r1
 8000658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800065c:	e00a      	b.n	8000674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4908      	ldr	r1, [pc, #32]	@ (8000684 <__NVIC_SetPriority+0x50>)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 030f 	and.w	r3, r3, #15
 800066a:	3b04      	subs	r3, #4
 800066c:	0112      	lsls	r2, r2, #4
 800066e:	b2d2      	uxtb	r2, r2
 8000670:	440b      	add	r3, r1
 8000672:	761a      	strb	r2, [r3, #24]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000e100 	.word	0xe000e100
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	@ 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	f003 0307 	and.w	r3, r3, #7
 800069a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800069c:	69fb      	ldr	r3, [r7, #28]
 800069e:	f1c3 0307 	rsb	r3, r3, #7
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	bf28      	it	cs
 80006a6:	2304      	movcs	r3, #4
 80006a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3304      	adds	r3, #4
 80006ae:	2b06      	cmp	r3, #6
 80006b0:	d902      	bls.n	80006b8 <NVIC_EncodePriority+0x30>
 80006b2:	69fb      	ldr	r3, [r7, #28]
 80006b4:	3b03      	subs	r3, #3
 80006b6:	e000      	b.n	80006ba <NVIC_EncodePriority+0x32>
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	f04f 32ff 	mov.w	r2, #4294967295
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	43da      	mvns	r2, r3
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	401a      	ands	r2, r3
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d0:	f04f 31ff 	mov.w	r1, #4294967295
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	fa01 f303 	lsl.w	r3, r1, r3
 80006da:	43d9      	mvns	r1, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	4313      	orrs	r3, r2
         );
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3724      	adds	r7, #36	@ 0x24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
	...

080006f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80006f8:	4b08      	ldr	r3, [pc, #32]	@ (800071c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006fc:	4907      	ldr	r1, [pc, #28]	@ (800071c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4313      	orrs	r3, r2
 8000702:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000704:	4b05      	ldr	r3, [pc, #20]	@ (800071c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4013      	ands	r3, r2
 800070c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800070e:	68fb      	ldr	r3, [r7, #12]
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	40023800 	.word	0x40023800

08000720 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000724:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8000728:	f7ff ffe2 	bl	80006f0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800072c:	f7ff ff56 	bl	80005dc <__NVIC_GetPriorityGrouping>
 8000730:	4603      	mov	r3, r0
 8000732:	2200      	movs	r2, #0
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ffa6 	bl	8000688 <NVIC_EncodePriority>
 800073c:	4603      	mov	r3, r0
 800073e:	4619      	mov	r1, r3
 8000740:	2010      	movs	r0, #16
 8000742:	f7ff ff77 	bl	8000634 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000746:	2010      	movs	r0, #16
 8000748:	f7ff ff56 	bl	80005f8 <__NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800074c:	f7ff ff46 	bl	80005dc <__NVIC_GetPriorityGrouping>
 8000750:	4603      	mov	r3, r0
 8000752:	2200      	movs	r2, #0
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f7ff ff96 	bl	8000688 <NVIC_EncodePriority>
 800075c:	4603      	mov	r3, r0
 800075e:	4619      	mov	r1, r3
 8000760:	2011      	movs	r0, #17
 8000762:	f7ff ff67 	bl	8000634 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000766:	2011      	movs	r0, #17
 8000768:	f7ff ff46 	bl	80005f8 <__NVIC_EnableIRQ>

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}

08000770 <LL_AHB1_GRP1_EnableClock>:
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000778:	4b08      	ldr	r3, [pc, #32]	@ (800079c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800077a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800077c:	4907      	ldr	r1, [pc, #28]	@ (800079c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4313      	orrs	r3, r2
 8000782:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000784:	4b05      	ldr	r3, [pc, #20]	@ (800079c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000786:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4013      	ands	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800078e:	68fb      	ldr	r3, [r7, #12]
}
 8000790:	bf00      	nop
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	40023800 	.word	0x40023800

080007a0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80007a4:	2001      	movs	r0, #1
 80007a6:	f7ff ffe3 	bl	8000770 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80007aa:	2004      	movs	r0, #4
 80007ac:	f7ff ffe0 	bl	8000770 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80007b0:	2002      	movs	r0, #2
 80007b2:	f7ff ffdd 	bl	8000770 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80007b6:	2008      	movs	r0, #8
 80007b8:	f7ff ffda 	bl	8000770 <LL_AHB1_GRP1_EnableClock>

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}

080007c0 <__NVIC_SetPriorityGrouping>:
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f003 0307 	and.w	r3, r3, #7
 80007ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <__NVIC_SetPriorityGrouping+0x44>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d6:	68ba      	ldr	r2, [r7, #8]
 80007d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007dc:	4013      	ands	r3, r2
 80007de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007f2:	4a04      	ldr	r2, [pc, #16]	@ (8000804 <__NVIC_SetPriorityGrouping+0x44>)
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	60d3      	str	r3, [r2, #12]
}
 80007f8:	bf00      	nop
 80007fa:	3714      	adds	r7, #20
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <__NVIC_GetPriorityGrouping>:
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <__NVIC_GetPriorityGrouping+0x18>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	0a1b      	lsrs	r3, r3, #8
 8000812:	f003 0307 	and.w	r3, r3, #7
}
 8000816:	4618      	mov	r0, r3
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <__NVIC_EnableIRQ>:
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800082e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000832:	2b00      	cmp	r3, #0
 8000834:	db0b      	blt.n	800084e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	f003 021f 	and.w	r2, r3, #31
 800083c:	4907      	ldr	r1, [pc, #28]	@ (800085c <__NVIC_EnableIRQ+0x38>)
 800083e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000842:	095b      	lsrs	r3, r3, #5
 8000844:	2001      	movs	r0, #1
 8000846:	fa00 f202 	lsl.w	r2, r0, r2
 800084a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000e100 	.word	0xe000e100

08000860 <__NVIC_SetPriority>:
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800086c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000870:	2b00      	cmp	r3, #0
 8000872:	db0a      	blt.n	800088a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	b2da      	uxtb	r2, r3
 8000878:	490c      	ldr	r1, [pc, #48]	@ (80008ac <__NVIC_SetPriority+0x4c>)
 800087a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087e:	0112      	lsls	r2, r2, #4
 8000880:	b2d2      	uxtb	r2, r2
 8000882:	440b      	add	r3, r1
 8000884:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000888:	e00a      	b.n	80008a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4908      	ldr	r1, [pc, #32]	@ (80008b0 <__NVIC_SetPriority+0x50>)
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	f003 030f 	and.w	r3, r3, #15
 8000896:	3b04      	subs	r3, #4
 8000898:	0112      	lsls	r2, r2, #4
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	440b      	add	r3, r1
 800089e:	761a      	strb	r2, [r3, #24]
}
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	e000e100 	.word	0xe000e100
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <NVIC_EncodePriority>:
{
 80008b4:	b480      	push	{r7}
 80008b6:	b089      	sub	sp, #36	@ 0x24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	f003 0307 	and.w	r3, r3, #7
 80008c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c8:	69fb      	ldr	r3, [r7, #28]
 80008ca:	f1c3 0307 	rsb	r3, r3, #7
 80008ce:	2b04      	cmp	r3, #4
 80008d0:	bf28      	it	cs
 80008d2:	2304      	movcs	r3, #4
 80008d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	3304      	adds	r3, #4
 80008da:	2b06      	cmp	r3, #6
 80008dc:	d902      	bls.n	80008e4 <NVIC_EncodePriority+0x30>
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	3b03      	subs	r3, #3
 80008e2:	e000      	b.n	80008e6 <NVIC_EncodePriority+0x32>
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e8:	f04f 32ff 	mov.w	r2, #4294967295
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	43da      	mvns	r2, r3
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	401a      	ands	r2, r3
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008fc:	f04f 31ff 	mov.w	r1, #4294967295
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	fa01 f303 	lsl.w	r3, r1, r3
 8000906:	43d9      	mvns	r1, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800090c:	4313      	orrs	r3, r2
}
 800090e:	4618      	mov	r0, r3
 8000910:	3724      	adds	r7, #36	@ 0x24
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
	...

0800091c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <LL_RCC_HSI_Enable+0x1c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a04      	ldr	r2, [pc, #16]	@ (8000938 <LL_RCC_HSI_Enable+0x1c>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800

0800093c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <LL_RCC_HSI_IsReady+0x20>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f003 0302 	and.w	r3, r3, #2
 8000948:	2b02      	cmp	r3, #2
 800094a:	bf0c      	ite	eq
 800094c:	2301      	moveq	r3, #1
 800094e:	2300      	movne	r3, #0
 8000950:	b2db      	uxtb	r3, r3
}
 8000952:	4618      	mov	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	40023800 	.word	0x40023800

08000960 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	00db      	lsls	r3, r3, #3
 8000974:	4904      	ldr	r1, [pc, #16]	@ (8000988 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000976:	4313      	orrs	r3, r2
 8000978:	600b      	str	r3, [r1, #0]
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800

0800098c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <LL_RCC_SetSysClkSource+0x24>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	f023 0203 	bic.w	r2, r3, #3
 800099c:	4904      	ldr	r1, [pc, #16]	@ (80009b0 <LL_RCC_SetSysClkSource+0x24>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	608b      	str	r3, [r1, #8]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	40023800 	.word	0x40023800

080009b4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80009b8:	4b04      	ldr	r3, [pc, #16]	@ (80009cc <LL_RCC_GetSysClkSource+0x18>)
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	f003 030c 	and.w	r3, r3, #12
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40023800 	.word	0x40023800

080009d0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80009d8:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009e0:	4904      	ldr	r1, [pc, #16]	@ (80009f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	608b      	str	r3, [r1, #8]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	40023800 	.word	0x40023800

080009f8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000a08:	4904      	ldr	r1, [pc, #16]	@ (8000a1c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	608b      	str	r3, [r1, #8]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	40023800 	.word	0x40023800

08000a20 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000a30:	4904      	ldr	r1, [pc, #16]	@ (8000a44 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	608b      	str	r3, [r1, #8]
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	40023800 	.word	0x40023800

08000a48 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000a50:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <LL_RCC_SetTIMPrescaler+0x28>)
 8000a52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a56:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000a5a:	4905      	ldr	r1, [pc, #20]	@ (8000a70 <LL_RCC_SetTIMPrescaler+0x28>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	40023800 	.word	0x40023800

08000a74 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000a7c:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a80:	4907      	ldr	r1, [pc, #28]	@ (8000aa0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000a88:	4b05      	ldr	r3, [pc, #20]	@ (8000aa0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	40023800 	.word	0x40023800

08000aa4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000aac:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000aae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000ab0:	4907      	ldr	r1, [pc, #28]	@ (8000ad0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ab8:	4b05      	ldr	r3, [pc, #20]	@ (8000ad0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000aba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
}
 8000ac4:	bf00      	nop
 8000ac6:	3714      	adds	r7, #20
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <LL_FLASH_SetLatency+0x24>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f023 020f 	bic.w	r2, r3, #15
 8000ae4:	4904      	ldr	r1, [pc, #16]	@ (8000af8 <LL_FLASH_SetLatency+0x24>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	600b      	str	r3, [r1, #0]
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	40023c00 	.word	0x40023c00

08000afc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <LL_FLASH_GetLatency+0x18>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f003 030f 	and.w	r3, r3, #15
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40023c00 	.word	0x40023c00

08000b18 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000b1c:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b26:	6013      	str	r3, [r2, #0]
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40007000 	.word	0x40007000

08000b38 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000b48:	4904      	ldr	r1, [pc, #16]	@ (8000b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	600b      	str	r3, [r1, #0]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	40007000 	.word	0x40007000

08000b60 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	60da      	str	r2, [r3, #12]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b089      	sub	sp, #36	@ 0x24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	330c      	adds	r3, #12
 8000b8c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	e853 3f00 	ldrex	r3, [r3]
 8000b94:	60bb      	str	r3, [r7, #8]
   return(result);
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	f043 0320 	orr.w	r3, r3, #32
 8000b9c:	61fb      	str	r3, [r7, #28]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	330c      	adds	r3, #12
 8000ba2:	69fa      	ldr	r2, [r7, #28]
 8000ba4:	61ba      	str	r2, [r7, #24]
 8000ba6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000ba8:	6979      	ldr	r1, [r7, #20]
 8000baa:	69ba      	ldr	r2, [r7, #24]
 8000bac:	e841 2300 	strex	r3, r2, [r1]
 8000bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1e7      	bne.n	8000b88 <LL_USART_EnableIT_RXNE+0x8>
}
 8000bb8:	bf00      	nop
 8000bba:	bf00      	nop
 8000bbc:	3724      	adds	r7, #36	@ 0x24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
	...

08000bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8000bce:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000bd2:	f7ff ff4f 	bl	8000a74 <LL_APB1_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000bd6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000bda:	f7ff ff63 	bl	8000aa4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000bde:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000be2:	f7ff ff47 	bl	8000a74 <LL_APB1_GRP1_EnableClock>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be6:	463b      	mov	r3, r7
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
 8000bf4:	615a      	str	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000bf6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000bfa:	f7ff ff53 	bl	8000aa4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000bfe:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000c02:	f7ff ff37 	bl	8000a74 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c06:	2003      	movs	r0, #3
 8000c08:	f7ff fdda 	bl	80007c0 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000c0c:	f7ff fdfc 	bl	8000808 <__NVIC_GetPriorityGrouping>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2200      	movs	r2, #0
 8000c14:	210f      	movs	r1, #15
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fe4c 	bl	80008b4 <NVIC_EncodePriority>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295
 8000c24:	f7ff fe1c 	bl	8000860 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c28:	f000 f832 	bl	8000c90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c2c:	f7ff fdb8 	bl	80007a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c30:	f7ff fd76 	bl	8000720 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000c34:	f000 fde4 	bl	8001800 <MX_USART3_UART_Init>
  MX_UART5_Init();
 8000c38:	f000 fcbc 	bl	80015b4 <MX_UART5_Init>
  MX_USART2_UART_Init();
 8000c3c:	f000 fd32 	bl	80016a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  LL_USART_EnableIT_RXNE(USART3);
 8000c40:	480f      	ldr	r0, [pc, #60]	@ (8000c80 <main+0xb8>)
 8000c42:	f7ff ff9d 	bl	8000b80 <LL_USART_EnableIT_RXNE>
  LL_USART_Enable(USART3);
 8000c46:	480e      	ldr	r0, [pc, #56]	@ (8000c80 <main+0xb8>)
 8000c48:	f7ff ff8a 	bl	8000b60 <LL_USART_Enable>
  LL_USART_EnableIT_RXNE(UART5);
 8000c4c:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <main+0xbc>)
 8000c4e:	f7ff ff97 	bl	8000b80 <LL_USART_EnableIT_RXNE>
  LL_USART_Enable(UART5);
 8000c52:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <main+0xbc>)
 8000c54:	f7ff ff84 	bl	8000b60 <LL_USART_Enable>
  NVIC_SetPriority(USART3_IRQn, 0);
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2027      	movs	r0, #39	@ 0x27
 8000c5c:	f7ff fe00 	bl	8000860 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8000c60:	2027      	movs	r0, #39	@ 0x27
 8000c62:	f7ff fddf 	bl	8000824 <__NVIC_EnableIRQ>
  NVIC_SetPriority(UART5_IRQn, 0);
 8000c66:	2100      	movs	r1, #0
 8000c68:	2035      	movs	r0, #53	@ 0x35
 8000c6a:	f7ff fdf9 	bl	8000860 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8000c6e:	2035      	movs	r0, #53	@ 0x35
 8000c70:	f7ff fdd8 	bl	8000824 <__NVIC_EnableIRQ>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	loop_check_uart5(uart5_rx_buffer, &uart5_packet_ready);
 8000c74:	4904      	ldr	r1, [pc, #16]	@ (8000c88 <main+0xc0>)
 8000c76:	4805      	ldr	r0, [pc, #20]	@ (8000c8c <main+0xc4>)
 8000c78:	f000 f8f4 	bl	8000e64 <loop_check_uart5>
 8000c7c:	e7fa      	b.n	8000c74 <main+0xac>
 8000c7e:	bf00      	nop
 8000c80:	40004800 	.word	0x40004800
 8000c84:	40005000 	.word	0x40005000
 8000c88:	200000be 	.word	0x200000be
 8000c8c:	200000b4 	.word	0x200000b4

08000c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000c94:	2000      	movs	r0, #0
 8000c96:	f7ff ff1d 	bl	8000ad4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8000c9a:	bf00      	nop
 8000c9c:	f7ff ff2e 	bl	8000afc <LL_FLASH_GetLatency>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1fa      	bne.n	8000c9c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000ca6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000caa:	f7ff ff45 	bl	8000b38 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 8000cae:	f7ff ff33 	bl	8000b18 <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000cb2:	2010      	movs	r0, #16
 8000cb4:	f7ff fe54 	bl	8000960 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000cb8:	f7ff fe30 	bl	800091c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000cbc:	bf00      	nop
 8000cbe:	f7ff fe3d 	bl	800093c <LL_RCC_HSI_IsReady>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d1fa      	bne.n	8000cbe <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f7ff fe81 	bl	80009d0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000cce:	2000      	movs	r0, #0
 8000cd0:	f7ff fe92 	bl	80009f8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	f7ff fea3 	bl	8000a20 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f7ff fe56 	bl	800098c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000ce0:	bf00      	nop
 8000ce2:	f7ff fe67 	bl	80009b4 <LL_RCC_GetSysClkSource>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d1fa      	bne.n	8000ce2 <SystemClock_Config+0x52>
  {

  }
  LL_Init1msTick(16000000);
 8000cec:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <SystemClock_Config+0x74>)
 8000cee:	f001 fc6f 	bl	80025d0 <LL_Init1msTick>
  LL_SetSystemCoreClock(16000000);
 8000cf2:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <SystemClock_Config+0x74>)
 8000cf4:	f001 fc7a 	bl	80025ec <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f7ff fea5 	bl	8000a48 <LL_RCC_SetTIMPrescaler>
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	00f42400 	.word	0x00f42400

08000d08 <LL_USART_IsActiveFlag_TXE>:
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d18:	2b80      	cmp	r3, #128	@ 0x80
 8000d1a:	bf0c      	ite	eq
 8000d1c:	2301      	moveq	r3, #1
 8000d1e:	2300      	movne	r3, #0
 8000d20:	b2db      	uxtb	r3, r3
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
 8000d36:	460b      	mov	r3, r1
 8000d38:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000d3a:	78fa      	ldrb	r2, [r7, #3]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	605a      	str	r2, [r3, #4]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <process_ps4_packet>:

#include "main.h"
#include "ps4_parser.h"
#include <stdio.h>

void process_ps4_packet(uint8_t *packet) {
 8000d4c:	b5b0      	push	{r4, r5, r7, lr}
 8000d4e:	b09a      	sub	sp, #104	@ 0x68
 8000d50:	af04      	add	r7, sp, #16
 8000d52:	6078      	str	r0, [r7, #4]
    if (packet[0] != 0xAA || packet[8] != 0x55) return;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2baa      	cmp	r3, #170	@ 0xaa
 8000d5a:	d178      	bne.n	8000e4e <process_ps4_packet+0x102>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3308      	adds	r3, #8
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b55      	cmp	r3, #85	@ 0x55
 8000d64:	d173      	bne.n	8000e4e <process_ps4_packet+0x102>

    int8_t lx = (int8_t)packet[1];
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    int8_t ly = (int8_t)packet[2];
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3302      	adds	r3, #2
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
    int8_t rx = (int8_t)packet[3];
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	3303      	adds	r3, #3
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
    int8_t ry = (int8_t)packet[4];
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3304      	adds	r3, #4
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    uint16_t buttons = packet[5] | (packet[6] << 8);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3305      	adds	r3, #5
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	b21a      	sxth	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3306      	adds	r3, #6
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	021b      	lsls	r3, r3, #8
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b21b      	sxth	r3, r3
 8000da6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint8_t checksum = (lx + ly + rx + ry + packet[5] + packet[6]) & 0xFF;
 8000daa:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8000dae:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8000db2:	4413      	add	r3, r2
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8000dba:	4413      	add	r3, r2
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	3305      	adds	r3, #5
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	4413      	add	r3, r2
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3306      	adds	r3, #6
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (checksum != packet[7]) return;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3307      	adds	r3, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d133      	bne.n	8000e52 <process_ps4_packet+0x106>

    char debug_msg[64];
    sprintf(debug_msg, "LX=%d LY=%d RX=%d RY=%d BTN=0x%04X\r\n", lx, ly, rx, ry, buttons);
 8000dea:	f997 4053 	ldrsb.w	r4, [r7, #83]	@ 0x53
 8000dee:	f997 5052 	ldrsb.w	r5, [r7, #82]	@ 0x52
 8000df2:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8000df6:	f997 2050 	ldrsb.w	r2, [r7, #80]	@ 0x50
 8000dfa:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8000dfe:	f107 000c 	add.w	r0, r7, #12
 8000e02:	9102      	str	r1, [sp, #8]
 8000e04:	9201      	str	r2, [sp, #4]
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	462b      	mov	r3, r5
 8000e0a:	4622      	mov	r2, r4
 8000e0c:	4913      	ldr	r1, [pc, #76]	@ (8000e5c <process_ps4_packet+0x110>)
 8000e0e:	f001 fbfd 	bl	800260c <siprintf>
    for (char *p = debug_msg; *p; p++) {
 8000e12:	f107 030c 	add.w	r3, r7, #12
 8000e16:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e18:	e014      	b.n	8000e44 <process_ps4_packet+0xf8>
        while (!LL_USART_IsActiveFlag_TXE(USART2));
 8000e1a:	bf00      	nop
 8000e1c:	4810      	ldr	r0, [pc, #64]	@ (8000e60 <process_ps4_packet+0x114>)
 8000e1e:	f7ff ff73 	bl	8000d08 <LL_USART_IsActiveFlag_TXE>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	bf0c      	ite	eq
 8000e28:	2301      	moveq	r3, #1
 8000e2a:	2300      	movne	r3, #0
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1f4      	bne.n	8000e1c <process_ps4_packet+0xd0>
        LL_USART_TransmitData8(USART2, *p);
 8000e32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4619      	mov	r1, r3
 8000e38:	4809      	ldr	r0, [pc, #36]	@ (8000e60 <process_ps4_packet+0x114>)
 8000e3a:	f7ff ff78 	bl	8000d2e <LL_USART_TransmitData8>
    for (char *p = debug_msg; *p; p++) {
 8000e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e40:	3301      	adds	r3, #1
 8000e42:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1e6      	bne.n	8000e1a <process_ps4_packet+0xce>
 8000e4c:	e002      	b.n	8000e54 <process_ps4_packet+0x108>
    if (packet[0] != 0xAA || packet[8] != 0x55) return;
 8000e4e:	bf00      	nop
 8000e50:	e000      	b.n	8000e54 <process_ps4_packet+0x108>
    if (checksum != packet[7]) return;
 8000e52:	bf00      	nop
    }
}
 8000e54:	3758      	adds	r7, #88	@ 0x58
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bdb0      	pop	{r4, r5, r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	08002f54 	.word	0x08002f54
 8000e60:	40004400 	.word	0x40004400

08000e64 <loop_check_uart5>:

void loop_check_uart5(uint8_t *rx_buffer, volatile uint8_t *packet_ready) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
    if (*packet_ready) {
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	bf14      	ite	ne
 8000e78:	2301      	movne	r3, #1
 8000e7a:	2300      	moveq	r3, #0
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d005      	beq.n	8000e8e <loop_check_uart5+0x2a>
        *packet_ready = 0;
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	2200      	movs	r2, #0
 8000e86:	701a      	strb	r2, [r3, #0]
        process_ps4_packet(rx_buffer);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff ff5f 	bl	8000d4c <process_ps4_packet>
    }
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <LL_USART_IsActiveFlag_RXNE>:
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0320 	and.w	r3, r3, #32
 8000ea6:	2b20      	cmp	r3, #32
 8000ea8:	bf0c      	ite	eq
 8000eaa:	2301      	moveq	r3, #1
 8000eac:	2300      	movne	r3, #0
 8000eae:	b2db      	uxtb	r3, r3
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <LL_USART_IsActiveFlag_TXE>:
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ecc:	2b80      	cmp	r3, #128	@ 0x80
 8000ece:	bf0c      	ite	eq
 8000ed0:	2301      	moveq	r3, #1
 8000ed2:	2300      	movne	r3, #0
 8000ed4:	b2db      	uxtb	r3, r3
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <LL_USART_IsEnabledIT_RXNE>:
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	f003 0320 	and.w	r3, r3, #32
 8000ef2:	2b20      	cmp	r3, #32
 8000ef4:	bf0c      	ite	eq
 8000ef6:	2301      	moveq	r3, #1
 8000ef8:	2300      	movne	r3, #0
 8000efa:	b2db      	uxtb	r3, r3
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <LL_USART_ReceiveData8>:
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	b2db      	uxtb	r3, r3
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_USART_TransmitData8>:
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	605a      	str	r2, [r3, #4]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <NMI_Handler+0x4>

08000f48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <HardFault_Handler+0x4>

08000f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <MemManage_Handler+0x4>

08000f58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <BusFault_Handler+0x4>

08000f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <UsageFault_Handler+0x4>

08000f68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */
	if (LL_USART_IsActiveFlag_RXNE(USART3) && LL_USART_IsEnabledIT_RXNE(USART3))
 8000fc2:	482a      	ldr	r0, [pc, #168]	@ (800106c <USART3_IRQHandler+0xb0>)
 8000fc4:	f7ff ff67 	bl	8000e96 <LL_USART_IsActiveFlag_RXNE>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d049      	beq.n	8001062 <USART3_IRQHandler+0xa6>
 8000fce:	4827      	ldr	r0, [pc, #156]	@ (800106c <USART3_IRQHandler+0xb0>)
 8000fd0:	f7ff ff87 	bl	8000ee2 <LL_USART_IsEnabledIT_RXNE>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d043      	beq.n	8001062 <USART3_IRQHandler+0xa6>
		  {
		    char c = LL_USART_ReceiveData8(USART3);
 8000fda:	4824      	ldr	r0, [pc, #144]	@ (800106c <USART3_IRQHandler+0xb0>)
 8000fdc:	f7ff ff94 	bl	8000f08 <LL_USART_ReceiveData8>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71bb      	strb	r3, [r7, #6]
		    if (c == '\n' || rx_index >= RX_BUF_LEN - 1)
 8000fe4:	79bb      	ldrb	r3, [r7, #6]
 8000fe6:	2b0a      	cmp	r3, #10
 8000fe8:	d003      	beq.n	8000ff2 <USART3_IRQHandler+0x36>
 8000fea:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ff0:	d92d      	bls.n	800104e <USART3_IRQHandler+0x92>
		    {
		      rx_buf[rx_index] = '\0';
 8000ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8001074 <USART3_IRQHandler+0xb8>)
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	5499      	strb	r1, [r3, r2]
		      // 
		      for (uint8_t i = 0; i < rx_index; i++) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]
 8001002:	e010      	b.n	8001026 <USART3_IRQHandler+0x6a>
		        LL_USART_TransmitData8(USART3, rx_buf[i]);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4a1b      	ldr	r2, [pc, #108]	@ (8001074 <USART3_IRQHandler+0xb8>)
 8001008:	5cd3      	ldrb	r3, [r2, r3]
 800100a:	4619      	mov	r1, r3
 800100c:	4817      	ldr	r0, [pc, #92]	@ (800106c <USART3_IRQHandler+0xb0>)
 800100e:	f7ff ff88 	bl	8000f22 <LL_USART_TransmitData8>
		        while (!LL_USART_IsActiveFlag_TXE(USART3));
 8001012:	bf00      	nop
 8001014:	4815      	ldr	r0, [pc, #84]	@ (800106c <USART3_IRQHandler+0xb0>)
 8001016:	f7ff ff51 	bl	8000ebc <LL_USART_IsActiveFlag_TXE>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d0f9      	beq.n	8001014 <USART3_IRQHandler+0x58>
		      for (uint8_t i = 0; i < rx_index; i++) {
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	3301      	adds	r3, #1
 8001024:	71fb      	strb	r3, [r7, #7]
 8001026:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	79fa      	ldrb	r2, [r7, #7]
 800102c:	429a      	cmp	r2, r3
 800102e:	d3e9      	bcc.n	8001004 <USART3_IRQHandler+0x48>
		      }
		      LL_USART_TransmitData8(USART3, '\n');
 8001030:	210a      	movs	r1, #10
 8001032:	480e      	ldr	r0, [pc, #56]	@ (800106c <USART3_IRQHandler+0xb0>)
 8001034:	f7ff ff75 	bl	8000f22 <LL_USART_TransmitData8>
		      while (!LL_USART_IsActiveFlag_TXE(USART3));
 8001038:	bf00      	nop
 800103a:	480c      	ldr	r0, [pc, #48]	@ (800106c <USART3_IRQHandler+0xb0>)
 800103c:	f7ff ff3e 	bl	8000ebc <LL_USART_IsActiveFlag_TXE>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f9      	beq.n	800103a <USART3_IRQHandler+0x7e>
		      rx_index = 0;
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
		    {
		      rx_buf[rx_index++] = c;
		    }
		  }
  /* USER CODE END USART3_IRQn 1 */
}
 800104c:	e009      	b.n	8001062 <USART3_IRQHandler+0xa6>
		      rx_buf[rx_index++] = c;
 800104e:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	b2d1      	uxtb	r1, r2
 8001056:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <USART3_IRQHandler+0xb4>)
 8001058:	7011      	strb	r1, [r2, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	4a05      	ldr	r2, [pc, #20]	@ (8001074 <USART3_IRQHandler+0xb8>)
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	5453      	strb	r3, [r2, r1]
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40004800 	.word	0x40004800
 8001070:	200000b0 	.word	0x200000b0
 8001074:	20000070 	.word	0x20000070

08001078 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */
	if (LL_USART_IsActiveFlag_RXNE(UART5) && LL_USART_IsEnabledIT_RXNE(UART5)) {
 800107e:	4815      	ldr	r0, [pc, #84]	@ (80010d4 <UART5_IRQHandler+0x5c>)
 8001080:	f7ff ff09 	bl	8000e96 <LL_USART_IsActiveFlag_RXNE>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d015      	beq.n	80010b6 <UART5_IRQHandler+0x3e>
 800108a:	4812      	ldr	r0, [pc, #72]	@ (80010d4 <UART5_IRQHandler+0x5c>)
 800108c:	f7ff ff29 	bl	8000ee2 <LL_USART_IsEnabledIT_RXNE>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d00f      	beq.n	80010b6 <UART5_IRQHandler+0x3e>
	    uint8_t byte = LL_USART_ReceiveData8(UART5);
 8001096:	480f      	ldr	r0, [pc, #60]	@ (80010d4 <UART5_IRQHandler+0x5c>)
 8001098:	f7ff ff36 	bl	8000f08 <LL_USART_ReceiveData8>
 800109c:	4603      	mov	r3, r0
 800109e:	71fb      	strb	r3, [r7, #7]
	    uart5_rx_buffer[uart5_rx_index++] = byte;
 80010a0:	4b0d      	ldr	r3, [pc, #52]	@ (80010d8 <UART5_IRQHandler+0x60>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	b2d1      	uxtb	r1, r2
 80010aa:	4a0b      	ldr	r2, [pc, #44]	@ (80010d8 <UART5_IRQHandler+0x60>)
 80010ac:	7011      	strb	r1, [r2, #0]
 80010ae:	4619      	mov	r1, r3
 80010b0:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <UART5_IRQHandler+0x64>)
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	5453      	strb	r3, [r2, r1]
	}
	if (uart5_rx_index >= PACKET_SIZE) {
 80010b6:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <UART5_IRQHandler+0x60>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d905      	bls.n	80010cc <UART5_IRQHandler+0x54>
	   uart5_rx_index = 0;
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <UART5_IRQHandler+0x60>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
	   uart5_packet_ready = 1;
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <UART5_IRQHandler+0x68>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END UART5_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40005000 	.word	0x40005000
 80010d8:	200000bd 	.word	0x200000bd
 80010dc:	200000b4 	.word	0x200000b4
 80010e0:	200000be 	.word	0x200000be

080010e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ec:	4a14      	ldr	r2, [pc, #80]	@ (8001140 <_sbrk+0x5c>)
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <_sbrk+0x60>)
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <_sbrk+0x64>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d102      	bne.n	8001106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001100:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <_sbrk+0x64>)
 8001102:	4a12      	ldr	r2, [pc, #72]	@ (800114c <_sbrk+0x68>)
 8001104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001106:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <_sbrk+0x64>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	429a      	cmp	r2, r3
 8001112:	d207      	bcs.n	8001124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001114:	f001 fa9c 	bl	8002650 <__errno>
 8001118:	4603      	mov	r3, r0
 800111a:	220c      	movs	r2, #12
 800111c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	e009      	b.n	8001138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001124:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <_sbrk+0x64>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800112a:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <_sbrk+0x64>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	4a05      	ldr	r2, [pc, #20]	@ (8001148 <_sbrk+0x64>)
 8001134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001136:	68fb      	ldr	r3, [r7, #12]
}
 8001138:	4618      	mov	r0, r3
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20020000 	.word	0x20020000
 8001144:	00000400 	.word	0x00000400
 8001148:	200000c0 	.word	0x200000c0
 800114c:	20000210 	.word	0x20000210

08001150 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <SystemInit+0x20>)
 8001156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800115a:	4a05      	ldr	r2, [pc, #20]	@ (8001170 <SystemInit+0x20>)
 800115c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001160:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <__NVIC_GetPriorityGrouping>:
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_EnableIRQ>:
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db0b      	blt.n	80011ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <__NVIC_EnableIRQ+0x38>)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	@ (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	@ (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <LL_DMA_SetDataTransferDirection+0x44>)
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	4413      	add	r3, r2
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4413      	add	r3, r2
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80012a8:	4908      	ldr	r1, [pc, #32]	@ (80012cc <LL_DMA_SetDataTransferDirection+0x44>)
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	440b      	add	r3, r1
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	4619      	mov	r1, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	440b      	add	r3, r1
 80012b6:	4619      	mov	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]
}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	08002f94 	.word	0x08002f94

080012d0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <LL_DMA_SetMode+0x44>)
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	4413      	add	r3, r2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	4413      	add	r3, r2
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 80012f0:	4908      	ldr	r1, [pc, #32]	@ (8001314 <LL_DMA_SetMode+0x44>)
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	440b      	add	r3, r1
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	440b      	add	r3, r1
 80012fe:	4619      	mov	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4313      	orrs	r3, r2
 8001304:	600b      	str	r3, [r1, #0]
}
 8001306:	bf00      	nop
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	08002f94 	.word	0x08002f94

08001318 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001324:	4a0d      	ldr	r2, [pc, #52]	@ (800135c <LL_DMA_SetPeriphIncMode+0x44>)
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001338:	4908      	ldr	r1, [pc, #32]	@ (800135c <LL_DMA_SetPeriphIncMode+0x44>)
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	440b      	add	r3, r1
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	440b      	add	r3, r1
 8001346:	4619      	mov	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4313      	orrs	r3, r2
 800134c:	600b      	str	r3, [r1, #0]
}
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	08002f94 	.word	0x08002f94

08001360 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 800136c:	4a0d      	ldr	r2, [pc, #52]	@ (80013a4 <LL_DMA_SetMemoryIncMode+0x44>)
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	4413      	add	r3, r2
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001380:	4908      	ldr	r1, [pc, #32]	@ (80013a4 <LL_DMA_SetMemoryIncMode+0x44>)
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	440b      	add	r3, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	440b      	add	r3, r1
 800138e:	4619      	mov	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	08002f94 	.word	0x08002f94

080013a8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 80013b4:	4a0d      	ldr	r2, [pc, #52]	@ (80013ec <LL_DMA_SetPeriphSize+0x44>)
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	4413      	add	r3, r2
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4413      	add	r3, r2
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80013c8:	4908      	ldr	r1, [pc, #32]	@ (80013ec <LL_DMA_SetPeriphSize+0x44>)
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	440b      	add	r3, r1
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	440b      	add	r3, r1
 80013d6:	4619      	mov	r1, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4313      	orrs	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	08002f94 	.word	0x08002f94

080013f0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LL_DMA_SetMemorySize+0x44>)
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	4413      	add	r3, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	4413      	add	r3, r2
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8001410:	4908      	ldr	r1, [pc, #32]	@ (8001434 <LL_DMA_SetMemorySize+0x44>)
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	440b      	add	r3, r1
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4619      	mov	r1, r3
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	440b      	add	r3, r1
 800141e:	4619      	mov	r1, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4313      	orrs	r3, r2
 8001424:	600b      	str	r3, [r1, #0]
}
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	08002f94 	.word	0x08002f94

08001438 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001444:	4a0d      	ldr	r2, [pc, #52]	@ (800147c <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	4413      	add	r3, r2
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4413      	add	r3, r2
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001458:	4908      	ldr	r1, [pc, #32]	@ (800147c <LL_DMA_SetStreamPriorityLevel+0x44>)
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	440b      	add	r3, r1
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	440b      	add	r3, r1
 8001466:	4619      	mov	r1, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	08002f94 	.word	0x08002f94

08001480 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 800148c:	4a0d      	ldr	r2, [pc, #52]	@ (80014c4 <LL_DMA_SetChannelSelection+0x44>)
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	4413      	add	r3, r2
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	461a      	mov	r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	4413      	add	r3, r2
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80014a0:	4908      	ldr	r1, [pc, #32]	@ (80014c4 <LL_DMA_SetChannelSelection+0x44>)
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	440b      	add	r3, r1
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	440b      	add	r3, r1
 80014ae:	4619      	mov	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	600b      	str	r3, [r1, #0]
}
 80014b6:	bf00      	nop
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	08002f94 	.word	0x08002f94

080014c8 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 80014d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001504 <LL_DMA_DisableFifoMode+0x3c>)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	461a      	mov	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	4908      	ldr	r1, [pc, #32]	@ (8001504 <LL_DMA_DisableFifoMode+0x3c>)
 80014e4:	683a      	ldr	r2, [r7, #0]
 80014e6:	440a      	add	r2, r1
 80014e8:	7812      	ldrb	r2, [r2, #0]
 80014ea:	4611      	mov	r1, r2
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	440a      	add	r2, r1
 80014f0:	f023 0304 	bic.w	r3, r3, #4
 80014f4:	6153      	str	r3, [r2, #20]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	08002f94 	.word	0x08002f94

08001508 <LL_AHB1_GRP1_EnableClock>:
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001514:	4907      	ldr	r1, [pc, #28]	@ (8001534 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4313      	orrs	r3, r2
 800151a:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800151c:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800151e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4013      	ands	r3, r2
 8001524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001526:	68fb      	ldr	r3, [r7, #12]
}
 8001528:	bf00      	nop
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	40023800 	.word	0x40023800

08001538 <LL_APB1_GRP1_EnableClock>:
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001542:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001544:	4907      	ldr	r1, [pc, #28]	@ (8001564 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4313      	orrs	r3, r2
 800154a:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <LL_APB1_GRP1_EnableClock+0x2c>)
 800154e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4013      	ands	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001556:	68fb      	ldr	r3, [r7, #12]
}
 8001558:	bf00      	nop
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	40023800 	.word	0x40023800

08001568 <LL_USART_Enable>:
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	60da      	str	r2, [r3, #12]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_USART_ConfigAsyncMode>:
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	615a      	str	r2, [r3, #20]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <MX_UART5_Init>:

/* USER CODE END 0 */

/* UART5 init function */
void MX_UART5_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08e      	sub	sp, #56	@ 0x38
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
 80015c8:	611a      	str	r2, [r3, #16]
 80015ca:	615a      	str	r2, [r3, #20]
 80015cc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
 80015dc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80015de:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80015e2:	f7ff ffa9 	bl	8001538 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80015e6:	2004      	movs	r0, #4
 80015e8:	f7ff ff8e 	bl	8001508 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80015ec:	2008      	movs	r0, #8
 80015ee:	f7ff ff8b 	bl	8001508 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80015f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80015f8:	2302      	movs	r3, #2
 80015fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001608:	2308      	movs	r3, #8
 800160a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4821      	ldr	r0, [pc, #132]	@ (8001698 <MX_UART5_Init+0xe4>)
 8001612:	f000 fae1 	bl	8001bd8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001616:	2304      	movs	r3, #4
 8001618:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800162a:	2308      	movs	r3, #8
 800162c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	4619      	mov	r1, r3
 8001632:	481a      	ldr	r0, [pc, #104]	@ (800169c <MX_UART5_Init+0xe8>)
 8001634:	f000 fad0 	bl	8001bd8 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001638:	f7ff fd9c 	bl	8001174 <__NVIC_GetPriorityGrouping>
 800163c:	4603      	mov	r3, r0
 800163e:	2200      	movs	r2, #0
 8001640:	2100      	movs	r1, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fdec 	bl	8001220 <NVIC_EncodePriority>
 8001648:	4603      	mov	r3, r0
 800164a:	4619      	mov	r1, r3
 800164c:	2035      	movs	r0, #53	@ 0x35
 800164e:	f7ff fdbd 	bl	80011cc <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8001652:	2035      	movs	r0, #53	@ 0x35
 8001654:	f7ff fd9c 	bl	8001190 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001658:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800165c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001666:	2300      	movs	r3, #0
 8001668:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800166a:	230c      	movs	r3, #12
 800166c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800166e:	2300      	movs	r3, #0
 8001670:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001672:	2300      	movs	r3, #0
 8001674:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	4619      	mov	r1, r3
 800167c:	4808      	ldr	r0, [pc, #32]	@ (80016a0 <MX_UART5_Init+0xec>)
 800167e:	f000 ff0d 	bl	800249c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8001682:	4807      	ldr	r0, [pc, #28]	@ (80016a0 <MX_UART5_Init+0xec>)
 8001684:	f7ff ff80 	bl	8001588 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8001688:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <MX_UART5_Init+0xec>)
 800168a:	f7ff ff6d 	bl	8001568 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	3738      	adds	r7, #56	@ 0x38
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40020800 	.word	0x40020800
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40005000 	.word	0x40005000

080016a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08e      	sub	sp, #56	@ 0x38
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80016aa:	f107 031c 	add.w	r3, r7, #28
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
 80016b8:	611a      	str	r2, [r3, #16]
 80016ba:	615a      	str	r2, [r3, #20]
 80016bc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
 80016cc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80016ce:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80016d2:	f7ff ff31 	bl	8001538 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f7ff ff16 	bl	8001508 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80016dc:	230c      	movs	r3, #12
 80016de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016e0:	2302      	movs	r3, #2
 80016e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80016f0:	2307      	movs	r3, #7
 80016f2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4619      	mov	r1, r3
 80016f8:	483e      	ldr	r0, [pc, #248]	@ (80017f4 <MX_USART2_UART_Init+0x150>)
 80016fa:	f000 fa6d 	bl	8001bd8 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 80016fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001702:	2105      	movs	r1, #5
 8001704:	483c      	ldr	r0, [pc, #240]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001706:	f7ff febb 	bl	8001480 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800170a:	2200      	movs	r2, #0
 800170c:	2105      	movs	r1, #5
 800170e:	483a      	ldr	r0, [pc, #232]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001710:	f7ff fdba 	bl	8001288 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_LOW);
 8001714:	2200      	movs	r2, #0
 8001716:	2105      	movs	r1, #5
 8001718:	4837      	ldr	r0, [pc, #220]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800171a:	f7ff fe8d 	bl	8001438 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 800171e:	2200      	movs	r2, #0
 8001720:	2105      	movs	r1, #5
 8001722:	4835      	ldr	r0, [pc, #212]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001724:	f7ff fdd4 	bl	80012d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8001728:	2200      	movs	r2, #0
 800172a:	2105      	movs	r1, #5
 800172c:	4832      	ldr	r0, [pc, #200]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800172e:	f7ff fdf3 	bl	8001318 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8001732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001736:	2105      	movs	r1, #5
 8001738:	482f      	ldr	r0, [pc, #188]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800173a:	f7ff fe11 	bl	8001360 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 800173e:	2200      	movs	r2, #0
 8001740:	2105      	movs	r1, #5
 8001742:	482d      	ldr	r0, [pc, #180]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001744:	f7ff fe30 	bl	80013a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 8001748:	2200      	movs	r2, #0
 800174a:	2105      	movs	r1, #5
 800174c:	482a      	ldr	r0, [pc, #168]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800174e:	f7ff fe4f 	bl	80013f0 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 8001752:	2105      	movs	r1, #5
 8001754:	4828      	ldr	r0, [pc, #160]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001756:	f7ff feb7 	bl	80014c8 <LL_DMA_DisableFifoMode>

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 800175a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800175e:	2106      	movs	r1, #6
 8001760:	4825      	ldr	r0, [pc, #148]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001762:	f7ff fe8d 	bl	8001480 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001766:	2240      	movs	r2, #64	@ 0x40
 8001768:	2106      	movs	r1, #6
 800176a:	4823      	ldr	r0, [pc, #140]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800176c:	f7ff fd8c 	bl	8001288 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 8001770:	2200      	movs	r2, #0
 8001772:	2106      	movs	r1, #6
 8001774:	4820      	ldr	r0, [pc, #128]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001776:	f7ff fe5f 	bl	8001438 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 800177a:	2200      	movs	r2, #0
 800177c:	2106      	movs	r1, #6
 800177e:	481e      	ldr	r0, [pc, #120]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001780:	f7ff fda6 	bl	80012d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8001784:	2200      	movs	r2, #0
 8001786:	2106      	movs	r1, #6
 8001788:	481b      	ldr	r0, [pc, #108]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 800178a:	f7ff fdc5 	bl	8001318 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 800178e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001792:	2106      	movs	r1, #6
 8001794:	4818      	ldr	r0, [pc, #96]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 8001796:	f7ff fde3 	bl	8001360 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 800179a:	2200      	movs	r2, #0
 800179c:	2106      	movs	r1, #6
 800179e:	4816      	ldr	r0, [pc, #88]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 80017a0:	f7ff fe02 	bl	80013a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 80017a4:	2200      	movs	r2, #0
 80017a6:	2106      	movs	r1, #6
 80017a8:	4813      	ldr	r0, [pc, #76]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 80017aa:	f7ff fe21 	bl	80013f0 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 80017ae:	2106      	movs	r1, #6
 80017b0:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <MX_USART2_UART_Init+0x154>)
 80017b2:	f7ff fe89 	bl	80014c8 <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80017b6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80017ba:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80017bc:	2300      	movs	r3, #0
 80017be:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80017c8:	230c      	movs	r3, #12
 80017ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80017d0:	2300      	movs	r3, #0
 80017d2:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80017d4:	f107 031c 	add.w	r3, r7, #28
 80017d8:	4619      	mov	r1, r3
 80017da:	4808      	ldr	r0, [pc, #32]	@ (80017fc <MX_USART2_UART_Init+0x158>)
 80017dc:	f000 fe5e 	bl	800249c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80017e0:	4806      	ldr	r0, [pc, #24]	@ (80017fc <MX_USART2_UART_Init+0x158>)
 80017e2:	f7ff fed1 	bl	8001588 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_USART2_UART_Init+0x158>)
 80017e8:	f7ff febe 	bl	8001568 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	3738      	adds	r7, #56	@ 0x38
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40026000 	.word	0x40026000
 80017fc:	40004400 	.word	0x40004400

08001800 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08e      	sub	sp, #56	@ 0x38
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001806:	f107 031c 	add.w	r3, r7, #28
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]
 8001816:	615a      	str	r2, [r3, #20]
 8001818:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
 8001828:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800182a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800182e:	f7ff fe83 	bl	8001538 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001832:	2004      	movs	r0, #4
 8001834:	f7ff fe68 	bl	8001508 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001838:	2002      	movs	r0, #2
 800183a:	f7ff fe65 	bl	8001508 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC5   ------> USART3_RX
  PB10   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 800183e:	2320      	movs	r3, #32
 8001840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001842:	2302      	movs	r3, #2
 8001844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001846:	2303      	movs	r3, #3
 8001848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001852:	2307      	movs	r3, #7
 8001854:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	4619      	mov	r1, r3
 800185a:	4822      	ldr	r0, [pc, #136]	@ (80018e4 <MX_USART3_UART_Init+0xe4>)
 800185c:	f000 f9bc 	bl	8001bd8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8001860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001864:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001866:	2302      	movs	r3, #2
 8001868:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800186a:	2303      	movs	r3, #3
 800186c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001876:	2307      	movs	r3, #7
 8001878:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	4619      	mov	r1, r3
 800187e:	481a      	ldr	r0, [pc, #104]	@ (80018e8 <MX_USART3_UART_Init+0xe8>)
 8001880:	f000 f9aa 	bl	8001bd8 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001884:	f7ff fc76 	bl	8001174 <__NVIC_GetPriorityGrouping>
 8001888:	4603      	mov	r3, r0
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fcc6 	bl	8001220 <NVIC_EncodePriority>
 8001894:	4603      	mov	r3, r0
 8001896:	4619      	mov	r1, r3
 8001898:	2027      	movs	r0, #39	@ 0x27
 800189a:	f7ff fc97 	bl	80011cc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 800189e:	2027      	movs	r0, #39	@ 0x27
 80018a0:	f7ff fc76 	bl	8001190 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80018a4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80018a8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018b6:	230c      	movs	r3, #12
 80018b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80018be:	2300      	movs	r3, #0
 80018c0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	4808      	ldr	r0, [pc, #32]	@ (80018ec <MX_USART3_UART_Init+0xec>)
 80018ca:	f000 fde7 	bl	800249c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 80018ce:	4807      	ldr	r0, [pc, #28]	@ (80018ec <MX_USART3_UART_Init+0xec>)
 80018d0:	f7ff fe5a 	bl	8001588 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 80018d4:	4805      	ldr	r0, [pc, #20]	@ (80018ec <MX_USART3_UART_Init+0xec>)
 80018d6:	f7ff fe47 	bl	8001568 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018da:	bf00      	nop
 80018dc:	3738      	adds	r7, #56	@ 0x38
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40020800 	.word	0x40020800
 80018e8:	40020400 	.word	0x40020400
 80018ec:	40004800 	.word	0x40004800

080018f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001928 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018f4:	f7ff fc2c 	bl	8001150 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f8:	480c      	ldr	r0, [pc, #48]	@ (800192c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018fa:	490d      	ldr	r1, [pc, #52]	@ (8001930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001910:	4c0a      	ldr	r4, [pc, #40]	@ (800193c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800191e:	f000 fe9d 	bl	800265c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001922:	f7ff f951 	bl	8000bc8 <main>
  bx  lr    
 8001926:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001928:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001934:	08002fe0 	.word	0x08002fe0
  ldr r2, =_sbss
 8001938:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 800193c:	2000020c 	.word	0x2000020c

08001940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC_IRQHandler>

08001942 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001942:	b480      	push	{r7}
 8001944:	b08b      	sub	sp, #44	@ 0x2c
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	fa93 f3a3 	rbit	r3, r3
 800195c:	613b      	str	r3, [r7, #16]
  return result;
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001968:	2320      	movs	r3, #32
 800196a:	e003      	b.n	8001974 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	fab3 f383 	clz	r3, r3
 8001972:	b2db      	uxtb	r3, r3
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2103      	movs	r1, #3
 8001978:	fa01 f303 	lsl.w	r3, r1, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	401a      	ands	r2, r3
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	fa93 f3a3 	rbit	r3, r3
 800198a:	61fb      	str	r3, [r7, #28]
  return result;
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001996:	2320      	movs	r3, #32
 8001998:	e003      	b.n	80019a2 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	fab3 f383 	clz	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	6879      	ldr	r1, [r7, #4]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	431a      	orrs	r2, r3
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	601a      	str	r2, [r3, #0]
}
 80019b0:	bf00      	nop
 80019b2:	372c      	adds	r7, #44	@ 0x2c
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	401a      	ands	r2, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	fb01 f303 	mul.w	r3, r1, r3
 80019da:	431a      	orrs	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	605a      	str	r2, [r3, #4]
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b08b      	sub	sp, #44	@ 0x2c
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa93 f3a3 	rbit	r3, r3
 8001a06:	613b      	str	r3, [r7, #16]
  return result;
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001a12:	2320      	movs	r3, #32
 8001a14:	e003      	b.n	8001a1e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	fab3 f383 	clz	r3, r3
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	2103      	movs	r1, #3
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	401a      	ands	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	fa93 f3a3 	rbit	r3, r3
 8001a34:	61fb      	str	r3, [r7, #28]
  return result;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001a40:	2320      	movs	r3, #32
 8001a42:	e003      	b.n	8001a4c <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a46:	fab3 f383 	clz	r3, r3
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	431a      	orrs	r2, r3
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001a5a:	bf00      	nop
 8001a5c:	372c      	adds	r7, #44	@ 0x2c
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b08b      	sub	sp, #44	@ 0x2c
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	fa93 f3a3 	rbit	r3, r3
 8001a80:	613b      	str	r3, [r7, #16]
  return result;
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001a8c:	2320      	movs	r3, #32
 8001a8e:	e003      	b.n	8001a98 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	fab3 f383 	clz	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	2103      	movs	r1, #3
 8001a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa8:	6a3b      	ldr	r3, [r7, #32]
 8001aaa:	fa93 f3a3 	rbit	r3, r3
 8001aae:	61fb      	str	r3, [r7, #28]
  return result;
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001aba:	2320      	movs	r3, #32
 8001abc:	e003      	b.n	8001ac6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac0:	fab3 f383 	clz	r3, r3
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	6879      	ldr	r1, [r7, #4]
 8001aca:	fa01 f303 	lsl.w	r3, r1, r3
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	60da      	str	r2, [r3, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	372c      	adds	r7, #44	@ 0x2c
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b08b      	sub	sp, #44	@ 0x2c
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	6a1a      	ldr	r2, [r3, #32]
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa93 f3a3 	rbit	r3, r3
 8001afa:	613b      	str	r3, [r7, #16]
  return result;
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001b06:	2320      	movs	r3, #32
 8001b08:	e003      	b.n	8001b12 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	fab3 f383 	clz	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	210f      	movs	r1, #15
 8001b16:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	401a      	ands	r2, r3
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	61fb      	str	r3, [r7, #28]
  return result;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001b34:	2320      	movs	r3, #32
 8001b36:	e003      	b.n	8001b40 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3a:	fab3 f383 	clz	r3, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	fa01 f303 	lsl.w	r3, r1, r3
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001b4e:	bf00      	nop
 8001b50:	372c      	adds	r7, #44	@ 0x2c
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b08b      	sub	sp, #44	@ 0x2c
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	60f8      	str	r0, [r7, #12]
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	613b      	str	r3, [r7, #16]
  return result;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001b82:	2320      	movs	r3, #32
 8001b84:	e003      	b.n	8001b8e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	fab3 f383 	clz	r3, r3
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	210f      	movs	r1, #15
 8001b92:	fa01 f303 	lsl.w	r3, r1, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	401a      	ands	r2, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	0a1b      	lsrs	r3, r3, #8
 8001b9e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba0:	6a3b      	ldr	r3, [r7, #32]
 8001ba2:	fa93 f3a3 	rbit	r3, r3
 8001ba6:	61fb      	str	r3, [r7, #28]
  return result;
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001bb2:	2320      	movs	r3, #32
 8001bb4:	e003      	b.n	8001bbe <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb8:	fab3 f383 	clz	r3, r3
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001bcc:	bf00      	nop
 8001bce:	372c      	adds	r7, #44	@ 0x2c
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001be2:	2300      	movs	r3, #0
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	fa93 f3a3 	rbit	r3, r3
 8001bf6:	617b      	str	r3, [r7, #20]
  return result;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <LL_GPIO_Init+0x2e>
    return 32U;
 8001c02:	2320      	movs	r3, #32
 8001c04:	e003      	b.n	8001c0e <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	fab3 f383 	clz	r3, r3
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001c10:	e057      	b.n	8001cc2 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2101      	movs	r1, #1
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1e:	4013      	ands	r3, r2
 8001c20:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d049      	beq.n	8001cbc <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d003      	beq.n	8001c38 <LL_GPIO_Init+0x60>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d10d      	bne.n	8001c54 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	6a39      	ldr	r1, [r7, #32]
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff fed3 	bl	80019ec <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	6a39      	ldr	r1, [r7, #32]
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff feb4 	bl	80019bc <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	6a39      	ldr	r1, [r7, #32]
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ff02 	bl	8001a66 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d121      	bne.n	8001cae <LL_GPIO_Init+0xd6>
 8001c6a:	6a3b      	ldr	r3, [r7, #32]
 8001c6c:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	60bb      	str	r3, [r7, #8]
  return result;
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <LL_GPIO_Init+0xac>
    return 32U;
 8001c80:	2320      	movs	r3, #32
 8001c82:	e003      	b.n	8001c8c <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	fab3 f383 	clz	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001c8c:	2b07      	cmp	r3, #7
 8001c8e:	d807      	bhi.n	8001ca0 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	461a      	mov	r2, r3
 8001c96:	6a39      	ldr	r1, [r7, #32]
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ff21 	bl	8001ae0 <LL_GPIO_SetAFPin_0_7>
 8001c9e:	e006      	b.n	8001cae <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	6a39      	ldr	r1, [r7, #32]
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff ff56 	bl	8001b5a <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	6a39      	ldr	r1, [r7, #32]
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff fe43 	bl	8001942 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1a0      	bne.n	8001c12 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3728      	adds	r7, #40	@ 0x28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <LL_RCC_GetSysClkSource>:
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001ce0:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <LL_RCC_GetSysClkSource+0x18>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f003 030c 	and.w	r3, r3, #12
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <LL_RCC_GetAHBPrescaler>:
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001cfc:	4b04      	ldr	r3, [pc, #16]	@ (8001d10 <LL_RCC_GetAHBPrescaler+0x18>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800

08001d14 <LL_RCC_GetAPB1Prescaler>:
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001d18:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <LL_RCC_GetAPB1Prescaler+0x18>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800

08001d30 <LL_RCC_GetAPB2Prescaler>:
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001d34:	4b04      	ldr	r3, [pc, #16]	@ (8001d48 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40023800 	.word	0x40023800

08001d4c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001d50:	4b04      	ldr	r3, [pc, #16]	@ (8001d64 <LL_RCC_PLL_GetMainSource+0x18>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	40023800 	.word	0x40023800

08001d68 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001d6c:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <LL_RCC_PLL_GetN+0x18>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	40023800 	.word	0x40023800

08001d84 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001d88:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <LL_RCC_PLL_GetP+0x18>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800

08001da0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001da4:	4b04      	ldr	r3, [pc, #16]	@ (8001db8 <LL_RCC_PLL_GetR+0x18>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40023800 	.word	0x40023800

08001dbc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001dc0:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <LL_RCC_PLL_GetDivider+0x18>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40023800 	.word	0x40023800

08001dd8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001de0:	f000 f820 	bl	8001e24 <RCC_GetSystemClockFreq>
 8001de4:	4602      	mov	r2, r0
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f85c 	bl	8001eac <RCC_GetHCLKClockFreq>
 8001df4:	4602      	mov	r2, r0
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 f86a 	bl	8001ed8 <RCC_GetPCLK1ClockFreq>
 8001e04:	4602      	mov	r2, r0
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f876 	bl	8001f00 <RCC_GetPCLK2ClockFreq>
 8001e14:	4602      	mov	r2, r0
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60da      	str	r2, [r3, #12]
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001e2e:	f7ff ff55 	bl	8001cdc <LL_RCC_GetSysClkSource>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b0c      	cmp	r3, #12
 8001e36:	d82d      	bhi.n	8001e94 <RCC_GetSystemClockFreq+0x70>
 8001e38:	a201      	add	r2, pc, #4	@ (adr r2, 8001e40 <RCC_GetSystemClockFreq+0x1c>)
 8001e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e3e:	bf00      	nop
 8001e40:	08001e75 	.word	0x08001e75
 8001e44:	08001e95 	.word	0x08001e95
 8001e48:	08001e95 	.word	0x08001e95
 8001e4c:	08001e95 	.word	0x08001e95
 8001e50:	08001e7b 	.word	0x08001e7b
 8001e54:	08001e95 	.word	0x08001e95
 8001e58:	08001e95 	.word	0x08001e95
 8001e5c:	08001e95 	.word	0x08001e95
 8001e60:	08001e81 	.word	0x08001e81
 8001e64:	08001e95 	.word	0x08001e95
 8001e68:	08001e95 	.word	0x08001e95
 8001e6c:	08001e95 	.word	0x08001e95
 8001e70:	08001e8b 	.word	0x08001e8b
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <RCC_GetSystemClockFreq+0x80>)
 8001e76:	607b      	str	r3, [r7, #4]
      break;
 8001e78:	e00f      	b.n	8001e9a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <RCC_GetSystemClockFreq+0x84>)
 8001e7c:	607b      	str	r3, [r7, #4]
      break;
 8001e7e:	e00c      	b.n	8001e9a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001e80:	2008      	movs	r0, #8
 8001e82:	f000 f851 	bl	8001f28 <RCC_PLL_GetFreqDomain_SYS>
 8001e86:	6078      	str	r0, [r7, #4]
      break;
 8001e88:	e007      	b.n	8001e9a <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8001e8a:	200c      	movs	r0, #12
 8001e8c:	f000 f84c 	bl	8001f28 <RCC_PLL_GetFreqDomain_SYS>
 8001e90:	6078      	str	r0, [r7, #4]
      break;
 8001e92:	e002      	b.n	8001e9a <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001e94:	4b03      	ldr	r3, [pc, #12]	@ (8001ea4 <RCC_GetSystemClockFreq+0x80>)
 8001e96:	607b      	str	r3, [r7, #4]
      break;
 8001e98:	bf00      	nop
  }

  return frequency;
 8001e9a:	687b      	ldr	r3, [r7, #4]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	00f42400 	.word	0x00f42400
 8001ea8:	017d7840 	.word	0x017d7840

08001eac <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001eb4:	f7ff ff20 	bl	8001cf8 <LL_RCC_GetAHBPrescaler>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	091b      	lsrs	r3, r3, #4
 8001ebc:	f003 030f 	and.w	r3, r3, #15
 8001ec0:	4a04      	ldr	r2, [pc, #16]	@ (8001ed4 <RCC_GetHCLKClockFreq+0x28>)
 8001ec2:	5cd3      	ldrb	r3, [r2, r3]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	40d3      	lsrs	r3, r2
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	08002f7c 	.word	0x08002f7c

08001ed8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001ee0:	f7ff ff18 	bl	8001d14 <LL_RCC_GetAPB1Prescaler>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	0a9b      	lsrs	r3, r3, #10
 8001ee8:	4a04      	ldr	r2, [pc, #16]	@ (8001efc <RCC_GetPCLK1ClockFreq+0x24>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	461a      	mov	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	40d3      	lsrs	r3, r2
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	08002f8c 	.word	0x08002f8c

08001f00 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001f08:	f7ff ff12 	bl	8001d30 <LL_RCC_GetAPB2Prescaler>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	0b5b      	lsrs	r3, r3, #13
 8001f10:	4a04      	ldr	r2, [pc, #16]	@ (8001f24 <RCC_GetPCLK2ClockFreq+0x24>)
 8001f12:	5cd3      	ldrb	r3, [r2, r3]
 8001f14:	461a      	mov	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	40d3      	lsrs	r3, r2
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	08002f8c 	.word	0x08002f8c

08001f28 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001f3c:	f7ff ff06 	bl	8001d4c <LL_RCC_PLL_GetMainSource>
 8001f40:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f4e:	d003      	beq.n	8001f58 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001f50:	e005      	b.n	8001f5e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001f52:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc4 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001f54:	617b      	str	r3, [r7, #20]
      break;
 8001f56:	e005      	b.n	8001f64 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8001f5a:	617b      	str	r3, [r7, #20]
      break;
 8001f5c:	e002      	b.n	8001f64 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001f60:	617b      	str	r3, [r7, #20]
      break;
 8001f62:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d114      	bne.n	8001f94 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001f6a:	f7ff ff27 	bl	8001dbc <LL_RCC_PLL_GetDivider>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fbb3 f4f2 	udiv	r4, r3, r2
 8001f76:	f7ff fef7 	bl	8001d68 <LL_RCC_PLL_GetN>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	fb03 f404 	mul.w	r4, r3, r4
 8001f80:	f7ff ff00 	bl	8001d84 <LL_RCC_PLL_GetP>
 8001f84:	4603      	mov	r3, r0
 8001f86:	0c1b      	lsrs	r3, r3, #16
 8001f88:	3301      	adds	r3, #1
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	fbb4 f3f3 	udiv	r3, r4, r3
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	e011      	b.n	8001fb8 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001f94:	f7ff ff12 	bl	8001dbc <LL_RCC_PLL_GetDivider>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	fbb3 f4f2 	udiv	r4, r3, r2
 8001fa0:	f7ff fee2 	bl	8001d68 <LL_RCC_PLL_GetN>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	fb03 f404 	mul.w	r4, r3, r4
 8001faa:	f7ff fef9 	bl	8001da0 <LL_RCC_PLL_GetR>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	0f1b      	lsrs	r3, r3, #28
 8001fb2:	fbb4 f3f3 	udiv	r3, r4, r3
 8001fb6:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001fb8:	693b      	ldr	r3, [r7, #16]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	371c      	adds	r7, #28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd90      	pop	{r4, r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	00f42400 	.word	0x00f42400
 8001fc8:	017d7840 	.word	0x017d7840

08001fcc <LL_USART_IsEnabled>:
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fe0:	bf0c      	ite	eq
 8001fe2:	2301      	moveq	r3, #1
 8001fe4:	2300      	movne	r3, #0
 8001fe6:	b2db      	uxtb	r3, r3
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <LL_USART_SetStopBitsLength>:
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <LL_USART_SetHWFlowCtrl>:
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	695b      	ldr	r3, [r3, #20]
 8002028:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	615a      	str	r2, [r3, #20]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_USART_SetBaudRate>:
{
 8002040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002044:	b0c0      	sub	sp, #256	@ 0x100
 8002046:	af00      	add	r7, sp, #0
 8002048:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800204c:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8002050:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8002054:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800205c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002060:	f040 810c 	bne.w	800227c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002064:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002068:	2200      	movs	r2, #0
 800206a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800206e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002072:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002076:	4622      	mov	r2, r4
 8002078:	462b      	mov	r3, r5
 800207a:	1891      	adds	r1, r2, r2
 800207c:	6639      	str	r1, [r7, #96]	@ 0x60
 800207e:	415b      	adcs	r3, r3
 8002080:	667b      	str	r3, [r7, #100]	@ 0x64
 8002082:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002086:	4621      	mov	r1, r4
 8002088:	eb12 0801 	adds.w	r8, r2, r1
 800208c:	4629      	mov	r1, r5
 800208e:	eb43 0901 	adc.w	r9, r3, r1
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800209e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020a6:	4690      	mov	r8, r2
 80020a8:	4699      	mov	r9, r3
 80020aa:	4623      	mov	r3, r4
 80020ac:	eb18 0303 	adds.w	r3, r8, r3
 80020b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80020b4:	462b      	mov	r3, r5
 80020b6:	eb49 0303 	adc.w	r3, r9, r3
 80020ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80020be:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80020c2:	2200      	movs	r2, #0
 80020c4:	469a      	mov	sl, r3
 80020c6:	4693      	mov	fp, r2
 80020c8:	eb1a 030a 	adds.w	r3, sl, sl
 80020cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80020ce:	eb4b 030b 	adc.w	r3, fp, fp
 80020d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80020d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80020d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80020dc:	f7fe f8e8 	bl	80002b0 <__aeabi_uldivmod>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4b64      	ldr	r3, [pc, #400]	@ (8002278 <LL_USART_SetBaudRate+0x238>)
 80020e6:	fba3 2302 	umull	r2, r3, r3, r2
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	b29c      	uxth	r4, r3
 80020f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80020f6:	2200      	movs	r2, #0
 80020f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80020fc:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002100:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8002104:	4642      	mov	r2, r8
 8002106:	464b      	mov	r3, r9
 8002108:	1891      	adds	r1, r2, r2
 800210a:	6539      	str	r1, [r7, #80]	@ 0x50
 800210c:	415b      	adcs	r3, r3
 800210e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002114:	4641      	mov	r1, r8
 8002116:	1851      	adds	r1, r2, r1
 8002118:	64b9      	str	r1, [r7, #72]	@ 0x48
 800211a:	4649      	mov	r1, r9
 800211c:	414b      	adcs	r3, r1
 800211e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 800212c:	4659      	mov	r1, fp
 800212e:	00cb      	lsls	r3, r1, #3
 8002130:	4651      	mov	r1, sl
 8002132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002136:	4651      	mov	r1, sl
 8002138:	00ca      	lsls	r2, r1, #3
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	4603      	mov	r3, r0
 8002140:	4642      	mov	r2, r8
 8002142:	189b      	adds	r3, r3, r2
 8002144:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002148:	464b      	mov	r3, r9
 800214a:	460a      	mov	r2, r1
 800214c:	eb42 0303 	adc.w	r3, r2, r3
 8002150:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002154:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002158:	2200      	movs	r2, #0
 800215a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800215e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8002162:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002166:	460b      	mov	r3, r1
 8002168:	18db      	adds	r3, r3, r3
 800216a:	643b      	str	r3, [r7, #64]	@ 0x40
 800216c:	4613      	mov	r3, r2
 800216e:	eb42 0303 	adc.w	r3, r2, r3
 8002172:	647b      	str	r3, [r7, #68]	@ 0x44
 8002174:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002178:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 800217c:	f7fe f898 	bl	80002b0 <__aeabi_uldivmod>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4611      	mov	r1, r2
 8002186:	4b3c      	ldr	r3, [pc, #240]	@ (8002278 <LL_USART_SetBaudRate+0x238>)
 8002188:	fba3 2301 	umull	r2, r3, r3, r1
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	2264      	movs	r2, #100	@ 0x64
 8002190:	fb02 f303 	mul.w	r3, r2, r3
 8002194:	1acb      	subs	r3, r1, r3
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800219c:	4b36      	ldr	r3, [pc, #216]	@ (8002278 <LL_USART_SetBaudRate+0x238>)
 800219e:	fba3 2302 	umull	r2, r3, r3, r2
 80021a2:	095b      	lsrs	r3, r3, #5
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	4423      	add	r3, r4
 80021b2:	b29c      	uxth	r4, r3
 80021b4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021b8:	2200      	movs	r2, #0
 80021ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80021be:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80021c2:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80021c6:	4642      	mov	r2, r8
 80021c8:	464b      	mov	r3, r9
 80021ca:	1891      	adds	r1, r2, r2
 80021cc:	63b9      	str	r1, [r7, #56]	@ 0x38
 80021ce:	415b      	adcs	r3, r3
 80021d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80021d6:	4641      	mov	r1, r8
 80021d8:	1851      	adds	r1, r2, r1
 80021da:	6339      	str	r1, [r7, #48]	@ 0x30
 80021dc:	4649      	mov	r1, r9
 80021de:	414b      	adcs	r3, r1
 80021e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80021ee:	4659      	mov	r1, fp
 80021f0:	00cb      	lsls	r3, r1, #3
 80021f2:	4651      	mov	r1, sl
 80021f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021f8:	4651      	mov	r1, sl
 80021fa:	00ca      	lsls	r2, r1, #3
 80021fc:	4610      	mov	r0, r2
 80021fe:	4619      	mov	r1, r3
 8002200:	4603      	mov	r3, r0
 8002202:	4642      	mov	r2, r8
 8002204:	189b      	adds	r3, r3, r2
 8002206:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800220a:	464b      	mov	r3, r9
 800220c:	460a      	mov	r2, r1
 800220e:	eb42 0303 	adc.w	r3, r2, r3
 8002212:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002216:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800221a:	2200      	movs	r2, #0
 800221c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002220:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002224:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002228:	460b      	mov	r3, r1
 800222a:	18db      	adds	r3, r3, r3
 800222c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800222e:	4613      	mov	r3, r2
 8002230:	eb42 0303 	adc.w	r3, r2, r3
 8002234:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002236:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800223a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800223e:	f7fe f837 	bl	80002b0 <__aeabi_uldivmod>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4b0c      	ldr	r3, [pc, #48]	@ (8002278 <LL_USART_SetBaudRate+0x238>)
 8002248:	fba3 1302 	umull	r1, r3, r3, r2
 800224c:	095b      	lsrs	r3, r3, #5
 800224e:	2164      	movs	r1, #100	@ 0x64
 8002250:	fb01 f303 	mul.w	r3, r1, r3
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	3332      	adds	r3, #50	@ 0x32
 800225a:	4a07      	ldr	r2, [pc, #28]	@ (8002278 <LL_USART_SetBaudRate+0x238>)
 800225c:	fba2 2303 	umull	r2, r3, r2, r3
 8002260:	095b      	lsrs	r3, r3, #5
 8002262:	b29b      	uxth	r3, r3
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	b29b      	uxth	r3, r3
 800226a:	4423      	add	r3, r4
 800226c:	b29b      	uxth	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002274:	609a      	str	r2, [r3, #8]
}
 8002276:	e108      	b.n	800248a <LL_USART_SetBaudRate+0x44a>
 8002278:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800227c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002280:	2200      	movs	r2, #0
 8002282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002286:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800228a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800228e:	4642      	mov	r2, r8
 8002290:	464b      	mov	r3, r9
 8002292:	1891      	adds	r1, r2, r2
 8002294:	6239      	str	r1, [r7, #32]
 8002296:	415b      	adcs	r3, r3
 8002298:	627b      	str	r3, [r7, #36]	@ 0x24
 800229a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800229e:	4641      	mov	r1, r8
 80022a0:	1854      	adds	r4, r2, r1
 80022a2:	4649      	mov	r1, r9
 80022a4:	eb43 0501 	adc.w	r5, r3, r1
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	f04f 0300 	mov.w	r3, #0
 80022b0:	00eb      	lsls	r3, r5, #3
 80022b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022b6:	00e2      	lsls	r2, r4, #3
 80022b8:	4614      	mov	r4, r2
 80022ba:	461d      	mov	r5, r3
 80022bc:	4643      	mov	r3, r8
 80022be:	18e3      	adds	r3, r4, r3
 80022c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80022c4:	464b      	mov	r3, r9
 80022c6:	eb45 0303 	adc.w	r3, r5, r3
 80022ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80022ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80022d2:	2200      	movs	r2, #0
 80022d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80022d8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80022e8:	4629      	mov	r1, r5
 80022ea:	008b      	lsls	r3, r1, #2
 80022ec:	4621      	mov	r1, r4
 80022ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022f2:	4621      	mov	r1, r4
 80022f4:	008a      	lsls	r2, r1, #2
 80022f6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80022fa:	f7fd ffd9 	bl	80002b0 <__aeabi_uldivmod>
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	4b65      	ldr	r3, [pc, #404]	@ (8002498 <LL_USART_SetBaudRate+0x458>)
 8002304:	fba3 2302 	umull	r2, r3, r3, r2
 8002308:	095b      	lsrs	r3, r3, #5
 800230a:	b29b      	uxth	r3, r3
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	b29c      	uxth	r4, r3
 8002310:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002314:	2200      	movs	r2, #0
 8002316:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800231a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800231e:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8002322:	4642      	mov	r2, r8
 8002324:	464b      	mov	r3, r9
 8002326:	1891      	adds	r1, r2, r2
 8002328:	61b9      	str	r1, [r7, #24]
 800232a:	415b      	adcs	r3, r3
 800232c:	61fb      	str	r3, [r7, #28]
 800232e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002332:	4641      	mov	r1, r8
 8002334:	1851      	adds	r1, r2, r1
 8002336:	6139      	str	r1, [r7, #16]
 8002338:	4649      	mov	r1, r9
 800233a:	414b      	adcs	r3, r1
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800234a:	4659      	mov	r1, fp
 800234c:	00cb      	lsls	r3, r1, #3
 800234e:	4651      	mov	r1, sl
 8002350:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002354:	4651      	mov	r1, sl
 8002356:	00ca      	lsls	r2, r1, #3
 8002358:	4610      	mov	r0, r2
 800235a:	4619      	mov	r1, r3
 800235c:	4603      	mov	r3, r0
 800235e:	4642      	mov	r2, r8
 8002360:	189b      	adds	r3, r3, r2
 8002362:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002366:	464b      	mov	r3, r9
 8002368:	460a      	mov	r2, r1
 800236a:	eb42 0303 	adc.w	r3, r2, r3
 800236e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002372:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002376:	2200      	movs	r2, #0
 8002378:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800237c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 800238c:	4649      	mov	r1, r9
 800238e:	008b      	lsls	r3, r1, #2
 8002390:	4641      	mov	r1, r8
 8002392:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002396:	4641      	mov	r1, r8
 8002398:	008a      	lsls	r2, r1, #2
 800239a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800239e:	f7fd ff87 	bl	80002b0 <__aeabi_uldivmod>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4611      	mov	r1, r2
 80023a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002498 <LL_USART_SetBaudRate+0x458>)
 80023aa:	fba3 2301 	umull	r2, r3, r3, r1
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	2264      	movs	r2, #100	@ 0x64
 80023b2:	fb02 f303 	mul.w	r3, r2, r3
 80023b6:	1acb      	subs	r3, r1, r3
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	3332      	adds	r3, #50	@ 0x32
 80023bc:	4a36      	ldr	r2, [pc, #216]	@ (8002498 <LL_USART_SetBaudRate+0x458>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	4423      	add	r3, r4
 80023ce:	b29c      	uxth	r4, r3
 80023d0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80023d4:	2200      	movs	r2, #0
 80023d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80023d8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80023da:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80023de:	4642      	mov	r2, r8
 80023e0:	464b      	mov	r3, r9
 80023e2:	1891      	adds	r1, r2, r2
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	415b      	adcs	r3, r3
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023ee:	4641      	mov	r1, r8
 80023f0:	1851      	adds	r1, r2, r1
 80023f2:	6039      	str	r1, [r7, #0]
 80023f4:	4649      	mov	r1, r9
 80023f6:	414b      	adcs	r3, r1
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002406:	4659      	mov	r1, fp
 8002408:	00cb      	lsls	r3, r1, #3
 800240a:	4651      	mov	r1, sl
 800240c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002410:	4651      	mov	r1, sl
 8002412:	00ca      	lsls	r2, r1, #3
 8002414:	4610      	mov	r0, r2
 8002416:	4619      	mov	r1, r3
 8002418:	4603      	mov	r3, r0
 800241a:	4642      	mov	r2, r8
 800241c:	189b      	adds	r3, r3, r2
 800241e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002420:	464b      	mov	r3, r9
 8002422:	460a      	mov	r2, r1
 8002424:	eb42 0303 	adc.w	r3, r2, r3
 8002428:	677b      	str	r3, [r7, #116]	@ 0x74
 800242a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800242e:	2200      	movs	r2, #0
 8002430:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002432:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8002440:	4649      	mov	r1, r9
 8002442:	008b      	lsls	r3, r1, #2
 8002444:	4641      	mov	r1, r8
 8002446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800244a:	4641      	mov	r1, r8
 800244c:	008a      	lsls	r2, r1, #2
 800244e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002452:	f7fd ff2d 	bl	80002b0 <__aeabi_uldivmod>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <LL_USART_SetBaudRate+0x458>)
 800245c:	fba3 1302 	umull	r1, r3, r3, r2
 8002460:	095b      	lsrs	r3, r3, #5
 8002462:	2164      	movs	r1, #100	@ 0x64
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	011b      	lsls	r3, r3, #4
 800246c:	3332      	adds	r3, #50	@ 0x32
 800246e:	4a0a      	ldr	r2, [pc, #40]	@ (8002498 <LL_USART_SetBaudRate+0x458>)
 8002470:	fba2 2303 	umull	r2, r3, r2, r3
 8002474:	095b      	lsrs	r3, r3, #5
 8002476:	b29b      	uxth	r3, r3
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	b29b      	uxth	r3, r3
 800247e:	4423      	add	r3, r4
 8002480:	b29b      	uxth	r3, r3
 8002482:	461a      	mov	r2, r3
 8002484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002488:	609a      	str	r2, [r3, #8]
}
 800248a:	bf00      	nop
 800248c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002490:	46bd      	mov	sp, r7
 8002492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002496:	bf00      	nop
 8002498:	51eb851f 	.word	0x51eb851f

0800249c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff fd8c 	bl	8001fcc <LL_USART_IsEnabled>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d15e      	bne.n	8002578 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80024c2:	f023 030c 	bic.w	r3, r3, #12
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	6851      	ldr	r1, [r2, #4]
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	68d2      	ldr	r2, [r2, #12]
 80024ce:	4311      	orrs	r1, r2
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	6912      	ldr	r2, [r2, #16]
 80024d4:	4311      	orrs	r1, r2
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	6992      	ldr	r2, [r2, #24]
 80024da:	430a      	orrs	r2, r1
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	4619      	mov	r1, r3
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff fd83 	bl	8001ff4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	4619      	mov	r1, r3
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff fd90 	bl	800201a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80024fa:	f107 0308 	add.w	r3, r7, #8
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fc6a 	bl	8001dd8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a1f      	ldr	r2, [pc, #124]	@ (8002584 <LL_USART_Init+0xe8>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d102      	bne.n	8002512 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	61bb      	str	r3, [r7, #24]
 8002510:	e021      	b.n	8002556 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a1c      	ldr	r2, [pc, #112]	@ (8002588 <LL_USART_Init+0xec>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d102      	bne.n	8002520 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	61bb      	str	r3, [r7, #24]
 800251e:	e01a      	b.n	8002556 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a1a      	ldr	r2, [pc, #104]	@ (800258c <LL_USART_Init+0xf0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d102      	bne.n	800252e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	e013      	b.n	8002556 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a17      	ldr	r2, [pc, #92]	@ (8002590 <LL_USART_Init+0xf4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d102      	bne.n	800253c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	e00c      	b.n	8002556 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a15      	ldr	r2, [pc, #84]	@ (8002594 <LL_USART_Init+0xf8>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d102      	bne.n	800254a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	61bb      	str	r3, [r7, #24]
 8002548:	e005      	b.n	8002556 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a12      	ldr	r2, [pc, #72]	@ (8002598 <LL_USART_Init+0xfc>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00d      	beq.n	8002578 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d009      	beq.n	8002578 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002564:	2300      	movs	r3, #0
 8002566:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002570:	69b9      	ldr	r1, [r7, #24]
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7ff fd64 	bl	8002040 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002578:	7ffb      	ldrb	r3, [r7, #31]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3720      	adds	r7, #32
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40011000 	.word	0x40011000
 8002588:	40004400 	.word	0x40004400
 800258c:	40004800 	.word	0x40004800
 8002590:	40011400 	.word	0x40011400
 8002594:	40004c00 	.word	0x40004c00
 8002598:	40005000 	.word	0x40005000

0800259c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ae:	4a07      	ldr	r2, [pc, #28]	@ (80025cc <LL_InitTick+0x30>)
 80025b0:	3b01      	subs	r3, #1
 80025b2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <LL_InitTick+0x30>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ba:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <LL_InitTick+0x30>)
 80025bc:	2205      	movs	r2, #5
 80025be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000e010 	.word	0xe000e010

080025d0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80025d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff ffdd 	bl	800259c <LL_InitTick>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80025f4:	4a04      	ldr	r2, [pc, #16]	@ (8002608 <LL_SetSystemCoreClock+0x1c>)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6013      	str	r3, [r2, #0]
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20000000 	.word	0x20000000

0800260c <siprintf>:
 800260c:	b40e      	push	{r1, r2, r3}
 800260e:	b510      	push	{r4, lr}
 8002610:	b09d      	sub	sp, #116	@ 0x74
 8002612:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002614:	9002      	str	r0, [sp, #8]
 8002616:	9006      	str	r0, [sp, #24]
 8002618:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800261c:	480a      	ldr	r0, [pc, #40]	@ (8002648 <siprintf+0x3c>)
 800261e:	9107      	str	r1, [sp, #28]
 8002620:	9104      	str	r1, [sp, #16]
 8002622:	490a      	ldr	r1, [pc, #40]	@ (800264c <siprintf+0x40>)
 8002624:	f853 2b04 	ldr.w	r2, [r3], #4
 8002628:	9105      	str	r1, [sp, #20]
 800262a:	2400      	movs	r4, #0
 800262c:	a902      	add	r1, sp, #8
 800262e:	6800      	ldr	r0, [r0, #0]
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002634:	f000 f98c 	bl	8002950 <_svfiprintf_r>
 8002638:	9b02      	ldr	r3, [sp, #8]
 800263a:	701c      	strb	r4, [r3, #0]
 800263c:	b01d      	add	sp, #116	@ 0x74
 800263e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002642:	b003      	add	sp, #12
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000004 	.word	0x20000004
 800264c:	ffff0208 	.word	0xffff0208

08002650 <__errno>:
 8002650:	4b01      	ldr	r3, [pc, #4]	@ (8002658 <__errno+0x8>)
 8002652:	6818      	ldr	r0, [r3, #0]
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	20000004 	.word	0x20000004

0800265c <__libc_init_array>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	4d0d      	ldr	r5, [pc, #52]	@ (8002694 <__libc_init_array+0x38>)
 8002660:	4c0d      	ldr	r4, [pc, #52]	@ (8002698 <__libc_init_array+0x3c>)
 8002662:	1b64      	subs	r4, r4, r5
 8002664:	10a4      	asrs	r4, r4, #2
 8002666:	2600      	movs	r6, #0
 8002668:	42a6      	cmp	r6, r4
 800266a:	d109      	bne.n	8002680 <__libc_init_array+0x24>
 800266c:	4d0b      	ldr	r5, [pc, #44]	@ (800269c <__libc_init_array+0x40>)
 800266e:	4c0c      	ldr	r4, [pc, #48]	@ (80026a0 <__libc_init_array+0x44>)
 8002670:	f000 fc64 	bl	8002f3c <_init>
 8002674:	1b64      	subs	r4, r4, r5
 8002676:	10a4      	asrs	r4, r4, #2
 8002678:	2600      	movs	r6, #0
 800267a:	42a6      	cmp	r6, r4
 800267c:	d105      	bne.n	800268a <__libc_init_array+0x2e>
 800267e:	bd70      	pop	{r4, r5, r6, pc}
 8002680:	f855 3b04 	ldr.w	r3, [r5], #4
 8002684:	4798      	blx	r3
 8002686:	3601      	adds	r6, #1
 8002688:	e7ee      	b.n	8002668 <__libc_init_array+0xc>
 800268a:	f855 3b04 	ldr.w	r3, [r5], #4
 800268e:	4798      	blx	r3
 8002690:	3601      	adds	r6, #1
 8002692:	e7f2      	b.n	800267a <__libc_init_array+0x1e>
 8002694:	08002fd8 	.word	0x08002fd8
 8002698:	08002fd8 	.word	0x08002fd8
 800269c:	08002fd8 	.word	0x08002fd8
 80026a0:	08002fdc 	.word	0x08002fdc

080026a4 <__retarget_lock_acquire_recursive>:
 80026a4:	4770      	bx	lr

080026a6 <__retarget_lock_release_recursive>:
 80026a6:	4770      	bx	lr

080026a8 <_free_r>:
 80026a8:	b538      	push	{r3, r4, r5, lr}
 80026aa:	4605      	mov	r5, r0
 80026ac:	2900      	cmp	r1, #0
 80026ae:	d041      	beq.n	8002734 <_free_r+0x8c>
 80026b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026b4:	1f0c      	subs	r4, r1, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bfb8      	it	lt
 80026ba:	18e4      	addlt	r4, r4, r3
 80026bc:	f000 f8e0 	bl	8002880 <__malloc_lock>
 80026c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002738 <_free_r+0x90>)
 80026c2:	6813      	ldr	r3, [r2, #0]
 80026c4:	b933      	cbnz	r3, 80026d4 <_free_r+0x2c>
 80026c6:	6063      	str	r3, [r4, #4]
 80026c8:	6014      	str	r4, [r2, #0]
 80026ca:	4628      	mov	r0, r5
 80026cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80026d0:	f000 b8dc 	b.w	800288c <__malloc_unlock>
 80026d4:	42a3      	cmp	r3, r4
 80026d6:	d908      	bls.n	80026ea <_free_r+0x42>
 80026d8:	6820      	ldr	r0, [r4, #0]
 80026da:	1821      	adds	r1, r4, r0
 80026dc:	428b      	cmp	r3, r1
 80026de:	bf01      	itttt	eq
 80026e0:	6819      	ldreq	r1, [r3, #0]
 80026e2:	685b      	ldreq	r3, [r3, #4]
 80026e4:	1809      	addeq	r1, r1, r0
 80026e6:	6021      	streq	r1, [r4, #0]
 80026e8:	e7ed      	b.n	80026c6 <_free_r+0x1e>
 80026ea:	461a      	mov	r2, r3
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	b10b      	cbz	r3, 80026f4 <_free_r+0x4c>
 80026f0:	42a3      	cmp	r3, r4
 80026f2:	d9fa      	bls.n	80026ea <_free_r+0x42>
 80026f4:	6811      	ldr	r1, [r2, #0]
 80026f6:	1850      	adds	r0, r2, r1
 80026f8:	42a0      	cmp	r0, r4
 80026fa:	d10b      	bne.n	8002714 <_free_r+0x6c>
 80026fc:	6820      	ldr	r0, [r4, #0]
 80026fe:	4401      	add	r1, r0
 8002700:	1850      	adds	r0, r2, r1
 8002702:	4283      	cmp	r3, r0
 8002704:	6011      	str	r1, [r2, #0]
 8002706:	d1e0      	bne.n	80026ca <_free_r+0x22>
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	6053      	str	r3, [r2, #4]
 800270e:	4408      	add	r0, r1
 8002710:	6010      	str	r0, [r2, #0]
 8002712:	e7da      	b.n	80026ca <_free_r+0x22>
 8002714:	d902      	bls.n	800271c <_free_r+0x74>
 8002716:	230c      	movs	r3, #12
 8002718:	602b      	str	r3, [r5, #0]
 800271a:	e7d6      	b.n	80026ca <_free_r+0x22>
 800271c:	6820      	ldr	r0, [r4, #0]
 800271e:	1821      	adds	r1, r4, r0
 8002720:	428b      	cmp	r3, r1
 8002722:	bf04      	itt	eq
 8002724:	6819      	ldreq	r1, [r3, #0]
 8002726:	685b      	ldreq	r3, [r3, #4]
 8002728:	6063      	str	r3, [r4, #4]
 800272a:	bf04      	itt	eq
 800272c:	1809      	addeq	r1, r1, r0
 800272e:	6021      	streq	r1, [r4, #0]
 8002730:	6054      	str	r4, [r2, #4]
 8002732:	e7ca      	b.n	80026ca <_free_r+0x22>
 8002734:	bd38      	pop	{r3, r4, r5, pc}
 8002736:	bf00      	nop
 8002738:	20000208 	.word	0x20000208

0800273c <sbrk_aligned>:
 800273c:	b570      	push	{r4, r5, r6, lr}
 800273e:	4e0f      	ldr	r6, [pc, #60]	@ (800277c <sbrk_aligned+0x40>)
 8002740:	460c      	mov	r4, r1
 8002742:	6831      	ldr	r1, [r6, #0]
 8002744:	4605      	mov	r5, r0
 8002746:	b911      	cbnz	r1, 800274e <sbrk_aligned+0x12>
 8002748:	f000 fba4 	bl	8002e94 <_sbrk_r>
 800274c:	6030      	str	r0, [r6, #0]
 800274e:	4621      	mov	r1, r4
 8002750:	4628      	mov	r0, r5
 8002752:	f000 fb9f 	bl	8002e94 <_sbrk_r>
 8002756:	1c43      	adds	r3, r0, #1
 8002758:	d103      	bne.n	8002762 <sbrk_aligned+0x26>
 800275a:	f04f 34ff 	mov.w	r4, #4294967295
 800275e:	4620      	mov	r0, r4
 8002760:	bd70      	pop	{r4, r5, r6, pc}
 8002762:	1cc4      	adds	r4, r0, #3
 8002764:	f024 0403 	bic.w	r4, r4, #3
 8002768:	42a0      	cmp	r0, r4
 800276a:	d0f8      	beq.n	800275e <sbrk_aligned+0x22>
 800276c:	1a21      	subs	r1, r4, r0
 800276e:	4628      	mov	r0, r5
 8002770:	f000 fb90 	bl	8002e94 <_sbrk_r>
 8002774:	3001      	adds	r0, #1
 8002776:	d1f2      	bne.n	800275e <sbrk_aligned+0x22>
 8002778:	e7ef      	b.n	800275a <sbrk_aligned+0x1e>
 800277a:	bf00      	nop
 800277c:	20000204 	.word	0x20000204

08002780 <_malloc_r>:
 8002780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002784:	1ccd      	adds	r5, r1, #3
 8002786:	f025 0503 	bic.w	r5, r5, #3
 800278a:	3508      	adds	r5, #8
 800278c:	2d0c      	cmp	r5, #12
 800278e:	bf38      	it	cc
 8002790:	250c      	movcc	r5, #12
 8002792:	2d00      	cmp	r5, #0
 8002794:	4606      	mov	r6, r0
 8002796:	db01      	blt.n	800279c <_malloc_r+0x1c>
 8002798:	42a9      	cmp	r1, r5
 800279a:	d904      	bls.n	80027a6 <_malloc_r+0x26>
 800279c:	230c      	movs	r3, #12
 800279e:	6033      	str	r3, [r6, #0]
 80027a0:	2000      	movs	r0, #0
 80027a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800287c <_malloc_r+0xfc>
 80027aa:	f000 f869 	bl	8002880 <__malloc_lock>
 80027ae:	f8d8 3000 	ldr.w	r3, [r8]
 80027b2:	461c      	mov	r4, r3
 80027b4:	bb44      	cbnz	r4, 8002808 <_malloc_r+0x88>
 80027b6:	4629      	mov	r1, r5
 80027b8:	4630      	mov	r0, r6
 80027ba:	f7ff ffbf 	bl	800273c <sbrk_aligned>
 80027be:	1c43      	adds	r3, r0, #1
 80027c0:	4604      	mov	r4, r0
 80027c2:	d158      	bne.n	8002876 <_malloc_r+0xf6>
 80027c4:	f8d8 4000 	ldr.w	r4, [r8]
 80027c8:	4627      	mov	r7, r4
 80027ca:	2f00      	cmp	r7, #0
 80027cc:	d143      	bne.n	8002856 <_malloc_r+0xd6>
 80027ce:	2c00      	cmp	r4, #0
 80027d0:	d04b      	beq.n	800286a <_malloc_r+0xea>
 80027d2:	6823      	ldr	r3, [r4, #0]
 80027d4:	4639      	mov	r1, r7
 80027d6:	4630      	mov	r0, r6
 80027d8:	eb04 0903 	add.w	r9, r4, r3
 80027dc:	f000 fb5a 	bl	8002e94 <_sbrk_r>
 80027e0:	4581      	cmp	r9, r0
 80027e2:	d142      	bne.n	800286a <_malloc_r+0xea>
 80027e4:	6821      	ldr	r1, [r4, #0]
 80027e6:	1a6d      	subs	r5, r5, r1
 80027e8:	4629      	mov	r1, r5
 80027ea:	4630      	mov	r0, r6
 80027ec:	f7ff ffa6 	bl	800273c <sbrk_aligned>
 80027f0:	3001      	adds	r0, #1
 80027f2:	d03a      	beq.n	800286a <_malloc_r+0xea>
 80027f4:	6823      	ldr	r3, [r4, #0]
 80027f6:	442b      	add	r3, r5
 80027f8:	6023      	str	r3, [r4, #0]
 80027fa:	f8d8 3000 	ldr.w	r3, [r8]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	bb62      	cbnz	r2, 800285c <_malloc_r+0xdc>
 8002802:	f8c8 7000 	str.w	r7, [r8]
 8002806:	e00f      	b.n	8002828 <_malloc_r+0xa8>
 8002808:	6822      	ldr	r2, [r4, #0]
 800280a:	1b52      	subs	r2, r2, r5
 800280c:	d420      	bmi.n	8002850 <_malloc_r+0xd0>
 800280e:	2a0b      	cmp	r2, #11
 8002810:	d917      	bls.n	8002842 <_malloc_r+0xc2>
 8002812:	1961      	adds	r1, r4, r5
 8002814:	42a3      	cmp	r3, r4
 8002816:	6025      	str	r5, [r4, #0]
 8002818:	bf18      	it	ne
 800281a:	6059      	strne	r1, [r3, #4]
 800281c:	6863      	ldr	r3, [r4, #4]
 800281e:	bf08      	it	eq
 8002820:	f8c8 1000 	streq.w	r1, [r8]
 8002824:	5162      	str	r2, [r4, r5]
 8002826:	604b      	str	r3, [r1, #4]
 8002828:	4630      	mov	r0, r6
 800282a:	f000 f82f 	bl	800288c <__malloc_unlock>
 800282e:	f104 000b 	add.w	r0, r4, #11
 8002832:	1d23      	adds	r3, r4, #4
 8002834:	f020 0007 	bic.w	r0, r0, #7
 8002838:	1ac2      	subs	r2, r0, r3
 800283a:	bf1c      	itt	ne
 800283c:	1a1b      	subne	r3, r3, r0
 800283e:	50a3      	strne	r3, [r4, r2]
 8002840:	e7af      	b.n	80027a2 <_malloc_r+0x22>
 8002842:	6862      	ldr	r2, [r4, #4]
 8002844:	42a3      	cmp	r3, r4
 8002846:	bf0c      	ite	eq
 8002848:	f8c8 2000 	streq.w	r2, [r8]
 800284c:	605a      	strne	r2, [r3, #4]
 800284e:	e7eb      	b.n	8002828 <_malloc_r+0xa8>
 8002850:	4623      	mov	r3, r4
 8002852:	6864      	ldr	r4, [r4, #4]
 8002854:	e7ae      	b.n	80027b4 <_malloc_r+0x34>
 8002856:	463c      	mov	r4, r7
 8002858:	687f      	ldr	r7, [r7, #4]
 800285a:	e7b6      	b.n	80027ca <_malloc_r+0x4a>
 800285c:	461a      	mov	r2, r3
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	42a3      	cmp	r3, r4
 8002862:	d1fb      	bne.n	800285c <_malloc_r+0xdc>
 8002864:	2300      	movs	r3, #0
 8002866:	6053      	str	r3, [r2, #4]
 8002868:	e7de      	b.n	8002828 <_malloc_r+0xa8>
 800286a:	230c      	movs	r3, #12
 800286c:	6033      	str	r3, [r6, #0]
 800286e:	4630      	mov	r0, r6
 8002870:	f000 f80c 	bl	800288c <__malloc_unlock>
 8002874:	e794      	b.n	80027a0 <_malloc_r+0x20>
 8002876:	6005      	str	r5, [r0, #0]
 8002878:	e7d6      	b.n	8002828 <_malloc_r+0xa8>
 800287a:	bf00      	nop
 800287c:	20000208 	.word	0x20000208

08002880 <__malloc_lock>:
 8002880:	4801      	ldr	r0, [pc, #4]	@ (8002888 <__malloc_lock+0x8>)
 8002882:	f7ff bf0f 	b.w	80026a4 <__retarget_lock_acquire_recursive>
 8002886:	bf00      	nop
 8002888:	20000200 	.word	0x20000200

0800288c <__malloc_unlock>:
 800288c:	4801      	ldr	r0, [pc, #4]	@ (8002894 <__malloc_unlock+0x8>)
 800288e:	f7ff bf0a 	b.w	80026a6 <__retarget_lock_release_recursive>
 8002892:	bf00      	nop
 8002894:	20000200 	.word	0x20000200

08002898 <__ssputs_r>:
 8002898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800289c:	688e      	ldr	r6, [r1, #8]
 800289e:	461f      	mov	r7, r3
 80028a0:	42be      	cmp	r6, r7
 80028a2:	680b      	ldr	r3, [r1, #0]
 80028a4:	4682      	mov	sl, r0
 80028a6:	460c      	mov	r4, r1
 80028a8:	4690      	mov	r8, r2
 80028aa:	d82d      	bhi.n	8002908 <__ssputs_r+0x70>
 80028ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80028b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80028b4:	d026      	beq.n	8002904 <__ssputs_r+0x6c>
 80028b6:	6965      	ldr	r5, [r4, #20]
 80028b8:	6909      	ldr	r1, [r1, #16]
 80028ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80028be:	eba3 0901 	sub.w	r9, r3, r1
 80028c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80028c6:	1c7b      	adds	r3, r7, #1
 80028c8:	444b      	add	r3, r9
 80028ca:	106d      	asrs	r5, r5, #1
 80028cc:	429d      	cmp	r5, r3
 80028ce:	bf38      	it	cc
 80028d0:	461d      	movcc	r5, r3
 80028d2:	0553      	lsls	r3, r2, #21
 80028d4:	d527      	bpl.n	8002926 <__ssputs_r+0x8e>
 80028d6:	4629      	mov	r1, r5
 80028d8:	f7ff ff52 	bl	8002780 <_malloc_r>
 80028dc:	4606      	mov	r6, r0
 80028de:	b360      	cbz	r0, 800293a <__ssputs_r+0xa2>
 80028e0:	6921      	ldr	r1, [r4, #16]
 80028e2:	464a      	mov	r2, r9
 80028e4:	f000 fae6 	bl	8002eb4 <memcpy>
 80028e8:	89a3      	ldrh	r3, [r4, #12]
 80028ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80028ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028f2:	81a3      	strh	r3, [r4, #12]
 80028f4:	6126      	str	r6, [r4, #16]
 80028f6:	6165      	str	r5, [r4, #20]
 80028f8:	444e      	add	r6, r9
 80028fa:	eba5 0509 	sub.w	r5, r5, r9
 80028fe:	6026      	str	r6, [r4, #0]
 8002900:	60a5      	str	r5, [r4, #8]
 8002902:	463e      	mov	r6, r7
 8002904:	42be      	cmp	r6, r7
 8002906:	d900      	bls.n	800290a <__ssputs_r+0x72>
 8002908:	463e      	mov	r6, r7
 800290a:	6820      	ldr	r0, [r4, #0]
 800290c:	4632      	mov	r2, r6
 800290e:	4641      	mov	r1, r8
 8002910:	f000 faa6 	bl	8002e60 <memmove>
 8002914:	68a3      	ldr	r3, [r4, #8]
 8002916:	1b9b      	subs	r3, r3, r6
 8002918:	60a3      	str	r3, [r4, #8]
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	4433      	add	r3, r6
 800291e:	6023      	str	r3, [r4, #0]
 8002920:	2000      	movs	r0, #0
 8002922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002926:	462a      	mov	r2, r5
 8002928:	f000 fad2 	bl	8002ed0 <_realloc_r>
 800292c:	4606      	mov	r6, r0
 800292e:	2800      	cmp	r0, #0
 8002930:	d1e0      	bne.n	80028f4 <__ssputs_r+0x5c>
 8002932:	6921      	ldr	r1, [r4, #16]
 8002934:	4650      	mov	r0, sl
 8002936:	f7ff feb7 	bl	80026a8 <_free_r>
 800293a:	230c      	movs	r3, #12
 800293c:	f8ca 3000 	str.w	r3, [sl]
 8002940:	89a3      	ldrh	r3, [r4, #12]
 8002942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002946:	81a3      	strh	r3, [r4, #12]
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	e7e9      	b.n	8002922 <__ssputs_r+0x8a>
	...

08002950 <_svfiprintf_r>:
 8002950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002954:	4698      	mov	r8, r3
 8002956:	898b      	ldrh	r3, [r1, #12]
 8002958:	061b      	lsls	r3, r3, #24
 800295a:	b09d      	sub	sp, #116	@ 0x74
 800295c:	4607      	mov	r7, r0
 800295e:	460d      	mov	r5, r1
 8002960:	4614      	mov	r4, r2
 8002962:	d510      	bpl.n	8002986 <_svfiprintf_r+0x36>
 8002964:	690b      	ldr	r3, [r1, #16]
 8002966:	b973      	cbnz	r3, 8002986 <_svfiprintf_r+0x36>
 8002968:	2140      	movs	r1, #64	@ 0x40
 800296a:	f7ff ff09 	bl	8002780 <_malloc_r>
 800296e:	6028      	str	r0, [r5, #0]
 8002970:	6128      	str	r0, [r5, #16]
 8002972:	b930      	cbnz	r0, 8002982 <_svfiprintf_r+0x32>
 8002974:	230c      	movs	r3, #12
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	f04f 30ff 	mov.w	r0, #4294967295
 800297c:	b01d      	add	sp, #116	@ 0x74
 800297e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002982:	2340      	movs	r3, #64	@ 0x40
 8002984:	616b      	str	r3, [r5, #20]
 8002986:	2300      	movs	r3, #0
 8002988:	9309      	str	r3, [sp, #36]	@ 0x24
 800298a:	2320      	movs	r3, #32
 800298c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002990:	f8cd 800c 	str.w	r8, [sp, #12]
 8002994:	2330      	movs	r3, #48	@ 0x30
 8002996:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002b34 <_svfiprintf_r+0x1e4>
 800299a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800299e:	f04f 0901 	mov.w	r9, #1
 80029a2:	4623      	mov	r3, r4
 80029a4:	469a      	mov	sl, r3
 80029a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029aa:	b10a      	cbz	r2, 80029b0 <_svfiprintf_r+0x60>
 80029ac:	2a25      	cmp	r2, #37	@ 0x25
 80029ae:	d1f9      	bne.n	80029a4 <_svfiprintf_r+0x54>
 80029b0:	ebba 0b04 	subs.w	fp, sl, r4
 80029b4:	d00b      	beq.n	80029ce <_svfiprintf_r+0x7e>
 80029b6:	465b      	mov	r3, fp
 80029b8:	4622      	mov	r2, r4
 80029ba:	4629      	mov	r1, r5
 80029bc:	4638      	mov	r0, r7
 80029be:	f7ff ff6b 	bl	8002898 <__ssputs_r>
 80029c2:	3001      	adds	r0, #1
 80029c4:	f000 80a7 	beq.w	8002b16 <_svfiprintf_r+0x1c6>
 80029c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80029ca:	445a      	add	r2, fp
 80029cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80029ce:	f89a 3000 	ldrb.w	r3, [sl]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 809f 	beq.w	8002b16 <_svfiprintf_r+0x1c6>
 80029d8:	2300      	movs	r3, #0
 80029da:	f04f 32ff 	mov.w	r2, #4294967295
 80029de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80029e2:	f10a 0a01 	add.w	sl, sl, #1
 80029e6:	9304      	str	r3, [sp, #16]
 80029e8:	9307      	str	r3, [sp, #28]
 80029ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80029ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80029f0:	4654      	mov	r4, sl
 80029f2:	2205      	movs	r2, #5
 80029f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f8:	484e      	ldr	r0, [pc, #312]	@ (8002b34 <_svfiprintf_r+0x1e4>)
 80029fa:	f7fd fc09 	bl	8000210 <memchr>
 80029fe:	9a04      	ldr	r2, [sp, #16]
 8002a00:	b9d8      	cbnz	r0, 8002a3a <_svfiprintf_r+0xea>
 8002a02:	06d0      	lsls	r0, r2, #27
 8002a04:	bf44      	itt	mi
 8002a06:	2320      	movmi	r3, #32
 8002a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a0c:	0711      	lsls	r1, r2, #28
 8002a0e:	bf44      	itt	mi
 8002a10:	232b      	movmi	r3, #43	@ 0x2b
 8002a12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a16:	f89a 3000 	ldrb.w	r3, [sl]
 8002a1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a1c:	d015      	beq.n	8002a4a <_svfiprintf_r+0xfa>
 8002a1e:	9a07      	ldr	r2, [sp, #28]
 8002a20:	4654      	mov	r4, sl
 8002a22:	2000      	movs	r0, #0
 8002a24:	f04f 0c0a 	mov.w	ip, #10
 8002a28:	4621      	mov	r1, r4
 8002a2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a2e:	3b30      	subs	r3, #48	@ 0x30
 8002a30:	2b09      	cmp	r3, #9
 8002a32:	d94b      	bls.n	8002acc <_svfiprintf_r+0x17c>
 8002a34:	b1b0      	cbz	r0, 8002a64 <_svfiprintf_r+0x114>
 8002a36:	9207      	str	r2, [sp, #28]
 8002a38:	e014      	b.n	8002a64 <_svfiprintf_r+0x114>
 8002a3a:	eba0 0308 	sub.w	r3, r0, r8
 8002a3e:	fa09 f303 	lsl.w	r3, r9, r3
 8002a42:	4313      	orrs	r3, r2
 8002a44:	9304      	str	r3, [sp, #16]
 8002a46:	46a2      	mov	sl, r4
 8002a48:	e7d2      	b.n	80029f0 <_svfiprintf_r+0xa0>
 8002a4a:	9b03      	ldr	r3, [sp, #12]
 8002a4c:	1d19      	adds	r1, r3, #4
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	9103      	str	r1, [sp, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bfbb      	ittet	lt
 8002a56:	425b      	neglt	r3, r3
 8002a58:	f042 0202 	orrlt.w	r2, r2, #2
 8002a5c:	9307      	strge	r3, [sp, #28]
 8002a5e:	9307      	strlt	r3, [sp, #28]
 8002a60:	bfb8      	it	lt
 8002a62:	9204      	strlt	r2, [sp, #16]
 8002a64:	7823      	ldrb	r3, [r4, #0]
 8002a66:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a68:	d10a      	bne.n	8002a80 <_svfiprintf_r+0x130>
 8002a6a:	7863      	ldrb	r3, [r4, #1]
 8002a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a6e:	d132      	bne.n	8002ad6 <_svfiprintf_r+0x186>
 8002a70:	9b03      	ldr	r3, [sp, #12]
 8002a72:	1d1a      	adds	r2, r3, #4
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	9203      	str	r2, [sp, #12]
 8002a78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002a7c:	3402      	adds	r4, #2
 8002a7e:	9305      	str	r3, [sp, #20]
 8002a80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002b44 <_svfiprintf_r+0x1f4>
 8002a84:	7821      	ldrb	r1, [r4, #0]
 8002a86:	2203      	movs	r2, #3
 8002a88:	4650      	mov	r0, sl
 8002a8a:	f7fd fbc1 	bl	8000210 <memchr>
 8002a8e:	b138      	cbz	r0, 8002aa0 <_svfiprintf_r+0x150>
 8002a90:	9b04      	ldr	r3, [sp, #16]
 8002a92:	eba0 000a 	sub.w	r0, r0, sl
 8002a96:	2240      	movs	r2, #64	@ 0x40
 8002a98:	4082      	lsls	r2, r0
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	3401      	adds	r4, #1
 8002a9e:	9304      	str	r3, [sp, #16]
 8002aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002aa4:	4824      	ldr	r0, [pc, #144]	@ (8002b38 <_svfiprintf_r+0x1e8>)
 8002aa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002aaa:	2206      	movs	r2, #6
 8002aac:	f7fd fbb0 	bl	8000210 <memchr>
 8002ab0:	2800      	cmp	r0, #0
 8002ab2:	d036      	beq.n	8002b22 <_svfiprintf_r+0x1d2>
 8002ab4:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <_svfiprintf_r+0x1ec>)
 8002ab6:	bb1b      	cbnz	r3, 8002b00 <_svfiprintf_r+0x1b0>
 8002ab8:	9b03      	ldr	r3, [sp, #12]
 8002aba:	3307      	adds	r3, #7
 8002abc:	f023 0307 	bic.w	r3, r3, #7
 8002ac0:	3308      	adds	r3, #8
 8002ac2:	9303      	str	r3, [sp, #12]
 8002ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ac6:	4433      	add	r3, r6
 8002ac8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002aca:	e76a      	b.n	80029a2 <_svfiprintf_r+0x52>
 8002acc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ad0:	460c      	mov	r4, r1
 8002ad2:	2001      	movs	r0, #1
 8002ad4:	e7a8      	b.n	8002a28 <_svfiprintf_r+0xd8>
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	3401      	adds	r4, #1
 8002ada:	9305      	str	r3, [sp, #20]
 8002adc:	4619      	mov	r1, r3
 8002ade:	f04f 0c0a 	mov.w	ip, #10
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ae8:	3a30      	subs	r2, #48	@ 0x30
 8002aea:	2a09      	cmp	r2, #9
 8002aec:	d903      	bls.n	8002af6 <_svfiprintf_r+0x1a6>
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0c6      	beq.n	8002a80 <_svfiprintf_r+0x130>
 8002af2:	9105      	str	r1, [sp, #20]
 8002af4:	e7c4      	b.n	8002a80 <_svfiprintf_r+0x130>
 8002af6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002afa:	4604      	mov	r4, r0
 8002afc:	2301      	movs	r3, #1
 8002afe:	e7f0      	b.n	8002ae2 <_svfiprintf_r+0x192>
 8002b00:	ab03      	add	r3, sp, #12
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	462a      	mov	r2, r5
 8002b06:	4b0e      	ldr	r3, [pc, #56]	@ (8002b40 <_svfiprintf_r+0x1f0>)
 8002b08:	a904      	add	r1, sp, #16
 8002b0a:	4638      	mov	r0, r7
 8002b0c:	f3af 8000 	nop.w
 8002b10:	1c42      	adds	r2, r0, #1
 8002b12:	4606      	mov	r6, r0
 8002b14:	d1d6      	bne.n	8002ac4 <_svfiprintf_r+0x174>
 8002b16:	89ab      	ldrh	r3, [r5, #12]
 8002b18:	065b      	lsls	r3, r3, #25
 8002b1a:	f53f af2d 	bmi.w	8002978 <_svfiprintf_r+0x28>
 8002b1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002b20:	e72c      	b.n	800297c <_svfiprintf_r+0x2c>
 8002b22:	ab03      	add	r3, sp, #12
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	462a      	mov	r2, r5
 8002b28:	4b05      	ldr	r3, [pc, #20]	@ (8002b40 <_svfiprintf_r+0x1f0>)
 8002b2a:	a904      	add	r1, sp, #16
 8002b2c:	4638      	mov	r0, r7
 8002b2e:	f000 f879 	bl	8002c24 <_printf_i>
 8002b32:	e7ed      	b.n	8002b10 <_svfiprintf_r+0x1c0>
 8002b34:	08002f9c 	.word	0x08002f9c
 8002b38:	08002fa6 	.word	0x08002fa6
 8002b3c:	00000000 	.word	0x00000000
 8002b40:	08002899 	.word	0x08002899
 8002b44:	08002fa2 	.word	0x08002fa2

08002b48 <_printf_common>:
 8002b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b4c:	4616      	mov	r6, r2
 8002b4e:	4698      	mov	r8, r3
 8002b50:	688a      	ldr	r2, [r1, #8]
 8002b52:	690b      	ldr	r3, [r1, #16]
 8002b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	bfb8      	it	lt
 8002b5c:	4613      	movlt	r3, r2
 8002b5e:	6033      	str	r3, [r6, #0]
 8002b60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002b64:	4607      	mov	r7, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	b10a      	cbz	r2, 8002b6e <_printf_common+0x26>
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	6033      	str	r3, [r6, #0]
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	0699      	lsls	r1, r3, #26
 8002b72:	bf42      	ittt	mi
 8002b74:	6833      	ldrmi	r3, [r6, #0]
 8002b76:	3302      	addmi	r3, #2
 8002b78:	6033      	strmi	r3, [r6, #0]
 8002b7a:	6825      	ldr	r5, [r4, #0]
 8002b7c:	f015 0506 	ands.w	r5, r5, #6
 8002b80:	d106      	bne.n	8002b90 <_printf_common+0x48>
 8002b82:	f104 0a19 	add.w	sl, r4, #25
 8002b86:	68e3      	ldr	r3, [r4, #12]
 8002b88:	6832      	ldr	r2, [r6, #0]
 8002b8a:	1a9b      	subs	r3, r3, r2
 8002b8c:	42ab      	cmp	r3, r5
 8002b8e:	dc26      	bgt.n	8002bde <_printf_common+0x96>
 8002b90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002b94:	6822      	ldr	r2, [r4, #0]
 8002b96:	3b00      	subs	r3, #0
 8002b98:	bf18      	it	ne
 8002b9a:	2301      	movne	r3, #1
 8002b9c:	0692      	lsls	r2, r2, #26
 8002b9e:	d42b      	bmi.n	8002bf8 <_printf_common+0xb0>
 8002ba0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ba4:	4641      	mov	r1, r8
 8002ba6:	4638      	mov	r0, r7
 8002ba8:	47c8      	blx	r9
 8002baa:	3001      	adds	r0, #1
 8002bac:	d01e      	beq.n	8002bec <_printf_common+0xa4>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	6922      	ldr	r2, [r4, #16]
 8002bb2:	f003 0306 	and.w	r3, r3, #6
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	bf02      	ittt	eq
 8002bba:	68e5      	ldreq	r5, [r4, #12]
 8002bbc:	6833      	ldreq	r3, [r6, #0]
 8002bbe:	1aed      	subeq	r5, r5, r3
 8002bc0:	68a3      	ldr	r3, [r4, #8]
 8002bc2:	bf0c      	ite	eq
 8002bc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002bc8:	2500      	movne	r5, #0
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	bfc4      	itt	gt
 8002bce:	1a9b      	subgt	r3, r3, r2
 8002bd0:	18ed      	addgt	r5, r5, r3
 8002bd2:	2600      	movs	r6, #0
 8002bd4:	341a      	adds	r4, #26
 8002bd6:	42b5      	cmp	r5, r6
 8002bd8:	d11a      	bne.n	8002c10 <_printf_common+0xc8>
 8002bda:	2000      	movs	r0, #0
 8002bdc:	e008      	b.n	8002bf0 <_printf_common+0xa8>
 8002bde:	2301      	movs	r3, #1
 8002be0:	4652      	mov	r2, sl
 8002be2:	4641      	mov	r1, r8
 8002be4:	4638      	mov	r0, r7
 8002be6:	47c8      	blx	r9
 8002be8:	3001      	adds	r0, #1
 8002bea:	d103      	bne.n	8002bf4 <_printf_common+0xac>
 8002bec:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bf4:	3501      	adds	r5, #1
 8002bf6:	e7c6      	b.n	8002b86 <_printf_common+0x3e>
 8002bf8:	18e1      	adds	r1, r4, r3
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	2030      	movs	r0, #48	@ 0x30
 8002bfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c02:	4422      	add	r2, r4
 8002c04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	e7c7      	b.n	8002ba0 <_printf_common+0x58>
 8002c10:	2301      	movs	r3, #1
 8002c12:	4622      	mov	r2, r4
 8002c14:	4641      	mov	r1, r8
 8002c16:	4638      	mov	r0, r7
 8002c18:	47c8      	blx	r9
 8002c1a:	3001      	adds	r0, #1
 8002c1c:	d0e6      	beq.n	8002bec <_printf_common+0xa4>
 8002c1e:	3601      	adds	r6, #1
 8002c20:	e7d9      	b.n	8002bd6 <_printf_common+0x8e>
	...

08002c24 <_printf_i>:
 8002c24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c28:	7e0f      	ldrb	r7, [r1, #24]
 8002c2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c2c:	2f78      	cmp	r7, #120	@ 0x78
 8002c2e:	4691      	mov	r9, r2
 8002c30:	4680      	mov	r8, r0
 8002c32:	460c      	mov	r4, r1
 8002c34:	469a      	mov	sl, r3
 8002c36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c3a:	d807      	bhi.n	8002c4c <_printf_i+0x28>
 8002c3c:	2f62      	cmp	r7, #98	@ 0x62
 8002c3e:	d80a      	bhi.n	8002c56 <_printf_i+0x32>
 8002c40:	2f00      	cmp	r7, #0
 8002c42:	f000 80d1 	beq.w	8002de8 <_printf_i+0x1c4>
 8002c46:	2f58      	cmp	r7, #88	@ 0x58
 8002c48:	f000 80b8 	beq.w	8002dbc <_printf_i+0x198>
 8002c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002c54:	e03a      	b.n	8002ccc <_printf_i+0xa8>
 8002c56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002c5a:	2b15      	cmp	r3, #21
 8002c5c:	d8f6      	bhi.n	8002c4c <_printf_i+0x28>
 8002c5e:	a101      	add	r1, pc, #4	@ (adr r1, 8002c64 <_printf_i+0x40>)
 8002c60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c64:	08002cbd 	.word	0x08002cbd
 8002c68:	08002cd1 	.word	0x08002cd1
 8002c6c:	08002c4d 	.word	0x08002c4d
 8002c70:	08002c4d 	.word	0x08002c4d
 8002c74:	08002c4d 	.word	0x08002c4d
 8002c78:	08002c4d 	.word	0x08002c4d
 8002c7c:	08002cd1 	.word	0x08002cd1
 8002c80:	08002c4d 	.word	0x08002c4d
 8002c84:	08002c4d 	.word	0x08002c4d
 8002c88:	08002c4d 	.word	0x08002c4d
 8002c8c:	08002c4d 	.word	0x08002c4d
 8002c90:	08002dcf 	.word	0x08002dcf
 8002c94:	08002cfb 	.word	0x08002cfb
 8002c98:	08002d89 	.word	0x08002d89
 8002c9c:	08002c4d 	.word	0x08002c4d
 8002ca0:	08002c4d 	.word	0x08002c4d
 8002ca4:	08002df1 	.word	0x08002df1
 8002ca8:	08002c4d 	.word	0x08002c4d
 8002cac:	08002cfb 	.word	0x08002cfb
 8002cb0:	08002c4d 	.word	0x08002c4d
 8002cb4:	08002c4d 	.word	0x08002c4d
 8002cb8:	08002d91 	.word	0x08002d91
 8002cbc:	6833      	ldr	r3, [r6, #0]
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6032      	str	r2, [r6, #0]
 8002cc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002cc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e09c      	b.n	8002e0a <_printf_i+0x1e6>
 8002cd0:	6833      	ldr	r3, [r6, #0]
 8002cd2:	6820      	ldr	r0, [r4, #0]
 8002cd4:	1d19      	adds	r1, r3, #4
 8002cd6:	6031      	str	r1, [r6, #0]
 8002cd8:	0606      	lsls	r6, r0, #24
 8002cda:	d501      	bpl.n	8002ce0 <_printf_i+0xbc>
 8002cdc:	681d      	ldr	r5, [r3, #0]
 8002cde:	e003      	b.n	8002ce8 <_printf_i+0xc4>
 8002ce0:	0645      	lsls	r5, r0, #25
 8002ce2:	d5fb      	bpl.n	8002cdc <_printf_i+0xb8>
 8002ce4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ce8:	2d00      	cmp	r5, #0
 8002cea:	da03      	bge.n	8002cf4 <_printf_i+0xd0>
 8002cec:	232d      	movs	r3, #45	@ 0x2d
 8002cee:	426d      	negs	r5, r5
 8002cf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002cf4:	4858      	ldr	r0, [pc, #352]	@ (8002e58 <_printf_i+0x234>)
 8002cf6:	230a      	movs	r3, #10
 8002cf8:	e011      	b.n	8002d1e <_printf_i+0xfa>
 8002cfa:	6821      	ldr	r1, [r4, #0]
 8002cfc:	6833      	ldr	r3, [r6, #0]
 8002cfe:	0608      	lsls	r0, r1, #24
 8002d00:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d04:	d402      	bmi.n	8002d0c <_printf_i+0xe8>
 8002d06:	0649      	lsls	r1, r1, #25
 8002d08:	bf48      	it	mi
 8002d0a:	b2ad      	uxthmi	r5, r5
 8002d0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d0e:	4852      	ldr	r0, [pc, #328]	@ (8002e58 <_printf_i+0x234>)
 8002d10:	6033      	str	r3, [r6, #0]
 8002d12:	bf14      	ite	ne
 8002d14:	230a      	movne	r3, #10
 8002d16:	2308      	moveq	r3, #8
 8002d18:	2100      	movs	r1, #0
 8002d1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d1e:	6866      	ldr	r6, [r4, #4]
 8002d20:	60a6      	str	r6, [r4, #8]
 8002d22:	2e00      	cmp	r6, #0
 8002d24:	db05      	blt.n	8002d32 <_printf_i+0x10e>
 8002d26:	6821      	ldr	r1, [r4, #0]
 8002d28:	432e      	orrs	r6, r5
 8002d2a:	f021 0104 	bic.w	r1, r1, #4
 8002d2e:	6021      	str	r1, [r4, #0]
 8002d30:	d04b      	beq.n	8002dca <_printf_i+0x1a6>
 8002d32:	4616      	mov	r6, r2
 8002d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d38:	fb03 5711 	mls	r7, r3, r1, r5
 8002d3c:	5dc7      	ldrb	r7, [r0, r7]
 8002d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d42:	462f      	mov	r7, r5
 8002d44:	42bb      	cmp	r3, r7
 8002d46:	460d      	mov	r5, r1
 8002d48:	d9f4      	bls.n	8002d34 <_printf_i+0x110>
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d10b      	bne.n	8002d66 <_printf_i+0x142>
 8002d4e:	6823      	ldr	r3, [r4, #0]
 8002d50:	07df      	lsls	r7, r3, #31
 8002d52:	d508      	bpl.n	8002d66 <_printf_i+0x142>
 8002d54:	6923      	ldr	r3, [r4, #16]
 8002d56:	6861      	ldr	r1, [r4, #4]
 8002d58:	4299      	cmp	r1, r3
 8002d5a:	bfde      	ittt	le
 8002d5c:	2330      	movle	r3, #48	@ 0x30
 8002d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002d62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002d66:	1b92      	subs	r2, r2, r6
 8002d68:	6122      	str	r2, [r4, #16]
 8002d6a:	f8cd a000 	str.w	sl, [sp]
 8002d6e:	464b      	mov	r3, r9
 8002d70:	aa03      	add	r2, sp, #12
 8002d72:	4621      	mov	r1, r4
 8002d74:	4640      	mov	r0, r8
 8002d76:	f7ff fee7 	bl	8002b48 <_printf_common>
 8002d7a:	3001      	adds	r0, #1
 8002d7c:	d14a      	bne.n	8002e14 <_printf_i+0x1f0>
 8002d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d82:	b004      	add	sp, #16
 8002d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d88:	6823      	ldr	r3, [r4, #0]
 8002d8a:	f043 0320 	orr.w	r3, r3, #32
 8002d8e:	6023      	str	r3, [r4, #0]
 8002d90:	4832      	ldr	r0, [pc, #200]	@ (8002e5c <_printf_i+0x238>)
 8002d92:	2778      	movs	r7, #120	@ 0x78
 8002d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	6831      	ldr	r1, [r6, #0]
 8002d9c:	061f      	lsls	r7, r3, #24
 8002d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002da2:	d402      	bmi.n	8002daa <_printf_i+0x186>
 8002da4:	065f      	lsls	r7, r3, #25
 8002da6:	bf48      	it	mi
 8002da8:	b2ad      	uxthmi	r5, r5
 8002daa:	6031      	str	r1, [r6, #0]
 8002dac:	07d9      	lsls	r1, r3, #31
 8002dae:	bf44      	itt	mi
 8002db0:	f043 0320 	orrmi.w	r3, r3, #32
 8002db4:	6023      	strmi	r3, [r4, #0]
 8002db6:	b11d      	cbz	r5, 8002dc0 <_printf_i+0x19c>
 8002db8:	2310      	movs	r3, #16
 8002dba:	e7ad      	b.n	8002d18 <_printf_i+0xf4>
 8002dbc:	4826      	ldr	r0, [pc, #152]	@ (8002e58 <_printf_i+0x234>)
 8002dbe:	e7e9      	b.n	8002d94 <_printf_i+0x170>
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f023 0320 	bic.w	r3, r3, #32
 8002dc6:	6023      	str	r3, [r4, #0]
 8002dc8:	e7f6      	b.n	8002db8 <_printf_i+0x194>
 8002dca:	4616      	mov	r6, r2
 8002dcc:	e7bd      	b.n	8002d4a <_printf_i+0x126>
 8002dce:	6833      	ldr	r3, [r6, #0]
 8002dd0:	6825      	ldr	r5, [r4, #0]
 8002dd2:	6961      	ldr	r1, [r4, #20]
 8002dd4:	1d18      	adds	r0, r3, #4
 8002dd6:	6030      	str	r0, [r6, #0]
 8002dd8:	062e      	lsls	r6, r5, #24
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	d501      	bpl.n	8002de2 <_printf_i+0x1be>
 8002dde:	6019      	str	r1, [r3, #0]
 8002de0:	e002      	b.n	8002de8 <_printf_i+0x1c4>
 8002de2:	0668      	lsls	r0, r5, #25
 8002de4:	d5fb      	bpl.n	8002dde <_printf_i+0x1ba>
 8002de6:	8019      	strh	r1, [r3, #0]
 8002de8:	2300      	movs	r3, #0
 8002dea:	6123      	str	r3, [r4, #16]
 8002dec:	4616      	mov	r6, r2
 8002dee:	e7bc      	b.n	8002d6a <_printf_i+0x146>
 8002df0:	6833      	ldr	r3, [r6, #0]
 8002df2:	1d1a      	adds	r2, r3, #4
 8002df4:	6032      	str	r2, [r6, #0]
 8002df6:	681e      	ldr	r6, [r3, #0]
 8002df8:	6862      	ldr	r2, [r4, #4]
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	f7fd fa07 	bl	8000210 <memchr>
 8002e02:	b108      	cbz	r0, 8002e08 <_printf_i+0x1e4>
 8002e04:	1b80      	subs	r0, r0, r6
 8002e06:	6060      	str	r0, [r4, #4]
 8002e08:	6863      	ldr	r3, [r4, #4]
 8002e0a:	6123      	str	r3, [r4, #16]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e12:	e7aa      	b.n	8002d6a <_printf_i+0x146>
 8002e14:	6923      	ldr	r3, [r4, #16]
 8002e16:	4632      	mov	r2, r6
 8002e18:	4649      	mov	r1, r9
 8002e1a:	4640      	mov	r0, r8
 8002e1c:	47d0      	blx	sl
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d0ad      	beq.n	8002d7e <_printf_i+0x15a>
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	079b      	lsls	r3, r3, #30
 8002e26:	d413      	bmi.n	8002e50 <_printf_i+0x22c>
 8002e28:	68e0      	ldr	r0, [r4, #12]
 8002e2a:	9b03      	ldr	r3, [sp, #12]
 8002e2c:	4298      	cmp	r0, r3
 8002e2e:	bfb8      	it	lt
 8002e30:	4618      	movlt	r0, r3
 8002e32:	e7a6      	b.n	8002d82 <_printf_i+0x15e>
 8002e34:	2301      	movs	r3, #1
 8002e36:	4632      	mov	r2, r6
 8002e38:	4649      	mov	r1, r9
 8002e3a:	4640      	mov	r0, r8
 8002e3c:	47d0      	blx	sl
 8002e3e:	3001      	adds	r0, #1
 8002e40:	d09d      	beq.n	8002d7e <_printf_i+0x15a>
 8002e42:	3501      	adds	r5, #1
 8002e44:	68e3      	ldr	r3, [r4, #12]
 8002e46:	9903      	ldr	r1, [sp, #12]
 8002e48:	1a5b      	subs	r3, r3, r1
 8002e4a:	42ab      	cmp	r3, r5
 8002e4c:	dcf2      	bgt.n	8002e34 <_printf_i+0x210>
 8002e4e:	e7eb      	b.n	8002e28 <_printf_i+0x204>
 8002e50:	2500      	movs	r5, #0
 8002e52:	f104 0619 	add.w	r6, r4, #25
 8002e56:	e7f5      	b.n	8002e44 <_printf_i+0x220>
 8002e58:	08002fad 	.word	0x08002fad
 8002e5c:	08002fbe 	.word	0x08002fbe

08002e60 <memmove>:
 8002e60:	4288      	cmp	r0, r1
 8002e62:	b510      	push	{r4, lr}
 8002e64:	eb01 0402 	add.w	r4, r1, r2
 8002e68:	d902      	bls.n	8002e70 <memmove+0x10>
 8002e6a:	4284      	cmp	r4, r0
 8002e6c:	4623      	mov	r3, r4
 8002e6e:	d807      	bhi.n	8002e80 <memmove+0x20>
 8002e70:	1e43      	subs	r3, r0, #1
 8002e72:	42a1      	cmp	r1, r4
 8002e74:	d008      	beq.n	8002e88 <memmove+0x28>
 8002e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002e7e:	e7f8      	b.n	8002e72 <memmove+0x12>
 8002e80:	4402      	add	r2, r0
 8002e82:	4601      	mov	r1, r0
 8002e84:	428a      	cmp	r2, r1
 8002e86:	d100      	bne.n	8002e8a <memmove+0x2a>
 8002e88:	bd10      	pop	{r4, pc}
 8002e8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002e92:	e7f7      	b.n	8002e84 <memmove+0x24>

08002e94 <_sbrk_r>:
 8002e94:	b538      	push	{r3, r4, r5, lr}
 8002e96:	4d06      	ldr	r5, [pc, #24]	@ (8002eb0 <_sbrk_r+0x1c>)
 8002e98:	2300      	movs	r3, #0
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	4608      	mov	r0, r1
 8002e9e:	602b      	str	r3, [r5, #0]
 8002ea0:	f7fe f920 	bl	80010e4 <_sbrk>
 8002ea4:	1c43      	adds	r3, r0, #1
 8002ea6:	d102      	bne.n	8002eae <_sbrk_r+0x1a>
 8002ea8:	682b      	ldr	r3, [r5, #0]
 8002eaa:	b103      	cbz	r3, 8002eae <_sbrk_r+0x1a>
 8002eac:	6023      	str	r3, [r4, #0]
 8002eae:	bd38      	pop	{r3, r4, r5, pc}
 8002eb0:	200001fc 	.word	0x200001fc

08002eb4 <memcpy>:
 8002eb4:	440a      	add	r2, r1
 8002eb6:	4291      	cmp	r1, r2
 8002eb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ebc:	d100      	bne.n	8002ec0 <memcpy+0xc>
 8002ebe:	4770      	bx	lr
 8002ec0:	b510      	push	{r4, lr}
 8002ec2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ec6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002eca:	4291      	cmp	r1, r2
 8002ecc:	d1f9      	bne.n	8002ec2 <memcpy+0xe>
 8002ece:	bd10      	pop	{r4, pc}

08002ed0 <_realloc_r>:
 8002ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ed4:	4607      	mov	r7, r0
 8002ed6:	4614      	mov	r4, r2
 8002ed8:	460d      	mov	r5, r1
 8002eda:	b921      	cbnz	r1, 8002ee6 <_realloc_r+0x16>
 8002edc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	f7ff bc4d 	b.w	8002780 <_malloc_r>
 8002ee6:	b92a      	cbnz	r2, 8002ef4 <_realloc_r+0x24>
 8002ee8:	f7ff fbde 	bl	80026a8 <_free_r>
 8002eec:	4625      	mov	r5, r4
 8002eee:	4628      	mov	r0, r5
 8002ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ef4:	f000 f81a 	bl	8002f2c <_malloc_usable_size_r>
 8002ef8:	4284      	cmp	r4, r0
 8002efa:	4606      	mov	r6, r0
 8002efc:	d802      	bhi.n	8002f04 <_realloc_r+0x34>
 8002efe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f02:	d8f4      	bhi.n	8002eee <_realloc_r+0x1e>
 8002f04:	4621      	mov	r1, r4
 8002f06:	4638      	mov	r0, r7
 8002f08:	f7ff fc3a 	bl	8002780 <_malloc_r>
 8002f0c:	4680      	mov	r8, r0
 8002f0e:	b908      	cbnz	r0, 8002f14 <_realloc_r+0x44>
 8002f10:	4645      	mov	r5, r8
 8002f12:	e7ec      	b.n	8002eee <_realloc_r+0x1e>
 8002f14:	42b4      	cmp	r4, r6
 8002f16:	4622      	mov	r2, r4
 8002f18:	4629      	mov	r1, r5
 8002f1a:	bf28      	it	cs
 8002f1c:	4632      	movcs	r2, r6
 8002f1e:	f7ff ffc9 	bl	8002eb4 <memcpy>
 8002f22:	4629      	mov	r1, r5
 8002f24:	4638      	mov	r0, r7
 8002f26:	f7ff fbbf 	bl	80026a8 <_free_r>
 8002f2a:	e7f1      	b.n	8002f10 <_realloc_r+0x40>

08002f2c <_malloc_usable_size_r>:
 8002f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f30:	1f18      	subs	r0, r3, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	bfbc      	itt	lt
 8002f36:	580b      	ldrlt	r3, [r1, r0]
 8002f38:	18c0      	addlt	r0, r0, r3
 8002f3a:	4770      	bx	lr

08002f3c <_init>:
 8002f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f3e:	bf00      	nop
 8002f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f42:	bc08      	pop	{r3}
 8002f44:	469e      	mov	lr, r3
 8002f46:	4770      	bx	lr

08002f48 <_fini>:
 8002f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f4a:	bf00      	nop
 8002f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4e:	bc08      	pop	{r3}
 8002f50:	469e      	mov	lr, r3
 8002f52:	4770      	bx	lr
