

================================================================
== Vitis HLS Report for 'half_add_sub'
================================================================
* Date:           Fri Apr 19 21:35:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        alu_half_adder_bool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.668 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      13|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      17|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |and_ln7_fu_76_p2  |       and|   0|  0|   2|           1|           1|
    |sum               |       xor|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |carry  |  13|          3|    1|          3|
    +-------+----+-----------+-----+-----------+
    |Total  |  13|          3|    1|          3|
    +-------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_start      |   in|    1|  ap_ctrl_hs|  half_add_sub<bool>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  half_add_sub<bool>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  half_add_sub<bool>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  half_add_sub<bool>|  return value|
|A             |   in|    1|     ap_none|                   A|        scalar|
|B             |   in|    1|     ap_none|                   B|        scalar|
|sum           |  out|    1|      ap_vld|                 sum|       pointer|
|sum_ap_vld    |  out|    1|      ap_vld|                 sum|       pointer|
|carry         |  out|    1|      ap_vld|               carry|       pointer|
|carry_ap_vld  |  out|    1|      ap_vld|               carry|       pointer|
|op            |   in|   32|     ap_none|                  op|        scalar|
+--------------+-----+-----+------------+--------------------+--------------+

