$date
Sunday, 1 August 2021 8:42:53 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_Outputs_Counter TOP_Outputs_Counter[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 3 TOP_Internals_CombinedModuleIsActive TOP_Internals_CombinedModuleIsActive[2:0] $end
$var wire 2 TOP_Internals_internalMemAccessMode TOP_Internals_internalMemAccessMode[1:0] $end
$var wire 32 TOP_Internals_ModuleCommon_Address TOP_Internals_ModuleCommon_Address[31:0] $end
$var wire 32 TOP_Internals_ModuleCommon_WriteValue TOP_Internals_ModuleCommon_WriteValue[31:0] $end
$var wire 1 TOP_Internals_ModuleCommon_WE TOP_Internals_ModuleCommon_WE $end
$var wire 1 TOP_Internals_ModuleCommon_RE TOP_Internals_ModuleCommon_RE $end
$var wire 2 TOP_Internals_ModuleCommon_MemAccessMode TOP_Internals_ModuleCommon_MemAccessMode[1:0] $end
$var wire 8 TOP_Internals_BusCS_Item1 TOP_Internals_BusCS_Item1[7:0] $end
$var wire 1 TOP_Internals_BusCS_Item2 TOP_Internals_BusCS_Item2 $end
$var wire 8 TOP_Internals_ModuleIndex TOP_Internals_ModuleIndex[7:0] $end
$var wire 1 TOP_Internals_HasActiveModule TOP_Internals_HasActiveModule $end
$var wire 32 TOP_Internals_internalModuleReadData TOP_Internals_internalModuleReadData[31:0] $end
$var wire 1 TOP_Internals_internalModuleIsReady TOP_Internals_internalModuleIsReady $end
$var wire 1 TOP_Internals_internalMemReady TOP_Internals_internalMemReady $end
$upscope
$end
$scope module CPU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_Inputs_BaseAddress TOP_CPU_Inputs_BaseAddress[31:0] $end
$var wire 32 TOP_CPU_Inputs_MemReadData TOP_CPU_Inputs_MemReadData[31:0] $end
$var wire 1 TOP_CPU_Inputs_MemReady TOP_CPU_Inputs_MemReady $end
$var wire 1 TOP_CPU_Inputs_ExtIRQ TOP_CPU_Inputs_ExtIRQ $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_Outputs_IsHalted TOP_CPU_Outputs_IsHalted $end
$var wire 32 TOP_CPU_Outputs_MemWriteData TOP_CPU_Outputs_MemWriteData[31:0] $end
$var wire 3 TOP_CPU_Outputs_MemAccessMode TOP_CPU_Outputs_MemAccessMode[2:0] $end
$var wire 1 TOP_CPU_Outputs_MemRead TOP_CPU_Outputs_MemRead $end
$var wire 1 TOP_CPU_Outputs_MemWrite TOP_CPU_Outputs_MemWrite $end
$var wire 32 TOP_CPU_Outputs_MemAddress TOP_CPU_Outputs_MemAddress[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_Internals_ALUOp1 TOP_CPU_Internals_ALUOp1[31:0] $end
$var wire 32 TOP_CPU_Internals_ALUOp2 TOP_CPU_Internals_ALUOp2[31:0] $end
$var wire 5 TOP_CPU_Internals_ALUSHAMT TOP_CPU_Internals_ALUSHAMT[4:0] $end
$var wire 1 TOP_CPU_Internals_RegsRead TOP_CPU_Internals_RegsRead $end
$var wire 1 TOP_CPU_Internals_RegsWE TOP_CPU_Internals_RegsWE $end
$var wire 32 TOP_CPU_Internals_CMPLhs TOP_CPU_Internals_CMPLhs[31:0] $end
$var wire 32 TOP_CPU_Internals_CMPRhs TOP_CPU_Internals_CMPRhs[31:0] $end
$var wire 4 TOP_CPU_Internals_CSRAddress TOP_CPU_Internals_CSRAddress[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRWriteFault TOP_CPU_Internals_CSRWriteFault $end
$var wire 4 TOP_CPU_Internals_CSRData_Item1 TOP_CPU_Internals_CSRData_Item1[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRData_Item2 TOP_CPU_Internals_CSRData_Item2 $end
$var wire 32 TOP_CPU_Internals_CSRWriteData TOP_CPU_Internals_CSRWriteData[31:0] $end
$var wire 33 TOP_CPU_Internals_NextSequentialPC TOP_CPU_Internals_NextSequentialPC[32:0] $end
$var wire 1 TOP_CPU_Internals_MemAddressMisaligned TOP_CPU_Internals_MemAddressMisaligned $end
$var wire 1 TOP_CPU_Internals_IsIF TOP_CPU_Internals_IsIF $end
$var wire 1 TOP_CPU_Internals_IsLoadOp TOP_CPU_Internals_IsLoadOp $end
$var wire 1 TOP_CPU_Internals_IsStoreOp TOP_CPU_Internals_IsStoreOp $end
$var wire 32 TOP_CPU_Internals_internalMemAddress TOP_CPU_Internals_internalMemAddress[31:0] $end
$var wire 1 TOP_CPU_Internals_HasMTVEC TOP_CPU_Internals_HasMTVEC $end
$var wire 32 TOP_CPU_Internals_InstructionOffset TOP_CPU_Internals_InstructionOffset[31:0] $end
$var wire 33 TOP_CPU_Internals_internalNextPC TOP_CPU_Internals_internalNextPC[32:0] $end
$var wire 32 TOP_CPU_Internals_MSTATUS TOP_CPU_Internals_MSTATUS[31:0] $end
$var wire 1 TOP_CPU_Internals_isMIE TOP_CPU_Internals_isMIE $end
$upscope
$end
$scope module ID $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ID_Inputs_Instruction TOP_CPU_ID_Inputs_Instruction[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 7 TOP_CPU_ID_Outputs_OpCode TOP_CPU_ID_Outputs_OpCode[6:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RD TOP_CPU_ID_Outputs_RD[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS1 TOP_CPU_ID_Outputs_RS1[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS2 TOP_CPU_ID_Outputs_RS2[4:0] $end
$var wire 3 TOP_CPU_ID_Outputs_Funct3 TOP_CPU_ID_Outputs_Funct3[2:0] $end
$var wire 7 TOP_CPU_ID_Outputs_Funct7 TOP_CPU_ID_Outputs_Funct7[6:0] $end
$var wire 32 TOP_CPU_ID_Outputs_RTypeImm TOP_CPU_ID_Outputs_RTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_ITypeImm TOP_CPU_ID_Outputs_ITypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_STypeImm TOP_CPU_ID_Outputs_STypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_BTypeImm TOP_CPU_ID_Outputs_BTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_UTypeImm TOP_CPU_ID_Outputs_UTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_JTypeImm TOP_CPU_ID_Outputs_JTypeImm[31:0] $end
$var wire 5 TOP_CPU_ID_Outputs_SHAMT TOP_CPU_ID_Outputs_SHAMT[4:0] $end
$var wire 1 TOP_CPU_ID_Outputs_SHARITH TOP_CPU_ID_Outputs_SHARITH $end
$var wire 1 TOP_CPU_ID_Outputs_SUB TOP_CPU_ID_Outputs_SUB $end
$var string 1 TOP_CPU_ID_Outputs_OpTypeCodeToString TOP_CPU_ID_Outputs_OpTypeCodeToString $end
$var wire 7 TOP_CPU_ID_Outputs_OpTypeCode TOP_CPU_ID_Outputs_OpTypeCode[6:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPIMMCodeToString TOP_CPU_ID_Outputs_OPIMMCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPIMMCode TOP_CPU_ID_Outputs_OPIMMCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPCodeToString TOP_CPU_ID_Outputs_OPCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPCode TOP_CPU_ID_Outputs_OPCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_BranchTypeCodeToString TOP_CPU_ID_Outputs_BranchTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_BranchTypeCode TOP_CPU_ID_Outputs_BranchTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_LoadTypeCodeToString TOP_CPU_ID_Outputs_LoadTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_LoadTypeCode TOP_CPU_ID_Outputs_LoadTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_SysTypeCodeToString TOP_CPU_ID_Outputs_SysTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SysTypeCode TOP_CPU_ID_Outputs_SysTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_RetTypeCodeToString TOP_CPU_ID_Outputs_RetTypeCodeToString $end
$var wire 5 TOP_CPU_ID_Outputs_RetTypeCode TOP_CPU_ID_Outputs_RetTypeCode[4:0] $end
$var string 1 TOP_CPU_ID_Outputs_IRQTypeCodeToString TOP_CPU_ID_Outputs_IRQTypeCodeToString $end
$var wire 4 TOP_CPU_ID_Outputs_IRQTypeCode TOP_CPU_ID_Outputs_IRQTypeCode[3:0] $end
$var string 1 TOP_CPU_ID_Outputs_SystemCodeToString TOP_CPU_ID_Outputs_SystemCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SystemCode TOP_CPU_ID_Outputs_SystemCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_CSRAddressToString TOP_CPU_ID_Outputs_CSRAddressToString $end
$var wire 12 TOP_CPU_ID_Outputs_CSRAddress TOP_CPU_ID_Outputs_CSRAddress[11:0] $end
$var wire 1 TOP_CPU_ID_Outputs_CSRWE TOP_CPU_ID_Outputs_CSRWE $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_ID_Internals_internalBits TOP_CPU_ID_Internals_internalBits[31:0] $end
$var wire 32 TOP_CPU_ID_Internals_internalITypeImm TOP_CPU_ID_Internals_internalITypeImm[31:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalOpCode TOP_CPU_ID_Internals_internalOpCode[6:0] $end
$var wire 3 TOP_CPU_ID_Internals_internalFunct3 TOP_CPU_ID_Internals_internalFunct3[2:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalFunct7 TOP_CPU_ID_Internals_internalFunct7[6:0] $end
$var wire 5 TOP_CPU_ID_Internals_internalRS2 TOP_CPU_ID_Internals_internalRS2[4:0] $end
$var wire 32 TOP_CPU_ID_Internals_ZeroU32 TOP_CPU_ID_Internals_ZeroU32[31:0] $end
$upscope
$end
$upscope
$end
$scope module Regs $end
$scope module Inputs $end
$var wire 1 TOP_CPU_Regs_Inputs_Read TOP_CPU_Regs_Inputs_Read $end
$var wire 5 TOP_CPU_Regs_Inputs_RS1Addr TOP_CPU_Regs_Inputs_RS1Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RS2Addr TOP_CPU_Regs_Inputs_RS2Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RD TOP_CPU_Regs_Inputs_RD[4:0] $end
$var wire 1 TOP_CPU_Regs_Inputs_WE TOP_CPU_Regs_Inputs_WE $end
$var wire 32 TOP_CPU_Regs_Inputs_WriteData TOP_CPU_Regs_Inputs_WriteData[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_Regs_Outputs_RS1 TOP_CPU_Regs_Outputs_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_Outputs_RS2 TOP_CPU_Regs_Outputs_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_Outputs_Ready TOP_CPU_Regs_Outputs_Ready $end
$upscope
$end
$scope module Internals $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CPU_Regs_State_RS1 TOP_CPU_Regs_State_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_State_RS2 TOP_CPU_Regs_State_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_State_Ready TOP_CPU_Regs_State_Ready $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CPU_Regs_NextState_RS1 TOP_CPU_Regs_NextState_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS2 TOP_CPU_Regs_NextState_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_NextState_Ready TOP_CPU_Regs_NextState_Ready $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module ALU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ALU_Inputs_Op1 TOP_CPU_ALU_Inputs_Op1[31:0] $end
$var wire 32 TOP_CPU_ALU_Inputs_Op2 TOP_CPU_ALU_Inputs_Op2[31:0] $end
$var wire 5 TOP_CPU_ALU_Inputs_SHAMT TOP_CPU_ALU_Inputs_SHAMT[4:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_ALU_Outputs_ADD TOP_CPU_ALU_Outputs_ADD[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SUB TOP_CPU_ALU_Outputs_SUB[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resAND TOP_CPU_ALU_Outputs_resAND[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resOR TOP_CPU_ALU_Outputs_resOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resXOR TOP_CPU_ALU_Outputs_resXOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHLL TOP_CPU_ALU_Outputs_SHLL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRL TOP_CPU_ALU_Outputs_SHRL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRA TOP_CPU_ALU_Outputs_SHRA[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 33 TOP_CPU_ALU_Internals_internalAdd TOP_CPU_ALU_Internals_internalAdd[32:0] $end
$var wire 35 TOP_CPU_ALU_Internals_internalSub TOP_CPU_ALU_Internals_internalSub[34:0] $end
$upscope
$end
$upscope
$end
$scope module CMP $end
$scope module Inputs $end
$var wire 32 TOP_CPU_CMP_Inputs_Lhs TOP_CPU_CMP_Inputs_Lhs[31:0] $end
$var wire 32 TOP_CPU_CMP_Inputs_Rhs TOP_CPU_CMP_Inputs_Rhs[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_CMP_Outputs_EQ TOP_CPU_CMP_Outputs_EQ $end
$var wire 1 TOP_CPU_CMP_Outputs_NE TOP_CPU_CMP_Outputs_NE $end
$var wire 1 TOP_CPU_CMP_Outputs_GTU TOP_CPU_CMP_Outputs_GTU $end
$var wire 1 TOP_CPU_CMP_Outputs_LTU TOP_CPU_CMP_Outputs_LTU $end
$var wire 1 TOP_CPU_CMP_Outputs_GTS TOP_CPU_CMP_Outputs_GTS $end
$var wire 1 TOP_CPU_CMP_Outputs_LTS TOP_CPU_CMP_Outputs_LTS $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CPU_CMP_Internals_internalEQ TOP_CPU_CMP_Internals_internalEQ $end
$upscope
$end
$upscope
$end
$scope module State $end
$var string 1 TOP_CPU_State_StateToString TOP_CPU_State_StateToString $end
$var wire 3 TOP_CPU_State_State TOP_CPU_State_State[2:0] $end
$var string 1 TOP_CPU_State_HaltCodeToString TOP_CPU_State_HaltCodeToString $end
$var wire 4 TOP_CPU_State_HaltCode TOP_CPU_State_HaltCode[3:0] $end
$var wire 32 TOP_CPU_State_Instruction TOP_CPU_State_Instruction[31:0] $end
$var wire 1 TOP_CPU_State_WBDataReady TOP_CPU_State_WBDataReady $end
$var wire 32 TOP_CPU_State_WBData TOP_CPU_State_WBData[31:0] $end
$var wire 32 TOP_CPU_State_PC TOP_CPU_State_PC[31:0] $end
$var wire 32 TOP_CPU_State_PCOffset TOP_CPU_State_PCOffset[31:0] $end
$upscope
$end
$scope module NextState $end
$var string 1 TOP_CPU_NextState_StateToString TOP_CPU_NextState_StateToString $end
$var wire 3 TOP_CPU_NextState_State TOP_CPU_NextState_State[2:0] $end
$var string 1 TOP_CPU_NextState_HaltCodeToString TOP_CPU_NextState_HaltCodeToString $end
$var wire 4 TOP_CPU_NextState_HaltCode TOP_CPU_NextState_HaltCode[3:0] $end
$var wire 32 TOP_CPU_NextState_Instruction TOP_CPU_NextState_Instruction[31:0] $end
$var wire 1 TOP_CPU_NextState_WBDataReady TOP_CPU_NextState_WBDataReady $end
$var wire 32 TOP_CPU_NextState_WBData TOP_CPU_NextState_WBData[31:0] $end
$var wire 32 TOP_CPU_NextState_PC TOP_CPU_NextState_PC[31:0] $end
$var wire 32 TOP_CPU_NextState_PCOffset TOP_CPU_NextState_PCOffset[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module InstructionsRAM $end
$scope module Inputs $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_Address TOP_InstructionsRAM_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_WriteValue TOP_InstructionsRAM_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_WE TOP_InstructionsRAM_Inputs_Common_WE $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_RE TOP_InstructionsRAM_Inputs_Common_RE $end
$var wire 2 TOP_InstructionsRAM_Inputs_Common_MemAccessMode TOP_InstructionsRAM_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_DeviceAddress TOP_InstructionsRAM_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_InstructionsRAM_Outputs_ReadValue TOP_InstructionsRAM_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsReady TOP_InstructionsRAM_Outputs_IsReady $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsActive TOP_InstructionsRAM_Outputs_IsActive $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_InstructionsRAM_Internals_addressMatch TOP_InstructionsRAM_Internals_addressMatch $end
$var wire 32 TOP_InstructionsRAM_Internals_internalAddressBits TOP_InstructionsRAM_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_InstructionsRAM_Internals_internalByteAddress TOP_InstructionsRAM_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_addressSpan TOP_InstructionsRAM_Internals_addressSpan[31:0] $end
$var wire 10 TOP_InstructionsRAM_Internals_internalWordAddress TOP_InstructionsRAM_Internals_internalWordAddress[9:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_internalIsActive TOP_InstructionsRAM_Internals_internalIsActive $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteValueBits TOP_InstructionsRAM_Internals_internalWriteValueBits[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_writeMask TOP_InstructionsRAM_Internals_writeMask[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteData TOP_InstructionsRAM_Internals_internalWriteData[31:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_readBeforeWrite TOP_InstructionsRAM_Internals_readBeforeWrite $end
$var wire 1 TOP_InstructionsRAM_Internals_internalWE TOP_InstructionsRAM_Internals_internalWE $end
$var wire 32 TOP_InstructionsRAM_Internals_memAccessMask TOP_InstructionsRAM_Internals_memAccessMask[31:0] $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_InstructionsRAM_State_ReadValue TOP_InstructionsRAM_State_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_State_Ready TOP_InstructionsRAM_State_Ready $end
$var wire 1 TOP_InstructionsRAM_State_ReadBeforeWrite TOP_InstructionsRAM_State_ReadBeforeWrite $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_InstructionsRAM_NextState_ReadValue TOP_InstructionsRAM_NextState_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_NextState_Ready TOP_InstructionsRAM_NextState_Ready $end
$var wire 1 TOP_InstructionsRAM_NextState_ReadBeforeWrite TOP_InstructionsRAM_NextState_ReadBeforeWrite $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module UARTSim $end
$scope module Inputs $end
$var wire 32 TOP_UARTSim_Inputs_Common_Address TOP_UARTSim_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_UARTSim_Inputs_Common_WriteValue TOP_UARTSim_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_UARTSim_Inputs_Common_WE TOP_UARTSim_Inputs_Common_WE $end
$var wire 1 TOP_UARTSim_Inputs_Common_RE TOP_UARTSim_Inputs_Common_RE $end
$var wire 2 TOP_UARTSim_Inputs_Common_MemAccessMode TOP_UARTSim_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_UARTSim_Inputs_DeviceAddress TOP_UARTSim_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_UARTSim_Outputs_IsActive TOP_UARTSim_Outputs_IsActive $end
$var wire 1 TOP_UARTSim_Outputs_IsReady TOP_UARTSim_Outputs_IsReady $end
$var wire 32 TOP_UARTSim_Outputs_ReadValue TOP_UARTSim_Outputs_ReadValue[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_UARTSim_Internals_addressMatch TOP_UARTSim_Internals_addressMatch $end
$var wire 32 TOP_UARTSim_Internals_internalAddressBits TOP_UARTSim_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_UARTSim_Internals_internalByteAddress TOP_UARTSim_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_UARTSim_Internals_addressSpan TOP_UARTSim_Internals_addressSpan[31:0] $end
$var wire 1 TOP_UARTSim_Internals_internalIsActive TOP_UARTSim_Internals_internalIsActive $end
$var wire 1 TOP_UARTSim_Internals_internalIsReady TOP_UARTSim_Internals_internalIsReady $end
$upscope
$end
$scope module State $end
$var wire 1 TOP_UARTSim_State_UART_TX TOP_UARTSim_State_UART_TX $end
$var wire 8 TOP_UARTSim_State_txSimCounter TOP_UARTSim_State_txSimCounter[7:0] $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_UARTSim_NextState_UART_TX TOP_UARTSim_NextState_UART_TX $end
$var wire 8 TOP_UARTSim_NextState_txSimCounter TOP_UARTSim_NextState_txSimCounter[7:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module CounterModule $end
$scope module Inputs $end
$var wire 32 TOP_CounterModule_Inputs_Common_Address TOP_CounterModule_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_CounterModule_Inputs_Common_WriteValue TOP_CounterModule_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_CounterModule_Inputs_Common_WE TOP_CounterModule_Inputs_Common_WE $end
$var wire 1 TOP_CounterModule_Inputs_Common_RE TOP_CounterModule_Inputs_Common_RE $end
$var wire 2 TOP_CounterModule_Inputs_Common_MemAccessMode TOP_CounterModule_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_CounterModule_Inputs_DeviceAddress TOP_CounterModule_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CounterModule_Outputs_ReadValue TOP_CounterModule_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_CounterModule_Outputs_IsReady TOP_CounterModule_Outputs_IsReady $end
$var wire 1 TOP_CounterModule_Outputs_IsActive TOP_CounterModule_Outputs_IsActive $end
$var wire 32 TOP_CounterModule_Outputs_Value TOP_CounterModule_Outputs_Value[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CounterModule_Internals_addressMatch TOP_CounterModule_Internals_addressMatch $end
$var wire 32 TOP_CounterModule_Internals_internalAddressBits TOP_CounterModule_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_CounterModule_Internals_internalByteAddress TOP_CounterModule_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_CounterModule_Internals_addressSpan TOP_CounterModule_Internals_addressSpan[31:0] $end
$var wire 1 TOP_CounterModule_Internals_internalIsActive TOP_CounterModule_Internals_internalIsActive $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CounterModule_State_Value TOP_CounterModule_State_Value[31:0] $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CounterModule_NextState_Value TOP_CounterModule_NextState_Value[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module State $end
$var wire 1 TOP_State_MemReady TOP_State_MemReady $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_NextState_MemReady TOP_NextState_MemReady $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Outputs_Counter
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_ModuleCommon_WE
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b00000000 TOP_Internals_BusCS_Item1
0TOP_Internals_BusCS_Item2
b00000000 TOP_Internals_ModuleIndex
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Inputs_BaseAddress
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Inputs_ExtIRQ
0TOP_CPU_Outputs_IsHalted
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
0TOP_CPU_Outputs_MemWrite
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b0000 TOP_CPU_Internals_CSRAddress
1TOP_CPU_Internals_CSRWriteFault
b0000 TOP_CPU_Internals_CSRData_Item1
1TOP_CPU_Internals_CSRData_Item2
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b000000000000000000000000000000100 TOP_CPU_Internals_NextSequentialPC
0TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsIF
0TOP_CPU_Internals_IsLoadOp
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
0TOP_CPU_Internals_HasMTVEC
b00000000000000000000000000000100 TOP_CPU_Internals_InstructionOffset
b000000000000000000000000000000000 TOP_CPU_Internals_internalNextPC
b00000000000000000000000000000000 TOP_CPU_Internals_MSTATUS
0TOP_CPU_Internals_isMIE
b00000000000000000000000000000000 TOP_CPU_ID_Inputs_Instruction
b0000000 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
s0 TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000000 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000000 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
b00000000000000000000000000000000 TOP_CPU_ID_Internals_ZeroU32
0TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
0TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
sNone TOP_CPU_State_HaltCodeToString
b0000 TOP_CPU_State_HaltCode
b00000000000000000000000000000000 TOP_CPU_State_Instruction
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000000 TOP_CPU_State_PC
b00000000000000000000000000000000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
sNone TOP_CPU_NextState_HaltCodeToString
b0000 TOP_CPU_NextState_HaltCode
b00000000000000000000000000000000 TOP_CPU_NextState_Instruction
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000000 TOP_CPU_NextState_PC
b00000000000000000000000000000000 TOP_CPU_NextState_PCOffset
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_DeviceAddress
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000001000000000000 TOP_InstructionsRAM_Internals_addressSpan
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b10010000000000000000000000000000 TOP_UARTSim_Inputs_DeviceAddress
0TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_UARTSim_Internals_addressSpan
0TOP_UARTSim_Internals_internalIsActive
1TOP_UARTSim_Internals_internalIsReady
0TOP_UARTSim_State_UART_TX
b00000000 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b00000000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
0TOP_CounterModule_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b10000000000000000000000000000000 TOP_CounterModule_Inputs_DeviceAddress
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsReady
0TOP_CounterModule_Outputs_IsActive
b00000000000000000000000000000000 TOP_CounterModule_Outputs_Value
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_CounterModule_Internals_addressSpan
0TOP_CounterModule_Internals_internalIsActive
b00000000000000000000000000000000 TOP_CounterModule_State_Value
b00000000000000000000000000000000 TOP_CounterModule_NextState_Value
0TOP_State_MemReady
0TOP_NextState_MemReady
#2001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
1TOP_NextState_MemReady
#2002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3000
0TOP_Control_Clock
#4000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#4001
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000011010000000000010100010011 TOP_CPU_NextState_Instruction
#5000
0TOP_Control_Clock
#6000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000011010000000000010100010011 TOP_CPU_State_Instruction
#6001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp2
b10100 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000110100 TOP_CPU_Internals_CMPRhs
b00000011010000000000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b10100 TOP_CPU_ID_Outputs_RS2
b0000001 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_BTypeImm
b00000011010000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_RetTypeCodeToString
b00001 TOP_CPU_ID_Outputs_RetTypeCode
s1 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0001 TOP_CPU_ID_Outputs_IRQTypeCode
s52 TOP_CPU_ID_Outputs_CSRAddressToString
b000000110100 TOP_CPU_ID_Outputs_CSRAddress
b00000011010000000000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000110100 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b0000001 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op2
b10100 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111001100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111001100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
0TOP_NextState_MemReady
#6002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#7000
0TOP_Control_Clock
#8000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#8001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#9000
0TOP_Control_Clock
#10000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#10001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#11000
0TOP_Control_Clock
#12000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#12001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#13000
0TOP_Control_Clock
#14000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000001000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000000100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000001000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#14001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000100000000000000011101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#14002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#15000
0TOP_Control_Clock
#16000
1TOP_Control_Clock
b00000000100000000000000011101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000100000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000100000000000000011101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#16001
b00000000100000000000000011101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000100000000000000011101111 TOP_CPU_NextState_Instruction
#17000
0TOP_Control_Clock
#18000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000100000000000000011101111 TOP_CPU_State_Instruction
#18001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011101111 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000100000000000000011101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00001 TOP_CPU_ID_Outputs_RD
b01000 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000100000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_JTypeImm
b01000 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
s8 TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s8 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001000 TOP_CPU_ID_Outputs_CSRAddress
b00000000100000000000000011101111 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001000 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01000 TOP_CPU_Regs_Inputs_RS2Addr
b00001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000100000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#18002
b00000000000000000000000011101111 TOP_CPU_Inputs_MemReadData
#19000
0TOP_Control_Clock
#20000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#20001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#21000
0TOP_Control_Clock
#22000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#22001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#23000
0TOP_Control_Clock
#24000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000001100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000001000 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#24001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000001100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#25000
0TOP_Control_Clock
#26000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000010000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000001100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#26001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#26002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#27000
0TOP_Control_Clock
#28000
1TOP_Control_Clock
b10010000000000000000011000110111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b10010000000000000000011000110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#28001
b10010000000000000000011000110111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b10010000000000000000011000110111 TOP_CPU_NextState_Instruction
#29000
0TOP_Control_Clock
#30000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b10010000000000000000011000110111 TOP_CPU_State_Instruction
#30001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000110111 TOP_Internals_internalModuleReadData
b10010000000000000000011000110111 TOP_CPU_ID_Inputs_Instruction
b0110111 TOP_CPU_ID_Outputs_OpCode
b01100 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b1001000 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111100100001100 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111000100001100 TOP_CPU_ID_Outputs_BTypeImm
b10010000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100000000000100000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sLUI TOP_CPU_ID_Outputs_OpTypeCodeToString
b0110111 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s72 TOP_CPU_ID_Outputs_RetTypeCodeToString
b01000 TOP_CPU_ID_Outputs_RetTypeCode
s72 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1000 TOP_CPU_ID_Outputs_IRQTypeCode
s2304 TOP_CPU_ID_Outputs_CSRAddressToString
b100100000000 TOP_CPU_ID_Outputs_CSRAddress
b10010000000000000000011000110111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111100100000000 TOP_CPU_ID_Internals_internalITypeImm
b0110111 TOP_CPU_ID_Internals_internalOpCode
b1001000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01100 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b10010000000000000000011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#30002
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
#31000
0TOP_Control_Clock
#32000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#32001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#33000
0TOP_Control_Clock
#34000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#34001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#35000
0TOP_Control_Clock
#36000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b10010000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#36001
1TOP_CPU_Regs_Inputs_WE
b10010000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#37000
0TOP_Control_Clock
#38000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#38001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#38002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#39000
0TOP_Control_Clock
#40000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#40001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
#41000
0TOP_Control_Clock
#42000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
#42001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#42002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#43000
0TOP_Control_Clock
#44000
1TOP_Control_Clock
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#44001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
#45000
0TOP_Control_Clock
#46000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001001000 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010100000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
#46001
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#47000
0TOP_Control_Clock
#48000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#48001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#49000
0TOP_Control_Clock
#50000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#50001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001001000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#51000
0TOP_Control_Clock
#52000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001001000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#52001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001001000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#53000
0TOP_Control_Clock
#54000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#54001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#54002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#55000
0TOP_Control_Clock
#56000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#56001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
#57000
0TOP_Control_Clock
#58000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
#58001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#58002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#59000
0TOP_Control_Clock
#60000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001001000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001001000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#60001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001001000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001001000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#61000
0TOP_Control_Clock
#62000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#62001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#63000
0TOP_Control_Clock
#64000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#64001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#65000
0TOP_Control_Clock
#66000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#66001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#66002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#67000
0TOP_Control_Clock
#68000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#68001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#69000
0TOP_Control_Clock
#70000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#70001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001001010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001001010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001001010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001001010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000010010 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001001010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001001010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000001001010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001001010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#70002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#71000
0TOP_Control_Clock
#72000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#72001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#72002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#73000
0TOP_Control_Clock
#74000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
#74001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#75000
0TOP_Control_Clock
#76000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#76001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#77000
0TOP_Control_Clock
#78000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#78001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#79000
0TOP_Control_Clock
#80000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#80001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#81000
0TOP_Control_Clock
#82000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#82001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#82002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#83000
0TOP_Control_Clock
#84000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#84001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#85000
0TOP_Control_Clock
#86000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#86001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#87000
0TOP_Control_Clock
#88000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#88001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#89000
0TOP_Control_Clock
#90000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#90001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#91000
0TOP_Control_Clock
#92000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#92001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#93000
0TOP_Control_Clock
#94000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#94001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#95000
0TOP_Control_Clock
#96000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#96001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#97000
0TOP_Control_Clock
#98000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#98001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#98002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#99000
0TOP_Control_Clock
#100000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#100001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#101000
0TOP_Control_Clock
#102000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#102001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#103000
0TOP_Control_Clock
#104000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#104001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#105000
0TOP_Control_Clock
#106000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#106001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#107000
0TOP_Control_Clock
#108000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#108001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#109000
0TOP_Control_Clock
#110000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#110001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#110002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#111000
0TOP_Control_Clock
#112000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001001000 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001001000 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#112001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000000000000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110111000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000100100000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111100100000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001001000 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110111000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001001000 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001001000 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#112002
b00000000000000100000000000000000 TOP_CPU_Inputs_MemReadData
#113000
0TOP_Control_Clock
#114000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#114001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#115000
0TOP_Control_Clock
#116000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#116001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#117000
0TOP_Control_Clock
#118000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#118001
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#119000
0TOP_Control_Clock
#120000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#120001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#121000
0TOP_Control_Clock
#122000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#122001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#122002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#123000
0TOP_Control_Clock
#124000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#124001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#125000
0TOP_Control_Clock
#126000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#126001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#126002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#127000
0TOP_Control_Clock
#128000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#128001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#129000
0TOP_Control_Clock
#130000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#130001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#131000
0TOP_Control_Clock
#132000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#132001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#133000
0TOP_Control_Clock
#134000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#134001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#134002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#135000
0TOP_Control_Clock
#136000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#136001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101010 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#137000
0TOP_Control_Clock
#138000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#138001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011010100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000101101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#139000
0TOP_Control_Clock
#140000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#140001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#141000
0TOP_Control_Clock
#142000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#142001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#143000
0TOP_Control_Clock
#144000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#144001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#145000
0TOP_Control_Clock
#146000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#146001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#147000
0TOP_Control_Clock
#148000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#148001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#149000
0TOP_Control_Clock
#150000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#150001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#150002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#151000
0TOP_Control_Clock
#152000
1TOP_Control_Clock
b00000000000000000000000000110101 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110101 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110101 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#152001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000110101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110101 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110101 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110101 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110101 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#152002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#153000
0TOP_Control_Clock
#154000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001100101 TOP_InstructionsRAM_Outputs_ReadValue
b0000000001101100011011000000000001001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#154001
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#155000
0TOP_Control_Clock
#156000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#156001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#157000
0TOP_Control_Clock
#158000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#158001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#159000
0TOP_Control_Clock
#160000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#160001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#161000
0TOP_Control_Clock
#162000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#162001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#162002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#163000
0TOP_Control_Clock
#164000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#164001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#165000
0TOP_Control_Clock
#166000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110101 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110101 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110101 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#166001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#166002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#167000
0TOP_Control_Clock
#168000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100101 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001100101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#168001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001100101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001100101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#169000
0TOP_Control_Clock
#170000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#170001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#171000
0TOP_Control_Clock
#172000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#172001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#173000
0TOP_Control_Clock
#174000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#174001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#174002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#175000
0TOP_Control_Clock
#176000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#176001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#177000
0TOP_Control_Clock
#178000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#178001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001100111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001100111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001100111 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100111 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001100111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011001 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000001001100100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100111 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001100111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100111 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001100111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#178002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#179000
0TOP_Control_Clock
#180000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#180001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#181000
0TOP_Control_Clock
#182000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#182001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#183000
0TOP_Control_Clock
#184000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#184001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#185000
0TOP_Control_Clock
#186000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#186001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#187000
0TOP_Control_Clock
#188000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#188001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#189000
0TOP_Control_Clock
#190000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#190001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#190002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#191000
0TOP_Control_Clock
#192000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#192001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#193000
0TOP_Control_Clock
#194000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#194001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#195000
0TOP_Control_Clock
#196000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#196001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#197000
0TOP_Control_Clock
#198000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#198001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#199000
0TOP_Control_Clock
#200000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#200001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#201000
0TOP_Control_Clock
#202000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#202001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#203000
0TOP_Control_Clock
#204000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#204001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#205000
0TOP_Control_Clock
#206000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#206001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#206002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#207000
0TOP_Control_Clock
#208000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#208001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#209000
0TOP_Control_Clock
#210000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#210001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#211000
0TOP_Control_Clock
#212000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#212001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#213000
0TOP_Control_Clock
#214000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#214001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#214002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#215000
0TOP_Control_Clock
#216000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#216001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#217000
0TOP_Control_Clock
#218000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#218001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#218002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#219000
0TOP_Control_Clock
#220000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#220001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#220002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#221000
0TOP_Control_Clock
#222000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#222001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#223000
0TOP_Control_Clock
#224000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#224001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#225000
0TOP_Control_Clock
#226000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#226001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#227000
0TOP_Control_Clock
#228000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#228001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#229000
0TOP_Control_Clock
#230000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#230001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#230002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#231000
0TOP_Control_Clock
#232000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#232001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#233000
0TOP_Control_Clock
#234000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#234001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#235000
0TOP_Control_Clock
#236000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#236001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#237000
0TOP_Control_Clock
#238000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#238001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#239000
0TOP_Control_Clock
#240000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#240001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#241000
0TOP_Control_Clock
#242000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#242001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#243000
0TOP_Control_Clock
#244000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#244001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#245000
0TOP_Control_Clock
#246000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#246001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#246002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#247000
0TOP_Control_Clock
#248000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#248001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#249000
0TOP_Control_Clock
#250000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#250001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#251000
0TOP_Control_Clock
#252000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#252001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#253000
0TOP_Control_Clock
#254000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#254001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#254002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#255000
0TOP_Control_Clock
#256000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#256001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#257000
0TOP_Control_Clock
#258000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#258001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#258002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#259000
0TOP_Control_Clock
#260000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#260001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#260002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#261000
0TOP_Control_Clock
#262000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#262001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#263000
0TOP_Control_Clock
#264000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#264001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#265000
0TOP_Control_Clock
#266000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#266001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#267000
0TOP_Control_Clock
#268000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#268001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#269000
0TOP_Control_Clock
#270000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#270001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#270002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#271000
0TOP_Control_Clock
#272000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#272001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#273000
0TOP_Control_Clock
#274000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#274001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#275000
0TOP_Control_Clock
#276000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#276001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#277000
0TOP_Control_Clock
#278000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#278001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#279000
0TOP_Control_Clock
#280000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#280001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#281000
0TOP_Control_Clock
#282000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#282001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#283000
0TOP_Control_Clock
#284000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#284001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#285000
0TOP_Control_Clock
#286000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#286001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#286002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#287000
0TOP_Control_Clock
#288000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#288001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#289000
0TOP_Control_Clock
#290000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#290001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#291000
0TOP_Control_Clock
#292000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#292001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#293000
0TOP_Control_Clock
#294000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#294001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#294002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#295000
0TOP_Control_Clock
#296000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#296001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#297000
0TOP_Control_Clock
#298000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#298001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#298002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#299000
0TOP_Control_Clock
#300000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#300001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#300002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#301000
0TOP_Control_Clock
#302000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#302001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#303000
0TOP_Control_Clock
#304000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#304001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#305000
0TOP_Control_Clock
#306000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#306001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#307000
0TOP_Control_Clock
#308000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#308001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#309000
0TOP_Control_Clock
#310000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#310001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#310002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#311000
0TOP_Control_Clock
#312000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#312001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#313000
0TOP_Control_Clock
#314000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#314001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#315000
0TOP_Control_Clock
#316000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#316001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#317000
0TOP_Control_Clock
#318000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#318001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#319000
0TOP_Control_Clock
#320000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#320001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#321000
0TOP_Control_Clock
#322000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#322001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#323000
0TOP_Control_Clock
#324000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#324001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#325000
0TOP_Control_Clock
#326000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#326001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#326002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#327000
0TOP_Control_Clock
#328000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#328001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#329000
0TOP_Control_Clock
#330000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#330001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#331000
0TOP_Control_Clock
#332000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#332001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#333000
0TOP_Control_Clock
#334000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#334001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#334002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#335000
0TOP_Control_Clock
#336000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#336001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#337000
0TOP_Control_Clock
#338000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#338001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#338002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#339000
0TOP_Control_Clock
#340000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#340001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#340002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#341000
0TOP_Control_Clock
#342000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#342001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#343000
0TOP_Control_Clock
#344000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#344001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#345000
0TOP_Control_Clock
#346000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#346001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#347000
0TOP_Control_Clock
#348000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#348001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#349000
0TOP_Control_Clock
#350000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#350001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#350002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#351000
0TOP_Control_Clock
#352000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#352001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#353000
0TOP_Control_Clock
#354000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#354001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#355000
0TOP_Control_Clock
#356000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#356001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#357000
0TOP_Control_Clock
#358000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#358001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#359000
0TOP_Control_Clock
#360000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#360001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#361000
0TOP_Control_Clock
#362000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#362001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#363000
0TOP_Control_Clock
#364000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#364001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#365000
0TOP_Control_Clock
#366000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#366001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#366002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#367000
0TOP_Control_Clock
#368000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#368001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#369000
0TOP_Control_Clock
#370000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#370001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#371000
0TOP_Control_Clock
#372000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#372001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#373000
0TOP_Control_Clock
#374000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#374001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#374002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#375000
0TOP_Control_Clock
#376000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#376001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#377000
0TOP_Control_Clock
#378000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#378001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#378002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#379000
0TOP_Control_Clock
#380000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001100101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100101 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001100101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100101 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#380001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001001000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011011 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001100101 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110011011 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001100101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001100101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001100101 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001100101 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#380002
b00000000000000100000000001001000 TOP_CPU_Inputs_MemReadData
#381000
0TOP_Control_Clock
#382000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#382001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#383000
0TOP_Control_Clock
#384000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#384001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#385000
0TOP_Control_Clock
#386000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#386001
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#387000
0TOP_Control_Clock
#388000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#388001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#389000
0TOP_Control_Clock
#390000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#390001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001100101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#390002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#391000
0TOP_Control_Clock
#392000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#392001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#393000
0TOP_Control_Clock
#394000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#394001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#394002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#395000
0TOP_Control_Clock
#396000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000110101 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#396001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#397000
0TOP_Control_Clock
#398000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#398001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110110 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#399000
0TOP_Control_Clock
#400000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110110 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#400001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#401000
0TOP_Control_Clock
#402000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#402001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#402002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#403000
0TOP_Control_Clock
#404000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#404001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#405000
0TOP_Control_Clock
#406000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#406001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000101110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#407000
0TOP_Control_Clock
#408000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#408001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#409000
0TOP_Control_Clock
#410000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#410001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#411000
0TOP_Control_Clock
#412000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#412001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#413000
0TOP_Control_Clock
#414000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b1111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#414001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#415000
0TOP_Control_Clock
#416000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#416001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#417000
0TOP_Control_Clock
#418000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#418001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#418002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#419000
0TOP_Control_Clock
#420000
1TOP_Control_Clock
b00000000000000000000000000110110 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110110 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110110 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#420001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000110110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110110 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#420002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#421000
0TOP_Control_Clock
#422000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000001101100000000000110010101001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#422001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#423000
0TOP_Control_Clock
#424000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#424001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#425000
0TOP_Control_Clock
#426000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#426001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#427000
0TOP_Control_Clock
#428000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#428001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#429000
0TOP_Control_Clock
#430000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#430001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#430002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#431000
0TOP_Control_Clock
#432000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#432001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#433000
0TOP_Control_Clock
#434000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110110 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#434001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#434002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#435000
0TOP_Control_Clock
#436000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#436001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#437000
0TOP_Control_Clock
#438000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#438001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#439000
0TOP_Control_Clock
#440000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#440001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#441000
0TOP_Control_Clock
#442000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#442001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#442002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#443000
0TOP_Control_Clock
#444000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#444001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#445000
0TOP_Control_Clock
#446000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#446001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#446002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#447000
0TOP_Control_Clock
#448000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#448001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#449000
0TOP_Control_Clock
#450000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#450001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#451000
0TOP_Control_Clock
#452000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#452001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#453000
0TOP_Control_Clock
#454000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#454001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#455000
0TOP_Control_Clock
#456000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#456001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#457000
0TOP_Control_Clock
#458000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#458001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#458002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#459000
0TOP_Control_Clock
#460000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#460001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#461000
0TOP_Control_Clock
#462000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#462001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#463000
0TOP_Control_Clock
#464000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#464001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#465000
0TOP_Control_Clock
#466000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#466001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#467000
0TOP_Control_Clock
#468000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#468001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#469000
0TOP_Control_Clock
#470000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#470001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#471000
0TOP_Control_Clock
#472000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#472001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#473000
0TOP_Control_Clock
#474000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#474001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#474002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#475000
0TOP_Control_Clock
#476000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#476001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#477000
0TOP_Control_Clock
#478000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#478001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#479000
0TOP_Control_Clock
#480000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#480001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#481000
0TOP_Control_Clock
#482000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#482001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#482002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#483000
0TOP_Control_Clock
#484000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#484001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#485000
0TOP_Control_Clock
#486000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#486001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#486002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#487000
0TOP_Control_Clock
#488000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#488001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#488002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#489000
0TOP_Control_Clock
#490000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#490001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#491000
0TOP_Control_Clock
#492000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#492001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#493000
0TOP_Control_Clock
#494000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#494001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#495000
0TOP_Control_Clock
#496000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#496001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#497000
0TOP_Control_Clock
#498000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#498001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#498002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#499000
0TOP_Control_Clock
#500000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#500001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#501000
0TOP_Control_Clock
#502000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#502001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#503000
0TOP_Control_Clock
#504000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#504001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#505000
0TOP_Control_Clock
#506000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#506001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#507000
0TOP_Control_Clock
#508000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#508001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#509000
0TOP_Control_Clock
#510000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#510001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#511000
0TOP_Control_Clock
#512000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#512001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#513000
0TOP_Control_Clock
#514000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#514001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#514002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#515000
0TOP_Control_Clock
#516000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#516001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#517000
0TOP_Control_Clock
#518000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#518001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#519000
0TOP_Control_Clock
#520000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#520001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#521000
0TOP_Control_Clock
#522000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#522001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#522002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#523000
0TOP_Control_Clock
#524000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#524001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#525000
0TOP_Control_Clock
#526000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#526001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#526002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#527000
0TOP_Control_Clock
#528000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#528001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#528002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#529000
0TOP_Control_Clock
#530000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#530001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#531000
0TOP_Control_Clock
#532000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#532001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#533000
0TOP_Control_Clock
#534000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#534001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#535000
0TOP_Control_Clock
#536000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#536001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#537000
0TOP_Control_Clock
#538000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#538001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#538002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#539000
0TOP_Control_Clock
#540000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#540001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#541000
0TOP_Control_Clock
#542000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#542001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#543000
0TOP_Control_Clock
#544000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#544001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#545000
0TOP_Control_Clock
#546000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#546001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#547000
0TOP_Control_Clock
#548000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#548001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#549000
0TOP_Control_Clock
#550000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#550001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#551000
0TOP_Control_Clock
#552000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#552001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#553000
0TOP_Control_Clock
#554000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#554001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#554002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#555000
0TOP_Control_Clock
#556000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#556001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#557000
0TOP_Control_Clock
#558000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#558001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#559000
0TOP_Control_Clock
#560000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#560001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#561000
0TOP_Control_Clock
#562000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#562001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#562002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#563000
0TOP_Control_Clock
#564000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#564001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#565000
0TOP_Control_Clock
#566000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#566001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#566002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#567000
0TOP_Control_Clock
#568000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#568001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#568002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#569000
0TOP_Control_Clock
#570000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#570001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#571000
0TOP_Control_Clock
#572000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#572001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#573000
0TOP_Control_Clock
#574000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#574001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#575000
0TOP_Control_Clock
#576000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#576001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#577000
0TOP_Control_Clock
#578000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#578001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#578002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#579000
0TOP_Control_Clock
#580000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#580001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#581000
0TOP_Control_Clock
#582000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#582001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#583000
0TOP_Control_Clock
#584000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#584001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#585000
0TOP_Control_Clock
#586000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#586001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#587000
0TOP_Control_Clock
#588000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#588001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#589000
0TOP_Control_Clock
#590000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#590001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#591000
0TOP_Control_Clock
#592000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#592001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#593000
0TOP_Control_Clock
#594000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#594001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#594002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#595000
0TOP_Control_Clock
#596000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#596001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#597000
0TOP_Control_Clock
#598000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#598001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#599000
0TOP_Control_Clock
#600000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#600001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#601000
0TOP_Control_Clock
#602000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#602001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#602002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#603000
0TOP_Control_Clock
#604000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#604001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#605000
0TOP_Control_Clock
#606000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#606001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#606002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#607000
0TOP_Control_Clock
#608000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#608001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#608002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#609000
0TOP_Control_Clock
#610000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#610001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#611000
0TOP_Control_Clock
#612000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#612001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#613000
0TOP_Control_Clock
#614000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#614001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#615000
0TOP_Control_Clock
#616000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#616001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#617000
0TOP_Control_Clock
#618000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#618001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#618002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#619000
0TOP_Control_Clock
#620000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#620001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#621000
0TOP_Control_Clock
#622000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#622001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#623000
0TOP_Control_Clock
#624000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#624001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#625000
0TOP_Control_Clock
#626000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#626001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#627000
0TOP_Control_Clock
#628000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#628001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#629000
0TOP_Control_Clock
#630000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#630001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#631000
0TOP_Control_Clock
#632000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#632001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#633000
0TOP_Control_Clock
#634000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#634001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#634002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#635000
0TOP_Control_Clock
#636000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#636001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#637000
0TOP_Control_Clock
#638000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#638001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#639000
0TOP_Control_Clock
#640000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#640001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#641000
0TOP_Control_Clock
#642000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#642001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#642002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#643000
0TOP_Control_Clock
#644000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#644001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#645000
0TOP_Control_Clock
#646000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#646001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#646002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#647000
0TOP_Control_Clock
#648000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#648001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001100101 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#648002
b00000000000000100000000001100101 TOP_CPU_Inputs_MemReadData
#649000
0TOP_Control_Clock
#650000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#650001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#651000
0TOP_Control_Clock
#652000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#652001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#653000
0TOP_Control_Clock
#654000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#654001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#655000
0TOP_Control_Clock
#656000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#656001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#657000
0TOP_Control_Clock
#658000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#658001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#658002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#659000
0TOP_Control_Clock
#660000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#660001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#661000
0TOP_Control_Clock
#662000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#662001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#662002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#663000
0TOP_Control_Clock
#664000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000110110 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#664001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#665000
0TOP_Control_Clock
#666000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#666001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#667000
0TOP_Control_Clock
#668000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#668001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#669000
0TOP_Control_Clock
#670000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#670001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#670002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#671000
0TOP_Control_Clock
#672000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#672001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101110 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#673000
0TOP_Control_Clock
#674000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#674001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#675000
0TOP_Control_Clock
#676000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#676001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#677000
0TOP_Control_Clock
#678000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#678001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#679000
0TOP_Control_Clock
#680000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#680001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#681000
0TOP_Control_Clock
#682000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#682001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#683000
0TOP_Control_Clock
#684000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#684001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#685000
0TOP_Control_Clock
#686000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#686001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#686002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#687000
0TOP_Control_Clock
#688000
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110111 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#688001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000110111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110111 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#688002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#689000
0TOP_Control_Clock
#690000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000011011000110010101001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#690001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#691000
0TOP_Control_Clock
#692000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#692001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#693000
0TOP_Control_Clock
#694000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#694001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#695000
0TOP_Control_Clock
#696000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#696001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#697000
0TOP_Control_Clock
#698000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#698001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#698002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#699000
0TOP_Control_Clock
#700000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#700001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#701000
0TOP_Control_Clock
#702000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110111 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#702001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#702002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#703000
0TOP_Control_Clock
#704000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#704001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#705000
0TOP_Control_Clock
#706000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#706001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#707000
0TOP_Control_Clock
#708000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#708001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#709000
0TOP_Control_Clock
#710000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#710001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#710002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#711000
0TOP_Control_Clock
#712000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#712001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#713000
0TOP_Control_Clock
#714000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#714001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#714002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#715000
0TOP_Control_Clock
#716000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#716001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#717000
0TOP_Control_Clock
#718000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#718001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#719000
0TOP_Control_Clock
#720000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#720001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#721000
0TOP_Control_Clock
#722000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#722001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#723000
0TOP_Control_Clock
#724000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#724001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#725000
0TOP_Control_Clock
#726000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#726001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#726002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#727000
0TOP_Control_Clock
#728000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#728001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#729000
0TOP_Control_Clock
#730000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#730001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#731000
0TOP_Control_Clock
#732000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#732001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#733000
0TOP_Control_Clock
#734000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#734001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#735000
0TOP_Control_Clock
#736000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#736001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#737000
0TOP_Control_Clock
#738000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#738001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#739000
0TOP_Control_Clock
#740000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#740001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#741000
0TOP_Control_Clock
#742000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#742001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#742002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#743000
0TOP_Control_Clock
#744000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#744001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#745000
0TOP_Control_Clock
#746000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#746001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#747000
0TOP_Control_Clock
#748000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#748001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#749000
0TOP_Control_Clock
#750000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#750001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#750002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#751000
0TOP_Control_Clock
#752000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#752001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#753000
0TOP_Control_Clock
#754000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#754001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#754002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#755000
0TOP_Control_Clock
#756000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#756001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#756002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#757000
0TOP_Control_Clock
#758000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#758001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#759000
0TOP_Control_Clock
#760000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#760001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#761000
0TOP_Control_Clock
#762000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#762001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#763000
0TOP_Control_Clock
#764000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#764001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#765000
0TOP_Control_Clock
#766000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#766001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#766002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#767000
0TOP_Control_Clock
#768000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#768001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#769000
0TOP_Control_Clock
#770000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#770001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#771000
0TOP_Control_Clock
#772000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#772001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#773000
0TOP_Control_Clock
#774000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#774001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#775000
0TOP_Control_Clock
#776000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#776001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#777000
0TOP_Control_Clock
#778000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#778001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#779000
0TOP_Control_Clock
#780000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#780001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#781000
0TOP_Control_Clock
#782000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#782001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#782002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#783000
0TOP_Control_Clock
#784000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#784001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#785000
0TOP_Control_Clock
#786000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#786001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#787000
0TOP_Control_Clock
#788000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#788001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#789000
0TOP_Control_Clock
#790000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#790001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#790002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#791000
0TOP_Control_Clock
#792000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#792001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#793000
0TOP_Control_Clock
#794000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#794001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#794002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#795000
0TOP_Control_Clock
#796000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#796001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#796002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#797000
0TOP_Control_Clock
#798000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#798001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#799000
0TOP_Control_Clock
#800000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#800001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#801000
0TOP_Control_Clock
#802000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#802001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#803000
0TOP_Control_Clock
#804000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#804001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#805000
0TOP_Control_Clock
#806000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#806001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#806002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#807000
0TOP_Control_Clock
#808000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#808001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#809000
0TOP_Control_Clock
#810000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#810001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#811000
0TOP_Control_Clock
#812000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#812001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#813000
0TOP_Control_Clock
#814000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#814001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#815000
0TOP_Control_Clock
#816000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#816001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#817000
0TOP_Control_Clock
#818000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#818001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#819000
0TOP_Control_Clock
#820000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#820001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#821000
0TOP_Control_Clock
#822000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#822001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#822002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#823000
0TOP_Control_Clock
#824000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#824001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#825000
0TOP_Control_Clock
#826000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#826001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#827000
0TOP_Control_Clock
#828000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#828001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#829000
0TOP_Control_Clock
#830000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#830001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#830002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#831000
0TOP_Control_Clock
#832000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#832001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#833000
0TOP_Control_Clock
#834000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#834001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#834002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#835000
0TOP_Control_Clock
#836000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#836001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#836002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#837000
0TOP_Control_Clock
#838000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#838001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#839000
0TOP_Control_Clock
#840000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#840001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#841000
0TOP_Control_Clock
#842000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#842001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#843000
0TOP_Control_Clock
#844000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#844001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#845000
0TOP_Control_Clock
#846000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#846001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#846002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#847000
0TOP_Control_Clock
#848000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#848001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#849000
0TOP_Control_Clock
#850000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#850001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#851000
0TOP_Control_Clock
#852000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#852001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#853000
0TOP_Control_Clock
#854000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#854001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#855000
0TOP_Control_Clock
#856000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#856001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#857000
0TOP_Control_Clock
#858000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#858001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#859000
0TOP_Control_Clock
#860000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#860001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#861000
0TOP_Control_Clock
#862000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#862001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#862002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#863000
0TOP_Control_Clock
#864000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#864001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#865000
0TOP_Control_Clock
#866000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#866001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#867000
0TOP_Control_Clock
#868000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#868001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#869000
0TOP_Control_Clock
#870000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#870001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#870002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#871000
0TOP_Control_Clock
#872000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#872001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#873000
0TOP_Control_Clock
#874000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#874001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#874002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#875000
0TOP_Control_Clock
#876000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#876001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#876002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#877000
0TOP_Control_Clock
#878000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#878001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#879000
0TOP_Control_Clock
#880000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#880001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#881000
0TOP_Control_Clock
#882000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#882001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#883000
0TOP_Control_Clock
#884000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#884001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#885000
0TOP_Control_Clock
#886000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#886001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#886002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#887000
0TOP_Control_Clock
#888000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#888001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#889000
0TOP_Control_Clock
#890000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#890001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#891000
0TOP_Control_Clock
#892000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#892001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#893000
0TOP_Control_Clock
#894000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#894001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#895000
0TOP_Control_Clock
#896000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#896001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#897000
0TOP_Control_Clock
#898000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#898001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#899000
0TOP_Control_Clock
#900000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#900001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#901000
0TOP_Control_Clock
#902000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#902001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#902002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#903000
0TOP_Control_Clock
#904000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#904001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#905000
0TOP_Control_Clock
#906000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#906001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#907000
0TOP_Control_Clock
#908000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#908001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#909000
0TOP_Control_Clock
#910000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#910001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#910002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#911000
0TOP_Control_Clock
#912000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#912001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#913000
0TOP_Control_Clock
#914000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#914001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#914002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#915000
0TOP_Control_Clock
#916000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#916001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#916002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#917000
0TOP_Control_Clock
#918000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#918001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#919000
0TOP_Control_Clock
#920000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#920001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#921000
0TOP_Control_Clock
#922000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#922001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#923000
0TOP_Control_Clock
#924000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#924001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#925000
0TOP_Control_Clock
#926000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#926001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#926002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#927000
0TOP_Control_Clock
#928000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#928001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#929000
0TOP_Control_Clock
#930000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#930001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#930002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#931000
0TOP_Control_Clock
#932000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000110111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000110111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#932001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#933000
0TOP_Control_Clock
#934000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#934001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#935000
0TOP_Control_Clock
#936000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#936001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#937000
0TOP_Control_Clock
#938000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#938001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#938002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#939000
0TOP_Control_Clock
#940000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#940001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#941000
0TOP_Control_Clock
#942000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#942001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#943000
0TOP_Control_Clock
#944000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#944001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#945000
0TOP_Control_Clock
#946000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#946001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#947000
0TOP_Control_Clock
#948000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#948001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#949000
0TOP_Control_Clock
#950000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#950001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#951000
0TOP_Control_Clock
#952000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#952001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#953000
0TOP_Control_Clock
#954000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#954001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#954002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#955000
0TOP_Control_Clock
#956000
1TOP_Control_Clock
b00000000000000000000000000111000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#956001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000111000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000111000 TOP_UARTSim_Internals_internalAddressBits
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111000 TOP_CounterModule_Internals_internalAddressBits
#957000
0TOP_Control_Clock
#958000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#958001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#959000
0TOP_Control_Clock
#960000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#960001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#961000
0TOP_Control_Clock
#962000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#962001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#963000
0TOP_Control_Clock
#964000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#964001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#965000
0TOP_Control_Clock
#966000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#966001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#966002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#967000
0TOP_Control_Clock
#968000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#968001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#969000
0TOP_Control_Clock
#970000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#970001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#970002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#971000
0TOP_Control_Clock
#972000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#972001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#973000
0TOP_Control_Clock
#974000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#974001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#975000
0TOP_Control_Clock
#976000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#976001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#977000
0TOP_Control_Clock
#978000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#978001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#978002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#979000
0TOP_Control_Clock
#980000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#980001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#981000
0TOP_Control_Clock
#982000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#982001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011100 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001110001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#982002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#983000
0TOP_Control_Clock
#984000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#984001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#985000
0TOP_Control_Clock
#986000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#986001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#987000
0TOP_Control_Clock
#988000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#988001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#989000
0TOP_Control_Clock
#990000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#990001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#991000
0TOP_Control_Clock
#992000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#992001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#993000
0TOP_Control_Clock
#994000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#994001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#994002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#995000
0TOP_Control_Clock
#996000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#996001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#997000
0TOP_Control_Clock
#998000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#998001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#999000
0TOP_Control_Clock
#1000000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1000001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1001000
0TOP_Control_Clock
#1002000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1002001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#1003000
0TOP_Control_Clock
#1004000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1004001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1005000
0TOP_Control_Clock
#1006000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1006001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1007000
0TOP_Control_Clock
#1008000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1008001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#1009000
0TOP_Control_Clock
#1010000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#1010001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1010002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1011000
0TOP_Control_Clock
#1012000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1012001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#1013000
0TOP_Control_Clock
#1014000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#1014001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#1015000
0TOP_Control_Clock
#1016000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#1016001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#1017000
0TOP_Control_Clock
#1018000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#1018001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1018002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1019000
0TOP_Control_Clock
#1020000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1020001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#1021000
0TOP_Control_Clock
#1022000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#1022001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1022002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1023000
0TOP_Control_Clock
#1024000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1024001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1024002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1025000
0TOP_Control_Clock
#1026000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1026001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1027000
0TOP_Control_Clock
#1028000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1028001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1029000
0TOP_Control_Clock
#1030000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1030001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#1031000
0TOP_Control_Clock
#1032000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#1032001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1033000
0TOP_Control_Clock
#1034000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1034001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1034002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1035000
0TOP_Control_Clock
#1036000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1036001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#1037000
0TOP_Control_Clock
#1038000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#1038001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1039000
0TOP_Control_Clock
#1040000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1040001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1041000
0TOP_Control_Clock
#1042000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1042001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1043000
0TOP_Control_Clock
#1044000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1044001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1045000
0TOP_Control_Clock
#1046000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1046001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1047000
0TOP_Control_Clock
#1048000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1048001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1049000
0TOP_Control_Clock
#1050000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1050001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1050002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1051000
0TOP_Control_Clock
#1052000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1052001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1053000
0TOP_Control_Clock
#1054000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1054001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#1055000
0TOP_Control_Clock
#1056000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1056001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1057000
0TOP_Control_Clock
#1058000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1058001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1058002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1059000
0TOP_Control_Clock
#1060000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1060001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#1061000
0TOP_Control_Clock
#1062000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#1062001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1062002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1063000
0TOP_Control_Clock
#1064000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1064001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1064002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1065000
0TOP_Control_Clock
#1066000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#1066001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#1067000
0TOP_Control_Clock
#1068000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#1068001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1069000
0TOP_Control_Clock
#1070000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1070001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#1071000
0TOP_Control_Clock
#1072000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#1072001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1073000
0TOP_Control_Clock
#1074000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1074001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1074002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1075000
0TOP_Control_Clock
#1076000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1076001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#1077000
0TOP_Control_Clock
#1078000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#1078001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1079000
0TOP_Control_Clock
#1080000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1080001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1081000
0TOP_Control_Clock
#1082000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1082001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#1083000
0TOP_Control_Clock
#1084000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#1084001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#1085000
0TOP_Control_Clock
#1086000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#1086001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1087000
0TOP_Control_Clock
#1088000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1088001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#1089000
0TOP_Control_Clock
#1090000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#1090001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1090002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1091000
0TOP_Control_Clock
#1092000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1092001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1093000
0TOP_Control_Clock
#1094000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1094001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1095000
0TOP_Control_Clock
#1096000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1096001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1097000
0TOP_Control_Clock
#1098000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1098001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1098002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1099000
0TOP_Control_Clock
#1100000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1100001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1101000
0TOP_Control_Clock
#1102000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1102001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1102002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1103000
0TOP_Control_Clock
#1104000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1104001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1104002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1105000
0TOP_Control_Clock
#1106000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1106001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#1107000
0TOP_Control_Clock
#1108000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1108001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1109000
0TOP_Control_Clock
#1110000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1110001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1111000
0TOP_Control_Clock
#1112000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1112001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1113000
0TOP_Control_Clock
#1114000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1114001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1114002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1115000
0TOP_Control_Clock
#1116000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1116001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#1117000
0TOP_Control_Clock
#1118000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#1118001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1119000
0TOP_Control_Clock
#1120000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1120001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#1121000
0TOP_Control_Clock
#1122000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#1122001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1123000
0TOP_Control_Clock
#1124000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#1124001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1125000
0TOP_Control_Clock
#1126000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1126001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1127000
0TOP_Control_Clock
#1128000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1128001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1129000
0TOP_Control_Clock
#1130000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1130001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1130002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1131000
0TOP_Control_Clock
#1132000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1132001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1133000
0TOP_Control_Clock
#1134000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1134001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1135000
0TOP_Control_Clock
#1136000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1136001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1137000
0TOP_Control_Clock
#1138000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1138001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1138002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1139000
0TOP_Control_Clock
#1140000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1140001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1141000
0TOP_Control_Clock
#1142000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1142001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1142002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1143000
0TOP_Control_Clock
#1144000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1144001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1144002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1145000
0TOP_Control_Clock
#1146000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1146001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1147000
0TOP_Control_Clock
#1148000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1148001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1149000
0TOP_Control_Clock
#1150000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1150001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1151000
0TOP_Control_Clock
#1152000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1152001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1153000
0TOP_Control_Clock
#1154000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1154001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1154002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1155000
0TOP_Control_Clock
#1156000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1156001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1157000
0TOP_Control_Clock
#1158000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1158001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1159000
0TOP_Control_Clock
#1160000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1160001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1161000
0TOP_Control_Clock
#1162000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1162001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1163000
0TOP_Control_Clock
#1164000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1164001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1165000
0TOP_Control_Clock
#1166000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1166001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1167000
0TOP_Control_Clock
#1168000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1168001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1169000
0TOP_Control_Clock
#1170000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1170001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1170002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1171000
0TOP_Control_Clock
#1172000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1172001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1173000
0TOP_Control_Clock
#1174000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1174001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1175000
0TOP_Control_Clock
#1176000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1176001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1177000
0TOP_Control_Clock
#1178000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1178001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1178002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1179000
0TOP_Control_Clock
#1180000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1180001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1181000
0TOP_Control_Clock
#1182000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1182001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1182002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1183000
0TOP_Control_Clock
#1184000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001101111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp2
b01111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1184001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110010001 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1184002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#1185000
0TOP_Control_Clock
#1186000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1186001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1187000
0TOP_Control_Clock
#1188000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1188001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1189000
0TOP_Control_Clock
#1190000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1190001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1191000
0TOP_Control_Clock
#1192000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1192001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1193000
0TOP_Control_Clock
#1194000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1194001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1194002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1195000
0TOP_Control_Clock
#1196000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1196001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1197000
0TOP_Control_Clock
#1198000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1198001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1198002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1199000
0TOP_Control_Clock
#1200000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1200001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1201000
0TOP_Control_Clock
#1202000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1202001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1203000
0TOP_Control_Clock
#1204000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1204001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#1205000
0TOP_Control_Clock
#1206000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1206001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1206002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1207000
0TOP_Control_Clock
#1208000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1208001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#1209000
0TOP_Control_Clock
#1210000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#1210001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000001 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1211000
0TOP_Control_Clock
#1212000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1212001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1213000
0TOP_Control_Clock
#1214000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#1214001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#1215000
0TOP_Control_Clock
#1216000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#1216001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1217000
0TOP_Control_Clock
#1218000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1218001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1219000
0TOP_Control_Clock
#1220000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1220001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#1221000
0TOP_Control_Clock
#1222000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#1222001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1222002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1223000
0TOP_Control_Clock
#1224000
1TOP_Control_Clock
b00000000000000000000000000111001 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111001 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111001 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111001 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1224001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111001 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111001 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111001 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#1224002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#1225000
0TOP_Control_Clock
#1226000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000000100000 TOP_InstructionsRAM_Outputs_ReadValue
b0000000001101111010101110000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1226001
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#1227000
0TOP_Control_Clock
#1228000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#1228001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1229000
0TOP_Control_Clock
#1230000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1230001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000100000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#1231000
0TOP_Control_Clock
#1232000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000100000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#1232001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1233000
0TOP_Control_Clock
#1234000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1234001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1234002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1235000
0TOP_Control_Clock
#1236000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1236001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#1237000
0TOP_Control_Clock
#1238000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111001 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#1238001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1238002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1239000
0TOP_Control_Clock
#1240000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000100000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000100000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1240001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000100000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000100000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#1241000
0TOP_Control_Clock
#1242000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#1242001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1243000
0TOP_Control_Clock
#1244000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1244001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#1245000
0TOP_Control_Clock
#1246000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#1246001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1246002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1247000
0TOP_Control_Clock
#1248000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1248001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1249000
0TOP_Control_Clock
#1250000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1250001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000100010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000100010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000100010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000100010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000100010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1250002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1251000
0TOP_Control_Clock
#1252000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000110 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000011111110000000001000110011100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1252001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000000000110 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1252002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1253000
0TOP_Control_Clock
#1254000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1254001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1255000
0TOP_Control_Clock
#1256000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1256001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1257000
0TOP_Control_Clock
#1258000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1258001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1259000
0TOP_Control_Clock
#1260000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1260001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1261000
0TOP_Control_Clock
#1262000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1262001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1262002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1263000
0TOP_Control_Clock
#1264000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1264001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1265000
0TOP_Control_Clock
#1266000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1266001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1267000
0TOP_Control_Clock
#1268000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1268001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1269000
0TOP_Control_Clock
#1270000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1270001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#1271000
0TOP_Control_Clock
#1272000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1272001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1273000
0TOP_Control_Clock
#1274000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1274001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1275000
0TOP_Control_Clock
#1276000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1276001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#1277000
0TOP_Control_Clock
#1278000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#1278001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1278002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1279000
0TOP_Control_Clock
#1280000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1280001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#1281000
0TOP_Control_Clock
#1282000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#1282001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#1283000
0TOP_Control_Clock
#1284000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#1284001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#1285000
0TOP_Control_Clock
#1286000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#1286001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1286002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1287000
0TOP_Control_Clock
#1288000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1288001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#1289000
0TOP_Control_Clock
#1290000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#1290001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1290002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1291000
0TOP_Control_Clock
#1292000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1292001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1292002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1293000
0TOP_Control_Clock
#1294000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1294001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1295000
0TOP_Control_Clock
#1296000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1296001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1297000
0TOP_Control_Clock
#1298000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1298001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#1299000
0TOP_Control_Clock
#1300000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#1300001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1301000
0TOP_Control_Clock
#1302000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1302001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1302002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1303000
0TOP_Control_Clock
#1304000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1304001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#1305000
0TOP_Control_Clock
#1306000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#1306001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1307000
0TOP_Control_Clock
#1308000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1308001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1309000
0TOP_Control_Clock
#1310000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1310001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1311000
0TOP_Control_Clock
#1312000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1312001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1313000
0TOP_Control_Clock
#1314000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1314001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1315000
0TOP_Control_Clock
#1316000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1316001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1317000
0TOP_Control_Clock
#1318000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1318001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1318002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1319000
0TOP_Control_Clock
#1320000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1320001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1321000
0TOP_Control_Clock
#1322000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1322001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#1323000
0TOP_Control_Clock
#1324000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1324001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1325000
0TOP_Control_Clock
#1326000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1326001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1326002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1327000
0TOP_Control_Clock
#1328000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1328001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#1329000
0TOP_Control_Clock
#1330000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#1330001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1330002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1331000
0TOP_Control_Clock
#1332000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1332001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1332002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1333000
0TOP_Control_Clock
#1334000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#1334001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#1335000
0TOP_Control_Clock
#1336000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#1336001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1337000
0TOP_Control_Clock
#1338000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1338001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#1339000
0TOP_Control_Clock
#1340000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#1340001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1341000
0TOP_Control_Clock
#1342000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1342001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1342002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1343000
0TOP_Control_Clock
#1344000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1344001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#1345000
0TOP_Control_Clock
#1346000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#1346001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1347000
0TOP_Control_Clock
#1348000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1348001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1349000
0TOP_Control_Clock
#1350000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1350001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#1351000
0TOP_Control_Clock
#1352000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#1352001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#1353000
0TOP_Control_Clock
#1354000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#1354001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1355000
0TOP_Control_Clock
#1356000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1356001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#1357000
0TOP_Control_Clock
#1358000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#1358001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1358002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1359000
0TOP_Control_Clock
#1360000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1360001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1361000
0TOP_Control_Clock
#1362000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1362001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1363000
0TOP_Control_Clock
#1364000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1364001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1365000
0TOP_Control_Clock
#1366000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1366001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1366002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1367000
0TOP_Control_Clock
#1368000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1368001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1369000
0TOP_Control_Clock
#1370000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1370001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1370002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1371000
0TOP_Control_Clock
#1372000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1372001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1372002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1373000
0TOP_Control_Clock
#1374000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1374001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#1375000
0TOP_Control_Clock
#1376000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1376001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1377000
0TOP_Control_Clock
#1378000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1378001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1379000
0TOP_Control_Clock
#1380000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1380001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1381000
0TOP_Control_Clock
#1382000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1382001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1382002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1383000
0TOP_Control_Clock
#1384000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1384001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#1385000
0TOP_Control_Clock
#1386000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#1386001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1387000
0TOP_Control_Clock
#1388000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1388001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#1389000
0TOP_Control_Clock
#1390000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#1390001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1391000
0TOP_Control_Clock
#1392000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#1392001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1393000
0TOP_Control_Clock
#1394000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1394001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1395000
0TOP_Control_Clock
#1396000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1396001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1397000
0TOP_Control_Clock
#1398000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1398001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1398002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1399000
0TOP_Control_Clock
#1400000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1400001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1401000
0TOP_Control_Clock
#1402000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1402001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1403000
0TOP_Control_Clock
#1404000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1404001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1405000
0TOP_Control_Clock
#1406000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1406001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1406002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1407000
0TOP_Control_Clock
#1408000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1408001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1409000
0TOP_Control_Clock
#1410000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1410001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1410002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1411000
0TOP_Control_Clock
#1412000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1412001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1412002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1413000
0TOP_Control_Clock
#1414000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1414001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1415000
0TOP_Control_Clock
#1416000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1416001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1417000
0TOP_Control_Clock
#1418000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1418001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1419000
0TOP_Control_Clock
#1420000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1420001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1421000
0TOP_Control_Clock
#1422000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1422001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1422002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1423000
0TOP_Control_Clock
#1424000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1424001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1425000
0TOP_Control_Clock
#1426000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1426001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1427000
0TOP_Control_Clock
#1428000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1428001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1429000
0TOP_Control_Clock
#1430000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1430001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1431000
0TOP_Control_Clock
#1432000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1432001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1433000
0TOP_Control_Clock
#1434000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1434001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1435000
0TOP_Control_Clock
#1436000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1436001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1437000
0TOP_Control_Clock
#1438000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1438001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1438002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1439000
0TOP_Control_Clock
#1440000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1440001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1441000
0TOP_Control_Clock
#1442000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1442001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1443000
0TOP_Control_Clock
#1444000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1444001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1445000
0TOP_Control_Clock
#1446000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1446001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1446002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1447000
0TOP_Control_Clock
#1448000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1448001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1449000
0TOP_Control_Clock
#1450000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1450001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1450002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1451000
0TOP_Control_Clock
#1452000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000100000 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000100000 TOP_CPU_Internals_ALUOp2
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000100000 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1452001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op2
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111100000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000100000 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111100000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1452002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#1453000
0TOP_Control_Clock
#1454000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1454001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1455000
0TOP_Control_Clock
#1456000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1456001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1457000
0TOP_Control_Clock
#1458000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1458001
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1459000
0TOP_Control_Clock
#1460000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1460001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1461000
0TOP_Control_Clock
#1462000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1462001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1462002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1463000
0TOP_Control_Clock
#1464000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1464001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1465000
0TOP_Control_Clock
#1466000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1466001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1466002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1467000
0TOP_Control_Clock
#1468000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111001 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1468001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1469000
0TOP_Control_Clock
#1470000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1470001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1471000
0TOP_Control_Clock
#1472000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1472001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#1473000
0TOP_Control_Clock
#1474000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1474001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1474002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1475000
0TOP_Control_Clock
#1476000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1476001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#1477000
0TOP_Control_Clock
#1478000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#1478001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1479000
0TOP_Control_Clock
#1480000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1480001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1481000
0TOP_Control_Clock
#1482000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#1482001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#1483000
0TOP_Control_Clock
#1484000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#1484001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1485000
0TOP_Control_Clock
#1486000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1486001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1487000
0TOP_Control_Clock
#1488000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1488001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#1489000
0TOP_Control_Clock
#1490000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#1490001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1490002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1491000
0TOP_Control_Clock
#1492000
1TOP_Control_Clock
b00000000000000000000000000111010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111010 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111010 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1492001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111010 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111010 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1492002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#1493000
0TOP_Control_Clock
#1494000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001010111 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000001101111000000000010000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1494001
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#1495000
0TOP_Control_Clock
#1496000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#1496001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1497000
0TOP_Control_Clock
#1498000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1498001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001010111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#1499000
0TOP_Control_Clock
#1500000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001010111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#1500001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001010111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1501000
0TOP_Control_Clock
#1502000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1502001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1502002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1503000
0TOP_Control_Clock
#1504000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1504001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#1505000
0TOP_Control_Clock
#1506000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#1506001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1506002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1507000
0TOP_Control_Clock
#1508000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001010111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001010111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1508001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001010111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001010111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#1509000
0TOP_Control_Clock
#1510000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#1510001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1511000
0TOP_Control_Clock
#1512000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1512001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#1513000
0TOP_Control_Clock
#1514000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#1514001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1514002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1515000
0TOP_Control_Clock
#1516000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1516001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1517000
0TOP_Control_Clock
#1518000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1518001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001011001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001011001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001011001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001011001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001011001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000010110 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001011001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001011001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001011001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001011001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1518002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1519000
0TOP_Control_Clock
#1520000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1520001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1521000
0TOP_Control_Clock
#1522000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1522001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1523000
0TOP_Control_Clock
#1524000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1524001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1525000
0TOP_Control_Clock
#1526000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1526001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1527000
0TOP_Control_Clock
#1528000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1528001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1529000
0TOP_Control_Clock
#1530000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1530001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1530002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1531000
0TOP_Control_Clock
#1532000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1532001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1533000
0TOP_Control_Clock
#1534000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1534001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1535000
0TOP_Control_Clock
#1536000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1536001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1537000
0TOP_Control_Clock
#1538000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1538001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#1539000
0TOP_Control_Clock
#1540000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1540001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1541000
0TOP_Control_Clock
#1542000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1542001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1543000
0TOP_Control_Clock
#1544000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1544001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#1545000
0TOP_Control_Clock
#1546000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#1546001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1546002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1547000
0TOP_Control_Clock
#1548000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1548001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#1549000
0TOP_Control_Clock
#1550000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#1550001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#1551000
0TOP_Control_Clock
#1552000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#1552001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#1553000
0TOP_Control_Clock
#1554000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#1554001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1554002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1555000
0TOP_Control_Clock
#1556000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1556001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#1557000
0TOP_Control_Clock
#1558000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#1558001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1558002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1559000
0TOP_Control_Clock
#1560000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1560001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1560002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1561000
0TOP_Control_Clock
#1562000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1562001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1563000
0TOP_Control_Clock
#1564000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1564001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1565000
0TOP_Control_Clock
#1566000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1566001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#1567000
0TOP_Control_Clock
#1568000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#1568001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1569000
0TOP_Control_Clock
#1570000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1570001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1570002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1571000
0TOP_Control_Clock
#1572000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1572001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#1573000
0TOP_Control_Clock
#1574000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#1574001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1575000
0TOP_Control_Clock
#1576000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1576001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1577000
0TOP_Control_Clock
#1578000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1578001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1579000
0TOP_Control_Clock
#1580000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1580001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1581000
0TOP_Control_Clock
#1582000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1582001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1583000
0TOP_Control_Clock
#1584000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1584001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1585000
0TOP_Control_Clock
#1586000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1586001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1586002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1587000
0TOP_Control_Clock
#1588000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1588001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1589000
0TOP_Control_Clock
#1590000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1590001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#1591000
0TOP_Control_Clock
#1592000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1592001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1593000
0TOP_Control_Clock
#1594000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1594001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1594002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1595000
0TOP_Control_Clock
#1596000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1596001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#1597000
0TOP_Control_Clock
#1598000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#1598001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1598002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1599000
0TOP_Control_Clock
#1600000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1600001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1600002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1601000
0TOP_Control_Clock
#1602000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#1602001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#1603000
0TOP_Control_Clock
#1604000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#1604001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1605000
0TOP_Control_Clock
#1606000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1606001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#1607000
0TOP_Control_Clock
#1608000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#1608001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1609000
0TOP_Control_Clock
#1610000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1610001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1610002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1611000
0TOP_Control_Clock
#1612000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1612001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#1613000
0TOP_Control_Clock
#1614000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#1614001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1615000
0TOP_Control_Clock
#1616000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1616001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1617000
0TOP_Control_Clock
#1618000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1618001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#1619000
0TOP_Control_Clock
#1620000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#1620001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#1621000
0TOP_Control_Clock
#1622000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#1622001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1623000
0TOP_Control_Clock
#1624000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1624001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#1625000
0TOP_Control_Clock
#1626000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#1626001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1626002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1627000
0TOP_Control_Clock
#1628000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1628001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1629000
0TOP_Control_Clock
#1630000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1630001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1631000
0TOP_Control_Clock
#1632000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1632001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1633000
0TOP_Control_Clock
#1634000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1634001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1634002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1635000
0TOP_Control_Clock
#1636000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1636001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1637000
0TOP_Control_Clock
#1638000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1638001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1638002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1639000
0TOP_Control_Clock
#1640000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1640001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1640002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1641000
0TOP_Control_Clock
#1642000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1642001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#1643000
0TOP_Control_Clock
#1644000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1644001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1645000
0TOP_Control_Clock
#1646000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1646001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1647000
0TOP_Control_Clock
#1648000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1648001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1649000
0TOP_Control_Clock
#1650000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1650001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1650002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1651000
0TOP_Control_Clock
#1652000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1652001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#1653000
0TOP_Control_Clock
#1654000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#1654001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1655000
0TOP_Control_Clock
#1656000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1656001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#1657000
0TOP_Control_Clock
#1658000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#1658001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1659000
0TOP_Control_Clock
#1660000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#1660001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1661000
0TOP_Control_Clock
#1662000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1662001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1663000
0TOP_Control_Clock
#1664000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1664001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1665000
0TOP_Control_Clock
#1666000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1666001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1666002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1667000
0TOP_Control_Clock
#1668000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1668001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1669000
0TOP_Control_Clock
#1670000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1670001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1671000
0TOP_Control_Clock
#1672000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1672001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1673000
0TOP_Control_Clock
#1674000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1674001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1674002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1675000
0TOP_Control_Clock
#1676000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1676001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1677000
0TOP_Control_Clock
#1678000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1678001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1678002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1679000
0TOP_Control_Clock
#1680000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1680001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1680002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1681000
0TOP_Control_Clock
#1682000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1682001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1683000
0TOP_Control_Clock
#1684000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1684001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1685000
0TOP_Control_Clock
#1686000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1686001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1687000
0TOP_Control_Clock
#1688000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1688001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1689000
0TOP_Control_Clock
#1690000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1690001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1690002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1691000
0TOP_Control_Clock
#1692000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1692001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1693000
0TOP_Control_Clock
#1694000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1694001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1695000
0TOP_Control_Clock
#1696000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1696001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1697000
0TOP_Control_Clock
#1698000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1698001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1699000
0TOP_Control_Clock
#1700000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1700001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1701000
0TOP_Control_Clock
#1702000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1702001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1703000
0TOP_Control_Clock
#1704000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1704001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1705000
0TOP_Control_Clock
#1706000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1706001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1706002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1707000
0TOP_Control_Clock
#1708000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1708001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1709000
0TOP_Control_Clock
#1710000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1710001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1711000
0TOP_Control_Clock
#1712000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1712001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1713000
0TOP_Control_Clock
#1714000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1714001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1714002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1715000
0TOP_Control_Clock
#1716000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1716001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1717000
0TOP_Control_Clock
#1718000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1718001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1718002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1719000
0TOP_Control_Clock
#1720000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001010111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001010111 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001010111 TOP_CPU_Internals_ALUOp2
b10111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001010111 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1720001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000000100000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op2
b10111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110101001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000100100000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111111111100100000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001010111 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110101001 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001010111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001010111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001010111 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001010111 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1720002
b00000000000000100000000000100000 TOP_CPU_Inputs_MemReadData
#1721000
0TOP_Control_Clock
#1722000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1722001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1723000
0TOP_Control_Clock
#1724000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1724001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1725000
0TOP_Control_Clock
#1726000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1726001
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1727000
0TOP_Control_Clock
#1728000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1728001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1729000
0TOP_Control_Clock
#1730000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1730001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001010111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1730002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1731000
0TOP_Control_Clock
#1732000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1732001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1733000
0TOP_Control_Clock
#1734000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1734001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1734002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1735000
0TOP_Control_Clock
#1736000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1736001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1737000
0TOP_Control_Clock
#1738000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1738001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111011 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1739000
0TOP_Control_Clock
#1740000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111011 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1740001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#1741000
0TOP_Control_Clock
#1742000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1742001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1742002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1743000
0TOP_Control_Clock
#1744000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1744001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110110 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#1745000
0TOP_Control_Clock
#1746000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#1746001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000011 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1747000
0TOP_Control_Clock
#1748000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1748001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1749000
0TOP_Control_Clock
#1750000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#1750001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#1751000
0TOP_Control_Clock
#1752000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#1752001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1753000
0TOP_Control_Clock
#1754000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1754001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1755000
0TOP_Control_Clock
#1756000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1756001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#1757000
0TOP_Control_Clock
#1758000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#1758001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1758002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1759000
0TOP_Control_Clock
#1760000
1TOP_Control_Clock
b00000000000000000000000000111011 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111011 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111011 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1760001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111011 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111011 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111011 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#1760002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#1761000
0TOP_Control_Clock
#1762000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000010101110010000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1762001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#1763000
0TOP_Control_Clock
#1764000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#1764001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1765000
0TOP_Control_Clock
#1766000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1766001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#1767000
0TOP_Control_Clock
#1768000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#1768001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1769000
0TOP_Control_Clock
#1770000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1770001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1770002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1771000
0TOP_Control_Clock
#1772000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1772001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#1773000
0TOP_Control_Clock
#1774000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111011 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111011 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111011 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#1774001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1774002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1775000
0TOP_Control_Clock
#1776000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1776001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#1777000
0TOP_Control_Clock
#1778000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#1778001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1779000
0TOP_Control_Clock
#1780000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1780001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#1781000
0TOP_Control_Clock
#1782000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#1782001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1782002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1783000
0TOP_Control_Clock
#1784000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1784001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1785000
0TOP_Control_Clock
#1786000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1786001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011100 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001110001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1786002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1787000
0TOP_Control_Clock
#1788000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1788001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1789000
0TOP_Control_Clock
#1790000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1790001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1791000
0TOP_Control_Clock
#1792000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1792001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1793000
0TOP_Control_Clock
#1794000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1794001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1795000
0TOP_Control_Clock
#1796000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1796001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1797000
0TOP_Control_Clock
#1798000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1798001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1798002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1799000
0TOP_Control_Clock
#1800000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1800001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1801000
0TOP_Control_Clock
#1802000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1802001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1803000
0TOP_Control_Clock
#1804000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1804001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1805000
0TOP_Control_Clock
#1806000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1806001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#1807000
0TOP_Control_Clock
#1808000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1808001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1809000
0TOP_Control_Clock
#1810000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1810001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1811000
0TOP_Control_Clock
#1812000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1812001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#1813000
0TOP_Control_Clock
#1814000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#1814001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1814002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1815000
0TOP_Control_Clock
#1816000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1816001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#1817000
0TOP_Control_Clock
#1818000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#1818001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#1819000
0TOP_Control_Clock
#1820000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#1820001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#1821000
0TOP_Control_Clock
#1822000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#1822001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1822002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1823000
0TOP_Control_Clock
#1824000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1824001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#1825000
0TOP_Control_Clock
#1826000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#1826001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1826002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1827000
0TOP_Control_Clock
#1828000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1828001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1828002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1829000
0TOP_Control_Clock
#1830000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1830001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1831000
0TOP_Control_Clock
#1832000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1832001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1833000
0TOP_Control_Clock
#1834000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1834001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#1835000
0TOP_Control_Clock
#1836000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#1836001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1837000
0TOP_Control_Clock
#1838000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1838001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1838002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1839000
0TOP_Control_Clock
#1840000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1840001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#1841000
0TOP_Control_Clock
#1842000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#1842001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1843000
0TOP_Control_Clock
#1844000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1844001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1845000
0TOP_Control_Clock
#1846000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1846001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1847000
0TOP_Control_Clock
#1848000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1848001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1849000
0TOP_Control_Clock
#1850000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1850001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1851000
0TOP_Control_Clock
#1852000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1852001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1853000
0TOP_Control_Clock
#1854000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1854001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1854002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1855000
0TOP_Control_Clock
#1856000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1856001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1857000
0TOP_Control_Clock
#1858000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1858001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#1859000
0TOP_Control_Clock
#1860000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1860001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1861000
0TOP_Control_Clock
#1862000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1862001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1862002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1863000
0TOP_Control_Clock
#1864000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1864001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#1865000
0TOP_Control_Clock
#1866000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#1866001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1866002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1867000
0TOP_Control_Clock
#1868000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1868001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1868002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1869000
0TOP_Control_Clock
#1870000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#1870001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#1871000
0TOP_Control_Clock
#1872000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#1872001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1873000
0TOP_Control_Clock
#1874000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1874001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#1875000
0TOP_Control_Clock
#1876000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#1876001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1877000
0TOP_Control_Clock
#1878000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1878001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1878002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1879000
0TOP_Control_Clock
#1880000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1880001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#1881000
0TOP_Control_Clock
#1882000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#1882001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1883000
0TOP_Control_Clock
#1884000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1884001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1885000
0TOP_Control_Clock
#1886000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1886001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#1887000
0TOP_Control_Clock
#1888000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#1888001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#1889000
0TOP_Control_Clock
#1890000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#1890001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1891000
0TOP_Control_Clock
#1892000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1892001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#1893000
0TOP_Control_Clock
#1894000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#1894001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1894002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1895000
0TOP_Control_Clock
#1896000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1896001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1897000
0TOP_Control_Clock
#1898000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1898001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1899000
0TOP_Control_Clock
#1900000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1900001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1901000
0TOP_Control_Clock
#1902000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1902001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1902002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1903000
0TOP_Control_Clock
#1904000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1904001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1905000
0TOP_Control_Clock
#1906000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1906001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1906002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1907000
0TOP_Control_Clock
#1908000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1908001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1908002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1909000
0TOP_Control_Clock
#1910000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1910001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#1911000
0TOP_Control_Clock
#1912000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1912001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1913000
0TOP_Control_Clock
#1914000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1914001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1915000
0TOP_Control_Clock
#1916000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1916001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1917000
0TOP_Control_Clock
#1918000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1918001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1918002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1919000
0TOP_Control_Clock
#1920000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1920001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#1921000
0TOP_Control_Clock
#1922000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#1922001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1923000
0TOP_Control_Clock
#1924000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1924001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#1925000
0TOP_Control_Clock
#1926000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#1926001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1927000
0TOP_Control_Clock
#1928000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#1928001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1929000
0TOP_Control_Clock
#1930000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1930001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1931000
0TOP_Control_Clock
#1932000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1932001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1933000
0TOP_Control_Clock
#1934000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1934001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1934002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1935000
0TOP_Control_Clock
#1936000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1936001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1937000
0TOP_Control_Clock
#1938000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1938001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1939000
0TOP_Control_Clock
#1940000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1940001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1941000
0TOP_Control_Clock
#1942000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1942001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1942002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1943000
0TOP_Control_Clock
#1944000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1944001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1945000
0TOP_Control_Clock
#1946000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1946001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1946002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1947000
0TOP_Control_Clock
#1948000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1948001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1948002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1949000
0TOP_Control_Clock
#1950000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1950001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1951000
0TOP_Control_Clock
#1952000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1952001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1953000
0TOP_Control_Clock
#1954000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1954001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1955000
0TOP_Control_Clock
#1956000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1956001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1957000
0TOP_Control_Clock
#1958000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1958001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1958002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1959000
0TOP_Control_Clock
#1960000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1960001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1961000
0TOP_Control_Clock
#1962000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1962001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1963000
0TOP_Control_Clock
#1964000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1964001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1965000
0TOP_Control_Clock
#1966000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1966001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1967000
0TOP_Control_Clock
#1968000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1968001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1969000
0TOP_Control_Clock
#1970000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1970001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1971000
0TOP_Control_Clock
#1972000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1972001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1973000
0TOP_Control_Clock
#1974000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1974001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1974002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1975000
0TOP_Control_Clock
#1976000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1976001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1977000
0TOP_Control_Clock
#1978000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1978001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1979000
0TOP_Control_Clock
#1980000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1980001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1981000
0TOP_Control_Clock
#1982000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1982001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1982002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1983000
0TOP_Control_Clock
#1984000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1984001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1985000
0TOP_Control_Clock
#1986000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1986001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1986002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1987000
0TOP_Control_Clock
#1988000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001101111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp2
b01111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1988001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001010111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110010001 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1988002
b00000000000000100000000001010111 TOP_CPU_Inputs_MemReadData
#1989000
0TOP_Control_Clock
#1990000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1990001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1991000
0TOP_Control_Clock
#1992000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1992001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1993000
0TOP_Control_Clock
#1994000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1994001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1995000
0TOP_Control_Clock
#1996000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1996001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1997000
0TOP_Control_Clock
#1998000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1998001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1998002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1999000
0TOP_Control_Clock
#2000000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2000001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2001000
0TOP_Control_Clock
#2002000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2002001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2002002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2003000
0TOP_Control_Clock
#2004000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111011 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2004001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2005000
0TOP_Control_Clock
#2006000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2006001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2007000
0TOP_Control_Clock
#2008000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2008001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#2009000
0TOP_Control_Clock
#2010000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2010001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2010002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2011000
0TOP_Control_Clock
#2012000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2012001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#2013000
0TOP_Control_Clock
#2014000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#2014001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2015000
0TOP_Control_Clock
#2016000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2016001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2017000
0TOP_Control_Clock
#2018000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#2018001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#2019000
0TOP_Control_Clock
#2020000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#2020001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2021000
0TOP_Control_Clock
#2022000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2022001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2023000
0TOP_Control_Clock
#2024000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2024001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#2025000
0TOP_Control_Clock
#2026000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#2026001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2026002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2027000
0TOP_Control_Clock
#2028000
1TOP_Control_Clock
b00000000000000000000000000111100 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2028001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111100 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000111100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111100 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000111100 TOP_UARTSim_Internals_internalAddressBits
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111100 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111100 TOP_CounterModule_Internals_internalAddressBits
#2029000
0TOP_Control_Clock
#2030000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001110010 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2030001
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#2031000
0TOP_Control_Clock
#2032000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#2032001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2033000
0TOP_Control_Clock
#2034000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2034001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001110010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#2035000
0TOP_Control_Clock
#2036000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001110010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#2036001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001110010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2037000
0TOP_Control_Clock
#2038000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2038001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2038002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2039000
0TOP_Control_Clock
#2040000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2040001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#2041000
0TOP_Control_Clock
#2042000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111100 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#2042001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2042002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2043000
0TOP_Control_Clock
#2044000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001110010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001110010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2044001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001110010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001110010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#2045000
0TOP_Control_Clock
#2046000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#2046001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2047000
0TOP_Control_Clock
#2048000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2048001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#2049000
0TOP_Control_Clock
#2050000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#2050001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2050002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2051000
0TOP_Control_Clock
#2052000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2052001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2053000
0TOP_Control_Clock
#2054000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2054001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110100 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000011101 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000001001100100011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001110100 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110100 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2054002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2055000
0TOP_Control_Clock
#2056000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2056001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2057000
0TOP_Control_Clock
#2058000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2058001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2059000
0TOP_Control_Clock
#2060000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2060001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2061000
0TOP_Control_Clock
#2062000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2062001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2063000
0TOP_Control_Clock
#2064000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2064001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2065000
0TOP_Control_Clock
#2066000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2066001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2066002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2067000
0TOP_Control_Clock
#2068000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2068001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2069000
0TOP_Control_Clock
#2070000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2070001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2071000
0TOP_Control_Clock
#2072000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2072001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2073000
0TOP_Control_Clock
#2074000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2074001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#2075000
0TOP_Control_Clock
#2076000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2076001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2077000
0TOP_Control_Clock
#2078000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2078001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2079000
0TOP_Control_Clock
#2080000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2080001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#2081000
0TOP_Control_Clock
#2082000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#2082001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2082002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2083000
0TOP_Control_Clock
#2084000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2084001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#2085000
0TOP_Control_Clock
#2086000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#2086001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#2087000
0TOP_Control_Clock
#2088000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#2088001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#2089000
0TOP_Control_Clock
#2090000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#2090001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2090002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2091000
0TOP_Control_Clock
#2092000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2092001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#2093000
0TOP_Control_Clock
#2094000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#2094001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2094002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2095000
0TOP_Control_Clock
#2096000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2096001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2096002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2097000
0TOP_Control_Clock
#2098000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2098001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2099000
0TOP_Control_Clock
#2100000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2100001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2101000
0TOP_Control_Clock
#2102000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2102001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#2103000
0TOP_Control_Clock
#2104000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#2104001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2105000
0TOP_Control_Clock
#2106000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2106001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2107000
0TOP_Control_Clock
#2108000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2108001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#2109000
0TOP_Control_Clock
#2110000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#2110001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2111000
0TOP_Control_Clock
#2112000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2112001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2113000
0TOP_Control_Clock
#2114000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2114001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2115000
0TOP_Control_Clock
#2116000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2116001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2117000
0TOP_Control_Clock
#2118000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2118001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2119000
0TOP_Control_Clock
#2120000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2120001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2121000
0TOP_Control_Clock
#2122000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2122001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2122002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2123000
0TOP_Control_Clock
#2124000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2124001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2125000
0TOP_Control_Clock
#2126000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2126001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#2127000
0TOP_Control_Clock
#2128000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2128001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2129000
0TOP_Control_Clock
#2130000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2130001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2130002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2131000
0TOP_Control_Clock
#2132000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2132001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#2133000
0TOP_Control_Clock
#2134000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#2134001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2134002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2135000
0TOP_Control_Clock
#2136000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2136001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2136002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2137000
0TOP_Control_Clock
#2138000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#2138001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#2139000
0TOP_Control_Clock
#2140000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#2140001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2141000
0TOP_Control_Clock
#2142000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2142001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#2143000
0TOP_Control_Clock
#2144000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#2144001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2145000
0TOP_Control_Clock
#2146000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2146001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2146002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2147000
0TOP_Control_Clock
#2148000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2148001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#2149000
0TOP_Control_Clock
#2150000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#2150001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2151000
0TOP_Control_Clock
#2152000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2152001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2153000
0TOP_Control_Clock
#2154000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2154001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#2155000
0TOP_Control_Clock
#2156000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#2156001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#2157000
0TOP_Control_Clock
#2158000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#2158001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2159000
0TOP_Control_Clock
#2160000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2160001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#2161000
0TOP_Control_Clock
#2162000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#2162001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2162002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2163000
0TOP_Control_Clock
#2164000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2164001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2165000
0TOP_Control_Clock
#2166000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2166001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2167000
0TOP_Control_Clock
#2168000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2168001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2169000
0TOP_Control_Clock
#2170000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2170001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2170002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2171000
0TOP_Control_Clock
#2172000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2172001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2173000
0TOP_Control_Clock
#2174000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2174001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2174002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2175000
0TOP_Control_Clock
#2176000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2176001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2176002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2177000
0TOP_Control_Clock
#2178000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2178001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#2179000
0TOP_Control_Clock
#2180000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2180001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2181000
0TOP_Control_Clock
#2182000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2182001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2183000
0TOP_Control_Clock
#2184000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2184001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2185000
0TOP_Control_Clock
#2186000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2186001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2186002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2187000
0TOP_Control_Clock
#2188000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2188001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#2189000
0TOP_Control_Clock
#2190000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#2190001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2191000
0TOP_Control_Clock
#2192000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2192001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#2193000
0TOP_Control_Clock
#2194000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#2194001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2195000
0TOP_Control_Clock
#2196000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#2196001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2197000
0TOP_Control_Clock
#2198000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2198001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2199000
0TOP_Control_Clock
#2200000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2200001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2201000
0TOP_Control_Clock
#2202000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2202001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2202002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2203000
0TOP_Control_Clock
#2204000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2204001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2205000
0TOP_Control_Clock
#2206000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2206001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2207000
0TOP_Control_Clock
#2208000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2208001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2209000
0TOP_Control_Clock
#2210000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2210001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2210002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2211000
0TOP_Control_Clock
#2212000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2212001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2213000
0TOP_Control_Clock
#2214000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2214001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2214002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2215000
0TOP_Control_Clock
#2216000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2216001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2216002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2217000
0TOP_Control_Clock
#2218000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2218001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2219000
0TOP_Control_Clock
#2220000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2220001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2221000
0TOP_Control_Clock
#2222000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2222001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2223000
0TOP_Control_Clock
#2224000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2224001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2225000
0TOP_Control_Clock
#2226000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2226001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2226002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2227000
0TOP_Control_Clock
#2228000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2228001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2229000
0TOP_Control_Clock
#2230000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2230001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2231000
0TOP_Control_Clock
#2232000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2232001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2233000
0TOP_Control_Clock
#2234000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2234001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2235000
0TOP_Control_Clock
#2236000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2236001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2237000
0TOP_Control_Clock
#2238000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2238001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2239000
0TOP_Control_Clock
#2240000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2240001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2241000
0TOP_Control_Clock
#2242000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2242001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2242002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2243000
0TOP_Control_Clock
#2244000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2244001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2245000
0TOP_Control_Clock
#2246000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2246001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2247000
0TOP_Control_Clock
#2248000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2248001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2249000
0TOP_Control_Clock
#2250000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2250001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2250002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2251000
0TOP_Control_Clock
#2252000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2252001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2253000
0TOP_Control_Clock
#2254000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2254001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2254002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2255000
0TOP_Control_Clock
#2256000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001110010 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001110010 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001110010 TOP_CPU_Internals_ALUOp2
b10010 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001110010 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2256001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op2
b10010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110001110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000010010000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111110010000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001110010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110001110 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001110010 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001110010 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001110010 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001110010 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2256002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#2257000
0TOP_Control_Clock
#2258000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2258001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2259000
0TOP_Control_Clock
#2260000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2260001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2261000
0TOP_Control_Clock
#2262000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2262001
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2263000
0TOP_Control_Clock
#2264000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2264001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2265000
0TOP_Control_Clock
#2266000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2266001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2266002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2267000
0TOP_Control_Clock
#2268000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2268001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2269000
0TOP_Control_Clock
#2270000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2270001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2270002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2271000
0TOP_Control_Clock
#2272000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2272001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2273000
0TOP_Control_Clock
#2274000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2274001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2275000
0TOP_Control_Clock
#2276000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2276001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#2277000
0TOP_Control_Clock
#2278000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2278001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2278002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2279000
0TOP_Control_Clock
#2280000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2280001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111010 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#2281000
0TOP_Control_Clock
#2282000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#2282001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2283000
0TOP_Control_Clock
#2284000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2284001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2285000
0TOP_Control_Clock
#2286000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#2286001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#2287000
0TOP_Control_Clock
#2288000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#2288001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2289000
0TOP_Control_Clock
#2290000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2290001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2291000
0TOP_Control_Clock
#2292000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2292001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#2293000
0TOP_Control_Clock
#2294000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#2294001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2294002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2295000
0TOP_Control_Clock
#2296000
1TOP_Control_Clock
b00000000000000000000000000111101 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111101 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111101 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2296001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111101 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111101 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111101 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111101 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#2296002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#2297000
0TOP_Control_Clock
#2298000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b0000000000001010011001000000000001110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2298001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#2299000
0TOP_Control_Clock
#2300000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#2300001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2301000
0TOP_Control_Clock
#2302000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2302001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#2303000
0TOP_Control_Clock
#2304000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#2304001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2305000
0TOP_Control_Clock
#2306000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2306001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2306002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2307000
0TOP_Control_Clock
#2308000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2308001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#2309000
0TOP_Control_Clock
#2310000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111101 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111101 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111101 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#2310001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2310002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2311000
0TOP_Control_Clock
#2312000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2312001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#2313000
0TOP_Control_Clock
#2314000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#2314001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2315000
0TOP_Control_Clock
#2316000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2316001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#2317000
0TOP_Control_Clock
#2318000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#2318001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2318002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2319000
0TOP_Control_Clock
#2320000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2320001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2321000
0TOP_Control_Clock
#2322000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2322001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2322002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2323000
0TOP_Control_Clock
#2324000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2324001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2325000
0TOP_Control_Clock
#2326000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2326001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2327000
0TOP_Control_Clock
#2328000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2328001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2329000
0TOP_Control_Clock
#2330000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2330001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2331000
0TOP_Control_Clock
#2332000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2332001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2333000
0TOP_Control_Clock
#2334000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2334001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2334002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2335000
0TOP_Control_Clock
#2336000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2336001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2337000
0TOP_Control_Clock
#2338000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2338001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2339000
0TOP_Control_Clock
#2340000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2340001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2341000
0TOP_Control_Clock
#2342000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2342001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#2343000
0TOP_Control_Clock
#2344000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2344001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2345000
0TOP_Control_Clock
#2346000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2346001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2347000
0TOP_Control_Clock
#2348000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2348001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#2349000
0TOP_Control_Clock
#2350000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#2350001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2350002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2351000
0TOP_Control_Clock
#2352000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2352001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#2353000
0TOP_Control_Clock
#2354000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#2354001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#2355000
0TOP_Control_Clock
#2356000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#2356001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#2357000
0TOP_Control_Clock
#2358000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#2358001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2358002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2359000
0TOP_Control_Clock
#2360000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2360001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#2361000
0TOP_Control_Clock
#2362000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#2362001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2362002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2363000
0TOP_Control_Clock
#2364000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2364001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2364002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2365000
0TOP_Control_Clock
#2366000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2366001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2367000
0TOP_Control_Clock
#2368000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2368001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2369000
0TOP_Control_Clock
#2370000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2370001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#2371000
0TOP_Control_Clock
#2372000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#2372001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2373000
0TOP_Control_Clock
#2374000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2374001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2374002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2375000
0TOP_Control_Clock
#2376000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2376001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#2377000
0TOP_Control_Clock
#2378000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#2378001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2379000
0TOP_Control_Clock
#2380000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2380001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2381000
0TOP_Control_Clock
#2382000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2382001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2383000
0TOP_Control_Clock
#2384000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2384001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2385000
0TOP_Control_Clock
#2386000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2386001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2387000
0TOP_Control_Clock
#2388000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2388001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2389000
0TOP_Control_Clock
#2390000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2390001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2390002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2391000
0TOP_Control_Clock
#2392000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2392001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2393000
0TOP_Control_Clock
#2394000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2394001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#2395000
0TOP_Control_Clock
#2396000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2396001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2397000
0TOP_Control_Clock
#2398000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2398001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2398002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2399000
0TOP_Control_Clock
#2400000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2400001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#2401000
0TOP_Control_Clock
#2402000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#2402001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2402002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2403000
0TOP_Control_Clock
#2404000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2404001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2404002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2405000
0TOP_Control_Clock
#2406000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#2406001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#2407000
0TOP_Control_Clock
#2408000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#2408001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2409000
0TOP_Control_Clock
#2410000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2410001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#2411000
0TOP_Control_Clock
#2412000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#2412001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2413000
0TOP_Control_Clock
#2414000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2414001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2414002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2415000
0TOP_Control_Clock
#2416000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2416001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#2417000
0TOP_Control_Clock
#2418000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#2418001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2419000
0TOP_Control_Clock
#2420000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2420001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2421000
0TOP_Control_Clock
#2422000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2422001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#2423000
0TOP_Control_Clock
#2424000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#2424001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#2425000
0TOP_Control_Clock
#2426000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#2426001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2427000
0TOP_Control_Clock
#2428000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2428001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#2429000
0TOP_Control_Clock
#2430000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#2430001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2430002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2431000
0TOP_Control_Clock
#2432000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2432001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2433000
0TOP_Control_Clock
#2434000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2434001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2435000
0TOP_Control_Clock
#2436000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2436001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2437000
0TOP_Control_Clock
#2438000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2438001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2438002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2439000
0TOP_Control_Clock
#2440000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2440001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2441000
0TOP_Control_Clock
#2442000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2442001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2442002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2443000
0TOP_Control_Clock
#2444000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2444001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2444002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2445000
0TOP_Control_Clock
#2446000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2446001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#2447000
0TOP_Control_Clock
#2448000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2448001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2449000
0TOP_Control_Clock
#2450000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2450001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2451000
0TOP_Control_Clock
#2452000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2452001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2453000
0TOP_Control_Clock
#2454000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2454001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2454002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2455000
0TOP_Control_Clock
#2456000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2456001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#2457000
0TOP_Control_Clock
#2458000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#2458001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2459000
0TOP_Control_Clock
#2460000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2460001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#2461000
0TOP_Control_Clock
#2462000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#2462001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2463000
0TOP_Control_Clock
#2464000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#2464001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2465000
0TOP_Control_Clock
#2466000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2466001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2467000
0TOP_Control_Clock
#2468000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2468001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2469000
0TOP_Control_Clock
#2470000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2470001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2470002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2471000
0TOP_Control_Clock
#2472000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2472001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2473000
0TOP_Control_Clock
#2474000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2474001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2475000
0TOP_Control_Clock
#2476000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2476001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2477000
0TOP_Control_Clock
#2478000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2478001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2478002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2479000
0TOP_Control_Clock
#2480000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2480001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2481000
0TOP_Control_Clock
#2482000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2482001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2482002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2483000
0TOP_Control_Clock
#2484000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2484001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2484002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2485000
0TOP_Control_Clock
#2486000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2486001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2487000
0TOP_Control_Clock
#2488000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2488001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2489000
0TOP_Control_Clock
#2490000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2490001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2491000
0TOP_Control_Clock
#2492000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2492001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2493000
0TOP_Control_Clock
#2494000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2494001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2494002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2495000
0TOP_Control_Clock
#2496000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2496001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2497000
0TOP_Control_Clock
#2498000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2498001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2499000
0TOP_Control_Clock
#2500000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2500001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2501000
0TOP_Control_Clock
#2502000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2502001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2503000
0TOP_Control_Clock
#2504000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2504001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2505000
0TOP_Control_Clock
#2506000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2506001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2507000
0TOP_Control_Clock
#2508000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2508001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2509000
0TOP_Control_Clock
#2510000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2510001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2510002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2511000
0TOP_Control_Clock
#2512000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2512001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2513000
0TOP_Control_Clock
#2514000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2514001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2515000
0TOP_Control_Clock
#2516000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2516001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2517000
0TOP_Control_Clock
#2518000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2518001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2518002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2519000
0TOP_Control_Clock
#2520000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2520001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2521000
0TOP_Control_Clock
#2522000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2522001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2522002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2523000
0TOP_Control_Clock
#2524000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2524001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001110010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2524002
b00000000000000100000000001110010 TOP_CPU_Inputs_MemReadData
#2525000
0TOP_Control_Clock
#2526000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2526001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2527000
0TOP_Control_Clock
#2528000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2528001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2529000
0TOP_Control_Clock
#2530000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2530001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2531000
0TOP_Control_Clock
#2532000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2532001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2533000
0TOP_Control_Clock
#2534000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2534001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2534002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2535000
0TOP_Control_Clock
#2536000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2536001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2537000
0TOP_Control_Clock
#2538000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2538001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2538002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2539000
0TOP_Control_Clock
#2540000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111101 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2540001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2541000
0TOP_Control_Clock
#2542000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2542001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111110 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2543000
0TOP_Control_Clock
#2544000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111110 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2544001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#2545000
0TOP_Control_Clock
#2546000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2546001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2546002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2547000
0TOP_Control_Clock
#2548000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2548001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#2549000
0TOP_Control_Clock
#2550000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#2550001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2551000
0TOP_Control_Clock
#2552000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2552001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2553000
0TOP_Control_Clock
#2554000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#2554001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#2555000
0TOP_Control_Clock
#2556000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#2556001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2557000
0TOP_Control_Clock
#2558000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2558001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2559000
0TOP_Control_Clock
#2560000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2560001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#2561000
0TOP_Control_Clock
#2562000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#2562001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2562002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2563000
0TOP_Control_Clock
#2564000
1TOP_Control_Clock
b00000000000000000000000000111110 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111110 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111110 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2564001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111110 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2564002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#2565000
0TOP_Control_Clock
#2566000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001100100 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000001010000000000110110001110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2566001
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#2567000
0TOP_Control_Clock
#2568000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#2568001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2569000
0TOP_Control_Clock
#2570000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2570001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#2571000
0TOP_Control_Clock
#2572000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#2572001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2573000
0TOP_Control_Clock
#2574000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2574001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2574002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2575000
0TOP_Control_Clock
#2576000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2576001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#2577000
0TOP_Control_Clock
#2578000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111110 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#2578001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2578002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2579000
0TOP_Control_Clock
#2580000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100100 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001100100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2580001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001100100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001100100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#2581000
0TOP_Control_Clock
#2582000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#2582001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2583000
0TOP_Control_Clock
#2584000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2584001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#2585000
0TOP_Control_Clock
#2586000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#2586001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2586002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2587000
0TOP_Control_Clock
#2588000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2588001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2589000
0TOP_Control_Clock
#2590000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2590001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001100110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001100110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001100110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001100110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011001 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001100110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001100110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2590002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2591000
0TOP_Control_Clock
#2592000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2592001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2593000
0TOP_Control_Clock
#2594000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2594001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2595000
0TOP_Control_Clock
#2596000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2596001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2597000
0TOP_Control_Clock
#2598000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2598001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2599000
0TOP_Control_Clock
#2600000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2600001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2601000
0TOP_Control_Clock
#2602000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2602001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2602002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2603000
0TOP_Control_Clock
#2604000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2604001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2605000
0TOP_Control_Clock
#2606000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2606001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2607000
0TOP_Control_Clock
#2608000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2608001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2609000
0TOP_Control_Clock
#2610000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2610001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#2611000
0TOP_Control_Clock
#2612000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2612001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2613000
0TOP_Control_Clock
#2614000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2614001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2615000
0TOP_Control_Clock
#2616000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2616001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#2617000
0TOP_Control_Clock
#2618000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#2618001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2618002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2619000
0TOP_Control_Clock
#2620000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2620001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#2621000
0TOP_Control_Clock
#2622000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#2622001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#2623000
0TOP_Control_Clock
#2624000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#2624001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#2625000
0TOP_Control_Clock
#2626000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#2626001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2626002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2627000
0TOP_Control_Clock
#2628000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2628001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#2629000
0TOP_Control_Clock
#2630000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#2630001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2630002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2631000
0TOP_Control_Clock
#2632000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2632001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2632002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2633000
0TOP_Control_Clock
#2634000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2634001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2635000
0TOP_Control_Clock
#2636000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2636001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2637000
0TOP_Control_Clock
#2638000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2638001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#2639000
0TOP_Control_Clock
#2640000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#2640001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2641000
0TOP_Control_Clock
#2642000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2642001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2642002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2643000
0TOP_Control_Clock
#2644000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2644001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#2645000
0TOP_Control_Clock
#2646000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#2646001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2647000
0TOP_Control_Clock
#2648000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2648001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2649000
0TOP_Control_Clock
#2650000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2650001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2651000
0TOP_Control_Clock
#2652000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2652001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2653000
0TOP_Control_Clock
#2654000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2654001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2655000
0TOP_Control_Clock
#2656000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2656001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2657000
0TOP_Control_Clock
#2658000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2658001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2658002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2659000
0TOP_Control_Clock
#2660000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2660001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2661000
0TOP_Control_Clock
#2662000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2662001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#2663000
0TOP_Control_Clock
#2664000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2664001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2665000
0TOP_Control_Clock
#2666000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2666001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2666002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2667000
0TOP_Control_Clock
#2668000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2668001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#2669000
0TOP_Control_Clock
#2670000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#2670001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2670002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2671000
0TOP_Control_Clock
#2672000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2672001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2672002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2673000
0TOP_Control_Clock
#2674000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#2674001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#2675000
0TOP_Control_Clock
#2676000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#2676001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2677000
0TOP_Control_Clock
#2678000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2678001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#2679000
0TOP_Control_Clock
#2680000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#2680001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2681000
0TOP_Control_Clock
#2682000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2682001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2682002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2683000
0TOP_Control_Clock
#2684000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2684001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#2685000
0TOP_Control_Clock
#2686000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#2686001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2687000
0TOP_Control_Clock
#2688000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2688001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2689000
0TOP_Control_Clock
#2690000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2690001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#2691000
0TOP_Control_Clock
#2692000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#2692001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#2693000
0TOP_Control_Clock
#2694000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#2694001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2695000
0TOP_Control_Clock
#2696000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2696001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#2697000
0TOP_Control_Clock
#2698000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#2698001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2698002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2699000
0TOP_Control_Clock
#2700000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2700001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2701000
0TOP_Control_Clock
#2702000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2702001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2703000
0TOP_Control_Clock
#2704000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2704001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2705000
0TOP_Control_Clock
#2706000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2706001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2706002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2707000
0TOP_Control_Clock
#2708000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2708001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2709000
0TOP_Control_Clock
#2710000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2710001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2710002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2711000
0TOP_Control_Clock
#2712000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2712001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2712002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2713000
0TOP_Control_Clock
#2714000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2714001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#2715000
0TOP_Control_Clock
#2716000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2716001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2717000
0TOP_Control_Clock
#2718000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2718001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2719000
0TOP_Control_Clock
#2720000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2720001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2721000
0TOP_Control_Clock
#2722000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2722001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2722002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2723000
0TOP_Control_Clock
#2724000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2724001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#2725000
0TOP_Control_Clock
#2726000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#2726001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2727000
0TOP_Control_Clock
#2728000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2728001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#2729000
0TOP_Control_Clock
#2730000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#2730001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2731000
0TOP_Control_Clock
#2732000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#2732001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2733000
0TOP_Control_Clock
#2734000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2734001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2735000
0TOP_Control_Clock
#2736000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2736001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2737000
0TOP_Control_Clock
#2738000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2738001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2738002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2739000
0TOP_Control_Clock
#2740000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2740001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2741000
0TOP_Control_Clock
#2742000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2742001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2743000
0TOP_Control_Clock
#2744000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2744001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2745000
0TOP_Control_Clock
#2746000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2746001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2746002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2747000
0TOP_Control_Clock
#2748000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2748001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2749000
0TOP_Control_Clock
#2750000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2750001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2750002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2751000
0TOP_Control_Clock
#2752000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2752001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2752002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2753000
0TOP_Control_Clock
#2754000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2754001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2755000
0TOP_Control_Clock
#2756000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2756001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2757000
0TOP_Control_Clock
#2758000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2758001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2759000
0TOP_Control_Clock
#2760000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2760001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2761000
0TOP_Control_Clock
#2762000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2762001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2762002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2763000
0TOP_Control_Clock
#2764000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2764001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2765000
0TOP_Control_Clock
#2766000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2766001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2767000
0TOP_Control_Clock
#2768000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2768001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2769000
0TOP_Control_Clock
#2770000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2770001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2771000
0TOP_Control_Clock
#2772000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2772001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2773000
0TOP_Control_Clock
#2774000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2774001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2775000
0TOP_Control_Clock
#2776000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2776001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2777000
0TOP_Control_Clock
#2778000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2778001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2778002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2779000
0TOP_Control_Clock
#2780000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2780001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2781000
0TOP_Control_Clock
#2782000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2782001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2783000
0TOP_Control_Clock
#2784000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2784001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2785000
0TOP_Control_Clock
#2786000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2786001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2786002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2787000
0TOP_Control_Clock
#2788000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2788001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2789000
0TOP_Control_Clock
#2790000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2790001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2790002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2791000
0TOP_Control_Clock
#2792000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001100100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100100 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001100100 TOP_CPU_Internals_ALUOp2
b00100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100100 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2792001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op2
b00100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00001001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001100100 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111110011100 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001100100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000001100100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001100100 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001100100 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2792002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#2793000
0TOP_Control_Clock
#2794000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2794001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2795000
0TOP_Control_Clock
#2796000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2796001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2797000
0TOP_Control_Clock
#2798000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2798001
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2799000
0TOP_Control_Clock
#2800000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2800001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2801000
0TOP_Control_Clock
#2802000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2802001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001100100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2802002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2803000
0TOP_Control_Clock
#2804000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2804001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2805000
0TOP_Control_Clock
#2806000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2806001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2806002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2807000
0TOP_Control_Clock
#2808000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111110 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2808001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2809000
0TOP_Control_Clock
#2810000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2810001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2811000
0TOP_Control_Clock
#2812000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2812001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#2813000
0TOP_Control_Clock
#2814000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2814001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2814002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2815000
0TOP_Control_Clock
#2816000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2816001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111110 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#2817000
0TOP_Control_Clock
#2818000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#2818001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2819000
0TOP_Control_Clock
#2820000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2820001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2821000
0TOP_Control_Clock
#2822000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#2822001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#2823000
0TOP_Control_Clock
#2824000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#2824001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2825000
0TOP_Control_Clock
#2826000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2826001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2827000
0TOP_Control_Clock
#2828000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2828001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#2829000
0TOP_Control_Clock
#2830000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#2830001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2830002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2831000
0TOP_Control_Clock
#2832000
1TOP_Control_Clock
b00000000000000000000000000111111 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111111 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2832001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000111111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111111 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#2832002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#2833000
0TOP_Control_Clock
#2834000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000000001010 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000011001000110110001110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2834001
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#2835000
0TOP_Control_Clock
#2836000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#2836001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2837000
0TOP_Control_Clock
#2838000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2838001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000001010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#2839000
0TOP_Control_Clock
#2840000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000001010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#2840001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2841000
0TOP_Control_Clock
#2842000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2842001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2842002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2843000
0TOP_Control_Clock
#2844000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2844001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#2845000
0TOP_Control_Clock
#2846000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111111 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#2846001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2846002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2847000
0TOP_Control_Clock
#2848000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2848001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000001010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Lhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#2849000
0TOP_Control_Clock
#2850000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#2850001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2851000
0TOP_Control_Clock
#2852000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2852001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#2853000
0TOP_Control_Clock
#2854000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#2854001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2854002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2855000
0TOP_Control_Clock
#2856000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2856001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2857000
0TOP_Control_Clock
#2858000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2858001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000001100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000001100 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000001001100100011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2858002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2859000
0TOP_Control_Clock
#2860000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2860001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000010010000000000000000011000110111 TOP_InstructionsRAM_Internals_internalWriteData
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b01000100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2860002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2861000
0TOP_Control_Clock
#2862000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2862001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2863000
0TOP_Control_Clock
#2864000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2864001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01000010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2865000
0TOP_Control_Clock
#2866000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2866001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2867000
0TOP_Control_Clock
#2868000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2868001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01000000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2869000
0TOP_Control_Clock
#2870000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2870001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2870002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2871000
0TOP_Control_Clock
#2872000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2872001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2873000
0TOP_Control_Clock
#2874000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2874001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2875000
0TOP_Control_Clock
#2876000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2876001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2877000
0TOP_Control_Clock
#2878000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2878001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#2879000
0TOP_Control_Clock
#2880000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2880001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2881000
0TOP_Control_Clock
#2882000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2882001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00111001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2883000
0TOP_Control_Clock
#2884000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2884001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00111000 TOP_UARTSim_NextState_txSimCounter
#2885000
0TOP_Control_Clock
#2886000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00111000 TOP_UARTSim_State_txSimCounter
#2886001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2886002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2887000
0TOP_Control_Clock
#2888000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2888001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110110 TOP_UARTSim_NextState_txSimCounter
#2889000
0TOP_Control_Clock
#2890000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
#2890001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110101 TOP_UARTSim_NextState_txSimCounter
#2891000
0TOP_Control_Clock
#2892000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110101 TOP_UARTSim_State_txSimCounter
#2892001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110100 TOP_UARTSim_NextState_txSimCounter
#2893000
0TOP_Control_Clock
#2894000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110100 TOP_UARTSim_State_txSimCounter
#2894001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2894002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2895000
0TOP_Control_Clock
#2896000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2896001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00110010 TOP_UARTSim_NextState_txSimCounter
#2897000
0TOP_Control_Clock
#2898000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00110010 TOP_UARTSim_State_txSimCounter
#2898001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00110001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2898002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2899000
0TOP_Control_Clock
#2900000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2900001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00110000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2900002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2901000
0TOP_Control_Clock
#2902000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2902001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2903000
0TOP_Control_Clock
#2904000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2904001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00101110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2905000
0TOP_Control_Clock
#2906000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2906001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101101 TOP_UARTSim_NextState_txSimCounter
#2907000
0TOP_Control_Clock
#2908000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101101 TOP_UARTSim_State_txSimCounter
#2908001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00101100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2909000
0TOP_Control_Clock
#2910000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2910001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2910002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2911000
0TOP_Control_Clock
#2912000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2912001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00101010 TOP_UARTSim_NextState_txSimCounter
#2913000
0TOP_Control_Clock
#2914000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00101010 TOP_UARTSim_State_txSimCounter
#2914001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2915000
0TOP_Control_Clock
#2916000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2916001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2917000
0TOP_Control_Clock
#2918000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2918001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2919000
0TOP_Control_Clock
#2920000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2920001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2921000
0TOP_Control_Clock
#2922000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2922001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2923000
0TOP_Control_Clock
#2924000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2924001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2925000
0TOP_Control_Clock
#2926000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2926001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2926002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2927000
0TOP_Control_Clock
#2928000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2928001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2929000
0TOP_Control_Clock
#2930000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2930001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100001 TOP_UARTSim_NextState_txSimCounter
#2931000
0TOP_Control_Clock
#2932000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2932001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2933000
0TOP_Control_Clock
#2934000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2934001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2934002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2935000
0TOP_Control_Clock
#2936000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2936001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00011110 TOP_UARTSim_NextState_txSimCounter
#2937000
0TOP_Control_Clock
#2938000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00011110 TOP_UARTSim_State_txSimCounter
#2938001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00011101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2938002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2939000
0TOP_Control_Clock
#2940000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2940001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00011100 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2940002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2941000
0TOP_Control_Clock
#2942000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
#2942001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011011 TOP_UARTSim_NextState_txSimCounter
#2943000
0TOP_Control_Clock
#2944000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011011 TOP_UARTSim_State_txSimCounter
#2944001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2945000
0TOP_Control_Clock
#2946000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2946001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011001 TOP_UARTSim_NextState_txSimCounter
#2947000
0TOP_Control_Clock
#2948000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
#2948001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2949000
0TOP_Control_Clock
#2950000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2950001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2950002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2951000
0TOP_Control_Clock
#2952000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2952001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00010110 TOP_UARTSim_NextState_txSimCounter
#2953000
0TOP_Control_Clock
#2954000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00010110 TOP_UARTSim_State_txSimCounter
#2954001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2955000
0TOP_Control_Clock
#2956000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2956001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2957000
0TOP_Control_Clock
#2958000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2958001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010011 TOP_UARTSim_NextState_txSimCounter
#2959000
0TOP_Control_Clock
#2960000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010011 TOP_UARTSim_State_txSimCounter
#2960001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010010 TOP_UARTSim_NextState_txSimCounter
#2961000
0TOP_Control_Clock
#2962000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010010 TOP_UARTSim_State_txSimCounter
#2962001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2963000
0TOP_Control_Clock
#2964000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2964001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010000 TOP_UARTSim_NextState_txSimCounter
#2965000
0TOP_Control_Clock
#2966000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010000 TOP_UARTSim_State_txSimCounter
#2966001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2966002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2967000
0TOP_Control_Clock
#2968000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2968001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2969000
0TOP_Control_Clock
#2970000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2970001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2971000
0TOP_Control_Clock
#2972000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2972001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2973000
0TOP_Control_Clock
#2974000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2974001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2974002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2975000
0TOP_Control_Clock
#2976000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2976001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2977000
0TOP_Control_Clock
#2978000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2978001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2978002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2979000
0TOP_Control_Clock
#2980000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2980001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00001000 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2980002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2981000
0TOP_Control_Clock
#2982000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2982001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000111 TOP_UARTSim_NextState_txSimCounter
#2983000
0TOP_Control_Clock
#2984000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2984001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2985000
0TOP_Control_Clock
#2986000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2986001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2987000
0TOP_Control_Clock
#2988000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2988001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2989000
0TOP_Control_Clock
#2990000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2990001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2990002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2991000
0TOP_Control_Clock
#2992000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2992001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000010 TOP_UARTSim_NextState_txSimCounter
#2993000
0TOP_Control_Clock
#2994000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000010 TOP_UARTSim_State_txSimCounter
#2994001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2995000
0TOP_Control_Clock
#2996000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2996001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000 TOP_UARTSim_NextState_txSimCounter
#2997000
0TOP_Control_Clock
#2998000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000000 TOP_UARTSim_State_txSimCounter
#2998001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2999000
0TOP_Control_Clock
#3000000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
#3000001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3001000
0TOP_Control_Clock
#3002000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3002001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3003000
0TOP_Control_Clock
#3004000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3004001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3005000
0TOP_Control_Clock
#3006000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3006001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3006002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3007000
0TOP_Control_Clock
#3008000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3008001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3009000
0TOP_Control_Clock
#3010000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3010001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3011000
0TOP_Control_Clock
#3012000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3012001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3013000
0TOP_Control_Clock
#3014000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3014001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3014002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3015000
0TOP_Control_Clock
#3016000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3016001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#3017000
0TOP_Control_Clock
#3018000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#3018001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3018002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3019000
0TOP_Control_Clock
#3020000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3020001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b11110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3020002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#3021000
0TOP_Control_Clock
#3022000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3022001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3023000
0TOP_Control_Clock
#3024000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3024001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3025000
0TOP_Control_Clock
#3026000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#3026001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3027000
0TOP_Control_Clock
#3028000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3028001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3029000
0TOP_Control_Clock
#3030000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3030001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3030002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3031000
0TOP_Control_Clock
#3032000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3032001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#3033000
0TOP_Control_Clock
#3034000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#3034001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3035000
0TOP_Control_Clock
#3036000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3036001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3037000
0TOP_Control_Clock
#3038000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3038001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3039000
0TOP_Control_Clock
#3040000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3040001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3041000
0TOP_Control_Clock
#3042000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3042001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3043000
0TOP_Control_Clock
#3044000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3044001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3045000
0TOP_Control_Clock
#3046000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3046001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3046002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3047000
0TOP_Control_Clock
#3048000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3048001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3049000
0TOP_Control_Clock
#3050000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3050001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3051000
0TOP_Control_Clock
#3052000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3052001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3053000
0TOP_Control_Clock
#3054000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3054001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3054002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3055000
0TOP_Control_Clock
#3056000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3056001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#3057000
0TOP_Control_Clock
#3058000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#3058001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3058002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#3059000
0TOP_Control_Clock
#3060000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000001010 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001010 TOP_CPU_Outputs_MemWriteData
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000001010 TOP_CPU_Internals_ALUOp2
b01010 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000001010 TOP_CPU_Internals_CMPRhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3060001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001100100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op2
b01010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111110110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000001001000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111001000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000001010 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111110110 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000001010 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000000001010 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000001010 TOP_UARTSim_Inputs_Common_WriteValue
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000001010 TOP_CounterModule_Inputs_Common_WriteValue
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#3060002
b00000000000000100000000001100100 TOP_CPU_Inputs_MemReadData
#3061000
0TOP_Control_Clock
#3062000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3062001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3063000
0TOP_Control_Clock
#3064000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3064001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#3065000
0TOP_Control_Clock
#3066000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000001010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3066001
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#3067000
0TOP_Control_Clock
#3068000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3068001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#3069000
0TOP_Control_Clock
#3070000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#3070001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3070002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3071000
0TOP_Control_Clock
#3072000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3072001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#3073000
0TOP_Control_Clock
#3074000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#3074001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b11110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3074002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#3075000
0TOP_Control_Clock
#3076000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000111111 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000111111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3076001
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011110 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#3077000
0TOP_Control_Clock
#3078000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#3078001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#3079000
0TOP_Control_Clock
#3080000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#3080001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011100 TOP_UARTSim_NextState_txSimCounter
#3081000
0TOP_Control_Clock
#3082000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#3082001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3082002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3083000
0TOP_Control_Clock
#3084000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000001000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001000000 TOP_CPU_Regs_State_RS1
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3084001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
b00000000000000000000000001000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000010000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000001 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001000000 TOP_CPU_CMP_Inputs_Lhs
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011010 TOP_UARTSim_NextState_txSimCounter
#3085000
0TOP_Control_Clock
#3086000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011010 TOP_UARTSim_State_txSimCounter
#3086001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000100000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001001000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3087000
0TOP_Control_Clock
#3088000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3088001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01011000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#3089000
0TOP_Control_Clock
#3090000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011000 TOP_UARTSim_State_txSimCounter
#3090001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010111 TOP_UARTSim_NextState_txSimCounter
#3091000
0TOP_Control_Clock
#3092000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
#3092001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#3093000
0TOP_Control_Clock
#3094000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#3094001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3095000
0TOP_Control_Clock
#3096000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3096001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010100 TOP_UARTSim_NextState_txSimCounter
#3097000
0TOP_Control_Clock
#3098000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010100 TOP_UARTSim_State_txSimCounter
#3098001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3098002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3099000
0TOP_Control_Clock
#3100000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000001000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001000000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000001000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3100001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000010000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001000000 TOP_UARTSim_Internals_internalAddressBits
b01010010 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001000000 TOP_CounterModule_Internals_internalAddressBits
#3101000
0TOP_Control_Clock
#3102000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#3102001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010001 TOP_UARTSim_NextState_txSimCounter
#3103000
0TOP_Control_Clock
#3104000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010001 TOP_UARTSim_State_txSimCounter
#3104001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01010000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3105000
0TOP_Control_Clock
#3106000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3106001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001111 TOP_UARTSim_NextState_txSimCounter
#3107000
0TOP_Control_Clock
#3108000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
#3108001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3109000
0TOP_Control_Clock
#3110000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3110001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3111000
0TOP_Control_Clock
#3112000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01001101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3112001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01001100 TOP_UARTSim_NextState_txSimCounter
#3113000
0TOP_Control_Clock
#3114000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000001000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000001000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01001100 TOP_UARTSim_State_txSimCounter
#3114001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3114002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#3115000
0TOP_Control_Clock
#3116000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3116001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001010 TOP_UARTSim_NextState_txSimCounter
#3117000
0TOP_Control_Clock
#3118000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
#3118001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000011100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#3119000
0TOP_Control_Clock
#3120000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000011100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#3120001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001000 TOP_UARTSim_NextState_txSimCounter
#3121000
0TOP_Control_Clock
#3122000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
#3122001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001000000001100111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3122002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3123000
0TOP_Control_Clock
#3124000
1TOP_Control_Clock
b00000000000000001000000001100111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001000000001100111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3124001
b00000000000000001000000001100111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001000000001100111 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#3125000
0TOP_Control_Clock
#3126000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001000000001100111 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#3126001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100111 TOP_Internals_internalModuleReadData
b00000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
b00000000000000001000000001100111 TOP_CPU_ID_Inputs_Instruction
b1100111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sJALR TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100111 TOP_CPU_ID_Outputs_OpTypeCode
b00000000000000001000000001100111 TOP_CPU_ID_Internals_internalBits
b1100111 TOP_CPU_ID_Internals_internalOpCode
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS1
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000001000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3126002
b00000000000000000000000001100111 TOP_CPU_Inputs_MemReadData
#3127000
0TOP_Control_Clock
#3128000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp1
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS1
1TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS1
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3128001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b00000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#3129000
0TOP_Control_Clock
#3130000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#3130001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#3131000
0TOP_Control_Clock
#3132000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000001000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#3132001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#3133000
0TOP_Control_Clock
#3134000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000001100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001000 TOP_CPU_Internals_internalMemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000001000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
