==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.984 ; gain = 45.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.984 ; gain = 45.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.688 ; gain = 47.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.941 ; gain = 47.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:43:28) to (main.cpp:51:3) in function 'backward_lite'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 125.449 ; gain = 68.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 125.449 ; gain = 68.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.268 seconds; current allocated memory: 77.562 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 78.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'backward_lite_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fadd_32ns_32ns_32_5_full_dsp_1' to 'backward_lite_fadg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fmul_32ns_32ns_32_4_max_dsp_1' to 'backward_lite_fmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fdiv_32ns_32ns_32_16_1' to 'backward_lite_fdiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fcmp_32ns_32ns_1_1_1' to 'backward_lite_fcmjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fadg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fcmjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fdiibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fmuhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 80.112 MB.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 133.348 ; gain = 76.148
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 17.674 seconds; peak allocated memory: 80.112 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.535 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.535 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.445 ; gain = 63.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.281 ; gain = 72.070
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 161.121 ; gain = 103.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 162.266 ; gain = 105.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.281 seconds; current allocated memory: 112.498 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 114.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 118.156 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 179.926 ; gain = 122.715
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 26.346 seconds; peak allocated memory: 118.156 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.188 ; gain = 45.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.188 ; gain = 45.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.477 ; gain = 63.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.211 ; gain = 71.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 167.887 ; gain = 110.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 170.391 ; gain = 112.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.035 seconds; current allocated memory: 127.949 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.423 seconds; current allocated memory: 134.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 3.639 seconds; current allocated memory: 147.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 241.496 ; gain = 184.090
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 51.529 seconds; peak allocated memory: 147.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.520 ; gain = 63.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 129.031 ; gain = 71.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 161.203 ; gain = 104.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 162.555 ; gain = 105.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.03 seconds; current allocated memory: 112.516 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 114.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.714 seconds; current allocated memory: 118.174 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 179.957 ; gain = 122.906
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 29.266 seconds; peak allocated memory: 118.174 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.445 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.348 ; gain = 63.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.145 ; gain = 72.254
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:50 ; elapsed = 00:05:12 . Memory (MB): peak = 217.781 ; gain = 160.891
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:47 ; elapsed = 00:06:12 . Memory (MB): peak = 251.383 ; gain = 194.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 394.136 seconds; current allocated memory: 218.834 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.945 seconds; current allocated memory: 254.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 29.398 seconds; current allocated memory: 326.380 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:15 ; elapsed = 00:09:20 . Memory (MB): peak = 670.414 ; gain = 613.523
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 560.425 seconds; peak allocated memory: 326.380 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.492 ; gain = 46.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.492 ; gain = 46.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.395 ; gain = 62.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 128.988 ; gain = 71.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:47) in function 'backward_lite' completely.
INFO: [XFORM 203-102] Partitioning array 'nn_out_mat.V' (main.cpp:28) automatically.
INFO: [XFORM 203-102] Partitioning array 'batch_y_mat.V' (main.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:55:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:06 ; elapsed = 00:05:30 . Memory (MB): peak = 218.680 ; gain = 161.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:03 ; elapsed = 00:06:27 . Memory (MB): peak = 256.559 ; gain = 199.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 412.048 seconds; current allocated memory: 230.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 48.457 seconds; current allocated memory: 300.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_seq_1' to 'backward_lite_sdifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeeOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdifYi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitdEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 52.675 seconds; current allocated memory: 390.816 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdifYi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:30 ; elapsed = 00:10:43 . Memory (MB): peak = 755.188 ; gain = 697.734
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 643.305 seconds; peak allocated memory: 390.816 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.258 ; gain = 45.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.258 ; gain = 45.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 120.387 ; gain = 62.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 129.258 ; gain = 71.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:35 ; elapsed = 00:04:56 . Memory (MB): peak = 217.543 ; gain = 159.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:25 ; elapsed = 00:05:47 . Memory (MB): peak = 251.621 ; gain = 193.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 366.316 seconds; current allocated memory: 218.834 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.965 seconds; current allocated memory: 254.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 29.062 seconds; current allocated memory: 326.380 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:45 ; elapsed = 00:08:42 . Memory (MB): peak = 671.801 ; gain = 613.977
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 522.144 seconds; peak allocated memory: 326.380 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.336 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.336 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.469 ; gain = 63.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.070 ; gain = 71.641
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:30 ; elapsed = 00:04:47 . Memory (MB): peak = 218.074 ; gain = 160.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:22 ; elapsed = 00:05:40 . Memory (MB): peak = 252.543 ; gain = 195.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 360.442 seconds; current allocated memory: 219.276 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.941 seconds; current allocated memory: 255.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.254 seconds; current allocated memory: 327.729 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:50 ; elapsed = 00:08:44 . Memory (MB): peak = 673.938 ; gain = 616.508
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 524.198 seconds; peak allocated memory: 327.729 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.297 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.723 ; gain = 63.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.586 ; gain = 72.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:83:1) in function 'backward_lite'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...366 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:04:42 . Memory (MB): peak = 217.379 ; gain = 160.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:17 ; elapsed = 00:05:34 . Memory (MB): peak = 246.711 ; gain = 189.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 354.477 seconds; current allocated memory: 212.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.927 seconds; current allocated memory: 250.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_batdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uiteOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpefYi': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdig8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uiteOg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.32 seconds; current allocated memory: 326.725 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdig8j_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:52 ; elapsed = 00:08:44 . Memory (MB): peak = 679.918 ; gain = 622.891
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 524.65 seconds; peak allocated memory: 326.725 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.453 ; gain = 46.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.453 ; gain = 46.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.367 ; gain = 63.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.168 ; gain = 71.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:32 ; elapsed = 00:04:49 . Memory (MB): peak = 217.527 ; gain = 160.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:24 ; elapsed = 00:05:42 . Memory (MB): peak = 253.086 ; gain = 195.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 361.63 seconds; current allocated memory: 219.943 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.173 seconds; current allocated memory: 256.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 30.829 seconds; current allocated memory: 328.827 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:55 ; elapsed = 00:08:49 . Memory (MB): peak = 670.691 ; gain = 613.406
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 529.454 seconds; peak allocated memory: 328.827 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.328 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.328 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.637 ; gain = 63.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.465 ; gain = 72.219
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:7) in function 'backward_lite'... converting 2017 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:05 ; elapsed = 00:05:38 . Memory (MB): peak = 217.305 ; gain = 160.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:03 ; elapsed = 00:06:41 . Memory (MB): peak = 253.016 ; gain = 195.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 424.599 seconds; current allocated memory: 219.277 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.264 seconds; current allocated memory: 255.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 34.081 seconds; current allocated memory: 327.272 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:33 ; elapsed = 00:09:55 . Memory (MB): peak = 675.035 ; gain = 617.789
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 595.58 seconds; peak allocated memory: 327.272 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.500 ; gain = 45.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.500 ; gain = 45.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.449 ; gain = 62.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.379 ; gain = 71.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:42) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:34:2) to (main.cpp:32:22) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:39:2) to (main.cpp:37:23) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:44:2) to (main.cpp:42:24) in function 'backward_lite'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 161.918 ; gain = 104.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 162.488 ; gain = 104.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.651 seconds; current allocated memory: 114.084 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 116.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.662 seconds; current allocated memory: 121.416 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 186.410 ; gain = 128.902
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 27.442 seconds; peak allocated memory: 121.416 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.254 ; gain = 45.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.254 ; gain = 45.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.578 ; gain = 63.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.777 ; gain = 72.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:42:7) in function 'backward_lite'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 175.098 ; gain = 117.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 184.852 ; gain = 127.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.096 seconds; current allocated memory: 143.639 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.244 seconds; current allocated memory: 154.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 7.609 seconds; current allocated memory: 177.311 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:24 . Memory (MB): peak = 310.469 ; gain = 252.938
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 84.413 seconds; peak allocated memory: 177.311 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.289 ; gain = 46.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.289 ; gain = 46.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.656 ; gain = 63.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.371 ; gain = 72.418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:68) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:42:7) in function 'backward_lite'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 175.371 ; gain = 118.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 184.898 ; gain = 127.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.63 seconds; current allocated memory: 143.627 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.253 seconds; current allocated memory: 154.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 7.325 seconds; current allocated memory: 177.249 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 311.586 ; gain = 254.633
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 80.313 seconds; peak allocated memory: 177.249 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.531 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.531 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.602 ; gain = 63.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.082 ; gain = 71.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'backward_lite' partially with a factor of 15.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
ERROR: [XFORM 203-123] Cannot stream  'in_stream.data': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.363 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.477 ; gain = 62.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 128.930 ; gain = 71.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:67:9) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 166.953 ; gain = 109.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 170.539 ; gain = 112.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.076 seconds; current allocated memory: 128.211 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.707 seconds; current allocated memory: 134.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.162 seconds; current allocated memory: 148.070 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 243.859 ; gain = 186.266
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 48.897 seconds; peak allocated memory: 148.070 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 46.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.180 ; gain = 46.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.504 ; gain = 63.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.273 ; gain = 72.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 168.613 ; gain = 111.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 171.961 ; gain = 114.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.373 seconds; current allocated memory: 128.847 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.043 seconds; current allocated memory: 135.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.413 seconds; current allocated memory: 149.399 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 246.520 ; gain = 189.477
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 50.216 seconds; peak allocated memory: 149.399 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.238 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.238 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.949 ; gain = 63.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.129 ; gain = 71.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:83:1) in function 'backward_lite'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...366 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 171.949 ; gain = 114.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 177.730 ; gain = 120.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.203 seconds; current allocated memory: 136.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.367 seconds; current allocated memory: 146.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 6.125 seconds; current allocated memory: 165.600 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 284.328 ; gain = 227.004
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 64.218 seconds; peak allocated memory: 165.600 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.445 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.445 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.684 ; gain = 63.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.379 ; gain = 72.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 3 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...101 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.934 ; gain = 113.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 173.391 ; gain = 116.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.5 seconds; current allocated memory: 131.331 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.691 seconds; current allocated memory: 139.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.845 seconds; current allocated memory: 154.905 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 257.063 ; gain = 199.883
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 54.371 seconds; peak allocated memory: 154.905 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.484 ; gain = 46.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.484 ; gain = 46.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.355 ; gain = 63.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 128.945 ; gain = 71.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...216 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.184 ; gain = 113.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 176.488 ; gain = 119.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.682 seconds; current allocated memory: 135.369 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.295 seconds; current allocated memory: 144.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.589 seconds; current allocated memory: 163.073 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 279.422 ; gain = 222.250
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 58.805 seconds; peak allocated memory: 163.073 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.293 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.293 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.547 ; gain = 63.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.117 ; gain = 72.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 15.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...126 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.379 ; gain = 113.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 175.434 ; gain = 118.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.091 seconds; current allocated memory: 133.860 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.265 seconds; current allocated memory: 142.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.526 seconds; current allocated memory: 159.151 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 266.020 ; gain = 209.012
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 56.966 seconds; peak allocated memory: 159.151 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.254 ; gain = 46.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.254 ; gain = 46.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 120.770 ; gain = 63.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 129.047 ; gain = 71.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 13.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 2 for loop 'Loop-3' in function 'backward_lite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...151 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 170.867 ; gain = 113.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 173.836 ; gain = 116.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.923 seconds; current allocated memory: 132.533 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.91 seconds; current allocated memory: 140.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.331 seconds; current allocated memory: 157.162 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 262.344 ; gain = 205.156
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 55.539 seconds; peak allocated memory: 157.162 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.262 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.262 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:67).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.539 ; gain = 63.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.148 ; gain = 72.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:62) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:69) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:64:14) to (main.cpp:69:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:78:7) to (main.cpp:83:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'backward_lite' (main.cpp:17)...61 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 168.750 ; gain = 111.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 171.094 ; gain = 114.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.043 seconds; current allocated memory: 128.843 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.557 seconds; current allocated memory: 135.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.644 seconds; current allocated memory: 149.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 246.762 ; gain = 189.914
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 52.343 seconds; peak allocated memory: 149.395 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.355 ; gain = 46.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 103.355 ; gain = 46.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 120.395 ; gain = 63.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 129.195 ; gain = 72.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:68) in function 'backward_lite' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:77:7) to (main.cpp:82:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 168.445 ; gain = 111.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 170.383 ; gain = 113.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.717 seconds; current allocated memory: 128.178 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.607 seconds; current allocated memory: 134.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 5.199 seconds; current allocated memory: 148.018 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 243.160 ; gain = 186.063
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 62.473 seconds; peak allocated memory: 148.018 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.309 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.309 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.465 ; gain = 63.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 129.277 ; gain = 72.203
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'backward_lite' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:7) in function 'backward_lite'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 168.883 ; gain = 111.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 170.547 ; gain = 113.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.169 seconds; current allocated memory: 127.949 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 134.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 4.115 seconds; current allocated memory: 147.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 241.930 ; gain = 184.855
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 50.356 seconds; peak allocated memory: 147.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.250 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.250 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:66).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'backward_lite' (main.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 120.520 ; gain = 63.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 129.383 ; gain = 72.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data' (main.cpp:17).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:28) to (main.cpp:32:22) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:29) to (main.cpp:37:23) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:42:30) to (main.cpp:42:24) in function 'backward_lite'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:66:9) to (main.cpp:68:7) in function 'backward_lite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:76:7) to (main.cpp:81:1) in function 'backward_lite'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 161.594 ; gain = 104.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 161.898 ; gain = 104.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_lite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.165 seconds; current allocated memory: 112.516 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 114.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_lite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/in_stream_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/bias' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_lite/w5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backward_lite' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'bias', 'w1', 'w2', 'w3', 'w4' and 'w5' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'backward_lite_smooth_grad_V' to 'backward_lite_smobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_x_mat_V' to 'backward_lite_batcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_nn_out_mat_V' to 'backward_lite_nn_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_batch_y_mat_V' to 'backward_lite_bateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_uitofp_32ns_32_6_1' to 'backward_lite_uitfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_fpext_32ns_64_1_1' to 'backward_lite_fpeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_lite_sdiv_48ns_32s_48_52_1' to 'backward_lite_sdihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backward_lite_fpeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_sdihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backward_lite_uitfYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward_lite'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 118.174 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'backward_lite_sdihbi_div'
INFO: [RTMG 210-278] Implementing memory 'backward_lite_smobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_batcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'backward_lite_nn_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 180.488 ; gain = 123.145
INFO: [SYSC 207-301] Generating SystemC RTL for backward_lite.
INFO: [VHDL 208-304] Generating VHDL RTL for backward_lite.
INFO: [VLOG 209-307] Generating Verilog RTL for backward_lite.
INFO: [HLS 200-112] Total elapsed time: 26.579 seconds; peak allocated memory: 118.174 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
