
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b2c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080b2c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  00080f60  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004b8  00080fe4  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008b8  000813e4  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000041b6  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000cb1  00000000  00000000  0002466c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000fb3  00000000  00000000  0002531d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000150  00000000  00000000  000262d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  00026420  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011a25  00000000  00000000  00026548  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000309a  00000000  00000000  00037f6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000540a4  00000000  00000000  0003b007  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000480  00000000  00000000  0008f0ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	b8 08 00 20 99 03 08 00 95 03 08 00 95 03 08 00     ... ............
   80010:	95 03 08 00 95 03 08 00 95 03 08 00 00 00 00 00     ................
	...
   8002c:	95 03 08 00 95 03 08 00 00 00 00 00 95 03 08 00     ................
   8003c:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   8004c:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   8005c:	95 03 08 00 99 08 08 00 95 03 08 00 00 00 00 00     ................
   8006c:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
	...
   80084:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   80094:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   800a4:	00 00 00 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   800b4:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   800c4:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   800d4:	95 03 08 00 95 03 08 00 95 03 08 00 95 03 08 00     ................
   800e4:	95 03 08 00 95 03 08 00 e5 02 08 00 95 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080b2c 	.word	0x00080b2c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080b2c 	.word	0x00080b2c
   80154:	20000438 	.word	0x20000438
   80158:	00080b2c 	.word	0x00080b2c
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8017e:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80194:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801ac:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]

	return 0;
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80238:	2001      	movs	r0, #1
}
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
{
   80250:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
}
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
{
   80274:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	8043      	strh	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3004      	adds	r0, #4
   802a2:	2300      	movs	r3, #0
		{
			if(i < 4)
   802a4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   802aa:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802ac:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   802ae:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
		return 1;
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802e8:	b084      	sub	sp, #16
	//if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802ea:	4b21      	ldr	r3, [pc, #132]	; (80370 <CAN0_Handler+0x8c>)
   802ec:	f8d3 8010 	ldr.w	r8, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802f0:	f018 0f06 	tst.w	r8, #6
   802f4:	d025      	beq.n	80342 <CAN0_Handler+0x5e>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f6:	f018 0f02 	tst.w	r8, #2
   802fa:	d130      	bne.n	8035e <CAN0_Handler+0x7a>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802fc:	f018 0f04 	tst.w	r8, #4
   80300:	d032      	beq.n	80368 <CAN0_Handler+0x84>
		
		{
			can_receive(&message, 2);
   80302:	2102      	movs	r1, #2
   80304:	a801      	add	r0, sp, #4
   80306:	4b1b      	ldr	r3, [pc, #108]	; (80374 <CAN0_Handler+0x90>)
   80308:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
   8030a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   8030e:	481a      	ldr	r0, [pc, #104]	; (80378 <CAN0_Handler+0x94>)
   80310:	4c1a      	ldr	r4, [pc, #104]	; (8037c <CAN0_Handler+0x98>)
   80312:	47a0      	blx	r4
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
   80314:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80318:	4819      	ldr	r0, [pc, #100]	; (80380 <CAN0_Handler+0x9c>)
   8031a:	47a0      	blx	r4
		for (int i = 0; i < message.data_length; i++)
   8031c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80320:	b163      	cbz	r3, 8033c <CAN0_Handler+0x58>
   80322:	ad02      	add	r5, sp, #8
   80324:	2400      	movs	r4, #0
		{
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
   80326:	4f17      	ldr	r7, [pc, #92]	; (80384 <CAN0_Handler+0xa0>)
   80328:	4e14      	ldr	r6, [pc, #80]	; (8037c <CAN0_Handler+0x98>)
   8032a:	f915 1b01 	ldrsb.w	r1, [r5], #1
   8032e:	4638      	mov	r0, r7
   80330:	47b0      	blx	r6
		for (int i = 0; i < message.data_length; i++)
   80332:	3401      	adds	r4, #1
   80334:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80338:	42a3      	cmp	r3, r4
   8033a:	dcf6      	bgt.n	8032a <CAN0_Handler+0x46>
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
   8033c:	4812      	ldr	r0, [pc, #72]	; (80388 <CAN0_Handler+0xa4>)
   8033e:	4b0f      	ldr	r3, [pc, #60]	; (8037c <CAN0_Handler+0x98>)
   80340:	4798      	blx	r3
	}
	
	if(can_sr & CAN_SR_MB0)
   80342:	f018 0f01 	tst.w	r8, #1
   80346:	d002      	beq.n	8034e <CAN0_Handler+0x6a>
	{
		//if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80348:	2201      	movs	r2, #1
   8034a:	4b09      	ldr	r3, [pc, #36]	; (80370 <CAN0_Handler+0x8c>)
   8034c:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8034e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80352:	4b0e      	ldr	r3, [pc, #56]	; (8038c <CAN0_Handler+0xa8>)
   80354:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80358:	b004      	add	sp, #16
   8035a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			can_receive(&message, 1);
   8035e:	2101      	movs	r1, #1
   80360:	a801      	add	r0, sp, #4
   80362:	4b04      	ldr	r3, [pc, #16]	; (80374 <CAN0_Handler+0x90>)
   80364:	4798      	blx	r3
   80366:	e7d0      	b.n	8030a <CAN0_Handler+0x26>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80368:	4809      	ldr	r0, [pc, #36]	; (80390 <CAN0_Handler+0xac>)
   8036a:	4b04      	ldr	r3, [pc, #16]	; (8037c <CAN0_Handler+0x98>)
   8036c:	4798      	blx	r3
   8036e:	e7cc      	b.n	8030a <CAN0_Handler+0x26>
   80370:	400b4000 	.word	0x400b4000
   80374:	00080261 	.word	0x00080261
   80378:	00080a9c 	.word	0x00080a9c
   8037c:	000807e9 	.word	0x000807e9
   80380:	00080ab0 	.word	0x00080ab0
   80384:	00080acc 	.word	0x00080acc
   80388:	00080a98 	.word	0x00080a98
   8038c:	e000e100 	.word	0xe000e100
   80390:	00080a70 	.word	0x00080a70

00080394 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80394:	e7fe      	b.n	80394 <Dummy_Handler>
	...

00080398 <Reset_Handler>:
{
   80398:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   8039a:	4b18      	ldr	r3, [pc, #96]	; (803fc <Reset_Handler+0x64>)
   8039c:	4a18      	ldr	r2, [pc, #96]	; (80400 <Reset_Handler+0x68>)
   8039e:	429a      	cmp	r2, r3
   803a0:	d010      	beq.n	803c4 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   803a2:	4b18      	ldr	r3, [pc, #96]	; (80404 <Reset_Handler+0x6c>)
   803a4:	4a15      	ldr	r2, [pc, #84]	; (803fc <Reset_Handler+0x64>)
   803a6:	429a      	cmp	r2, r3
   803a8:	d20c      	bcs.n	803c4 <Reset_Handler+0x2c>
   803aa:	3b01      	subs	r3, #1
   803ac:	1a9b      	subs	r3, r3, r2
   803ae:	f023 0303 	bic.w	r3, r3, #3
   803b2:	3304      	adds	r3, #4
   803b4:	4413      	add	r3, r2
   803b6:	4912      	ldr	r1, [pc, #72]	; (80400 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   803b8:	f851 0b04 	ldr.w	r0, [r1], #4
   803bc:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   803c0:	429a      	cmp	r2, r3
   803c2:	d1f9      	bne.n	803b8 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   803c4:	4b10      	ldr	r3, [pc, #64]	; (80408 <Reset_Handler+0x70>)
   803c6:	4a11      	ldr	r2, [pc, #68]	; (8040c <Reset_Handler+0x74>)
   803c8:	429a      	cmp	r2, r3
   803ca:	d20a      	bcs.n	803e2 <Reset_Handler+0x4a>
   803cc:	3b01      	subs	r3, #1
   803ce:	1a9b      	subs	r3, r3, r2
   803d0:	f023 0303 	bic.w	r3, r3, #3
   803d4:	3304      	adds	r3, #4
   803d6:	4413      	add	r3, r2
                *pDest++ = 0;
   803d8:	2100      	movs	r1, #0
   803da:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   803de:	4293      	cmp	r3, r2
   803e0:	d1fb      	bne.n	803da <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   803e2:	4b0b      	ldr	r3, [pc, #44]	; (80410 <Reset_Handler+0x78>)
   803e4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803ec:	4a09      	ldr	r2, [pc, #36]	; (80414 <Reset_Handler+0x7c>)
   803ee:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   803f0:	4b09      	ldr	r3, [pc, #36]	; (80418 <Reset_Handler+0x80>)
   803f2:	4798      	blx	r3
        main();
   803f4:	4b09      	ldr	r3, [pc, #36]	; (8041c <Reset_Handler+0x84>)
   803f6:	4798      	blx	r3
   803f8:	e7fe      	b.n	803f8 <Reset_Handler+0x60>
   803fa:	bf00      	nop
   803fc:	20000000 	.word	0x20000000
   80400:	00080b2c 	.word	0x00080b2c
   80404:	20000434 	.word	0x20000434
   80408:	200004b8 	.word	0x200004b8
   8040c:	20000434 	.word	0x20000434
   80410:	00080000 	.word	0x00080000
   80414:	e000ed00 	.word	0xe000ed00
   80418:	00080901 	.word	0x00080901
   8041c:	000804c5 	.word	0x000804c5

00080420 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80420:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80424:	4a20      	ldr	r2, [pc, #128]	; (804a8 <SystemInit+0x88>)
   80426:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80428:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8042c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8042e:	4b1f      	ldr	r3, [pc, #124]	; (804ac <SystemInit+0x8c>)
   80430:	6a1b      	ldr	r3, [r3, #32]
   80432:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80436:	d107      	bne.n	80448 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80438:	4a1d      	ldr	r2, [pc, #116]	; (804b0 <SystemInit+0x90>)
   8043a:	4b1c      	ldr	r3, [pc, #112]	; (804ac <SystemInit+0x8c>)
   8043c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8043e:	461a      	mov	r2, r3
   80440:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80442:	f013 0f01 	tst.w	r3, #1
   80446:	d0fb      	beq.n	80440 <SystemInit+0x20>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80448:	4a1a      	ldr	r2, [pc, #104]	; (804b4 <SystemInit+0x94>)
   8044a:	4b18      	ldr	r3, [pc, #96]	; (804ac <SystemInit+0x8c>)
   8044c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8044e:	461a      	mov	r2, r3
   80450:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80452:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80456:	d0fb      	beq.n	80450 <SystemInit+0x30>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80458:	4a14      	ldr	r2, [pc, #80]	; (804ac <SystemInit+0x8c>)
   8045a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8045c:	f023 0303 	bic.w	r3, r3, #3
   80460:	f043 0301 	orr.w	r3, r3, #1
   80464:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80466:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80468:	f013 0f08 	tst.w	r3, #8
   8046c:	d0fb      	beq.n	80466 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   8046e:	4a12      	ldr	r2, [pc, #72]	; (804b8 <SystemInit+0x98>)
   80470:	4b0e      	ldr	r3, [pc, #56]	; (804ac <SystemInit+0x8c>)
   80472:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80474:	461a      	mov	r2, r3
   80476:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80478:	f013 0f02 	tst.w	r3, #2
   8047c:	d0fb      	beq.n	80476 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   8047e:	2211      	movs	r2, #17
   80480:	4b0a      	ldr	r3, [pc, #40]	; (804ac <SystemInit+0x8c>)
   80482:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80484:	461a      	mov	r2, r3
   80486:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80488:	f013 0f08 	tst.w	r3, #8
   8048c:	d0fb      	beq.n	80486 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   8048e:	2212      	movs	r2, #18
   80490:	4b06      	ldr	r3, [pc, #24]	; (804ac <SystemInit+0x8c>)
   80492:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80494:	461a      	mov	r2, r3
   80496:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80498:	f013 0f08 	tst.w	r3, #8
   8049c:	d0fb      	beq.n	80496 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   8049e:	4a07      	ldr	r2, [pc, #28]	; (804bc <SystemInit+0x9c>)
   804a0:	4b07      	ldr	r3, [pc, #28]	; (804c0 <SystemInit+0xa0>)
   804a2:	601a      	str	r2, [r3, #0]
   804a4:	4770      	bx	lr
   804a6:	bf00      	nop
   804a8:	400e0a00 	.word	0x400e0a00
   804ac:	400e0600 	.word	0x400e0600
   804b0:	00370809 	.word	0x00370809
   804b4:	01370809 	.word	0x01370809
   804b8:	200d3f01 	.word	0x200d3f01
   804bc:	0501bd00 	.word	0x0501bd00
   804c0:	20000000 	.word	0x20000000

000804c4 <main>:
#include "uart.h"
#include "can_controller.h"
#include "can_interrupt.h"

int main (void)
{
   804c4:	b508      	push	{r3, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	SystemInit();
   804c6:	4b0e      	ldr	r3, [pc, #56]	; (80500 <main+0x3c>)
   804c8:	4798      	blx	r3
	configure_uart();
   804ca:	4b0e      	ldr	r3, [pc, #56]	; (80504 <main+0x40>)
   804cc:	4798      	blx	r3
	
	int d = can_init_def_tx_rx_mb(0x00290561);
   804ce:	480e      	ldr	r0, [pc, #56]	; (80508 <main+0x44>)
   804d0:	4b0e      	ldr	r3, [pc, #56]	; (8050c <main+0x48>)
   804d2:	4798      	blx	r3
	printf("Node 2\n\r");
   804d4:	480e      	ldr	r0, [pc, #56]	; (80510 <main+0x4c>)
   804d6:	4b0f      	ldr	r3, [pc, #60]	; (80514 <main+0x50>)
   804d8:	4798      	blx	r3
	
	PIOA -> PIO_PER |= PIO_PER_P19;	//enable pin
   804da:	4b0f      	ldr	r3, [pc, #60]	; (80518 <main+0x54>)
   804dc:	681a      	ldr	r2, [r3, #0]
   804de:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   804e2:	601a      	str	r2, [r3, #0]
	PIOA -> PIO_OER |= PIO_OER_P19; // set as output
   804e4:	691a      	ldr	r2, [r3, #16]
   804e6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   804ea:	611a      	str	r2, [r3, #16]
	PIOA -> PIO_SODR |= PIO_SODR_P19; // set high
   804ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   804ee:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   804f2:	631a      	str	r2, [r3, #48]	; 0x30
	
	WDT -> WDT_MR |= WDT_MR_WDDIS;
   804f4:	4a09      	ldr	r2, [pc, #36]	; (8051c <main+0x58>)
   804f6:	6853      	ldr	r3, [r2, #4]
   804f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   804fc:	6053      	str	r3, [r2, #4]
   804fe:	e7fe      	b.n	804fe <main+0x3a>
   80500:	00080421 	.word	0x00080421
   80504:	0008080d 	.word	0x0008080d
   80508:	00290561 	.word	0x00290561
   8050c:	00080251 	.word	0x00080251
   80510:	00080ad0 	.word	0x00080ad0
   80514:	000807e9 	.word	0x000807e9
   80518:	400e0e00 	.word	0x400e0e00
   8051c:	400e1a50 	.word	0x400e1a50

00080520 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80524:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80526:	1e16      	subs	r6, r2, #0
   80528:	dd48      	ble.n	805bc <prints+0x9c>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   8052a:	780a      	ldrb	r2, [r1, #0]
   8052c:	2a00      	cmp	r2, #0
   8052e:	d035      	beq.n	8059c <prints+0x7c>
   80530:	460a      	mov	r2, r1
   80532:	2400      	movs	r4, #0
   80534:	3401      	adds	r4, #1
   80536:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8053a:	2900      	cmp	r1, #0
   8053c:	d1fa      	bne.n	80534 <prints+0x14>
		if (len >= width) width = 0;
   8053e:	42a6      	cmp	r6, r4
   80540:	dc2d      	bgt.n	8059e <prints+0x7e>
   80542:	2400      	movs	r4, #0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
   80544:	f003 0202 	and.w	r2, r3, #2
   80548:	2a00      	cmp	r2, #0
   8054a:	bf0c      	ite	eq
   8054c:	f04f 0820 	moveq.w	r8, #32
   80550:	f04f 0830 	movne.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
   80554:	f013 0301 	ands.w	r3, r3, #1
   80558:	d123      	bne.n	805a2 <prints+0x82>
		for ( ; width > 0; --width) {
   8055a:	2c00      	cmp	r4, #0
   8055c:	dd28      	ble.n	805b0 <prints+0x90>
   8055e:	4626      	mov	r6, r4
	(void) uart_putchar(c);  //Send characters to uart
   80560:	fa5f f988 	uxtb.w	r9, r8
   80564:	4f18      	ldr	r7, [pc, #96]	; (805c8 <prints+0xa8>)
   80566:	4648      	mov	r0, r9
   80568:	47b8      	blx	r7
		for ( ; width > 0; --width) {
   8056a:	3e01      	subs	r6, #1
   8056c:	d1fb      	bne.n	80566 <prints+0x46>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
   8056e:	7828      	ldrb	r0, [r5, #0]
   80570:	b188      	cbz	r0, 80596 <prints+0x76>
	(void) uart_putchar(c);  //Send characters to uart
   80572:	4f15      	ldr	r7, [pc, #84]	; (805c8 <prints+0xa8>)
   80574:	47b8      	blx	r7
		printchar (out, *string);
		++pc;
   80576:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80578:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   8057c:	2800      	cmp	r0, #0
   8057e:	d1f9      	bne.n	80574 <prints+0x54>
	}
	for ( ; width > 0; --width) {
   80580:	2e00      	cmp	r6, #0
   80582:	dd08      	ble.n	80596 <prints+0x76>
   80584:	4635      	mov	r5, r6
	(void) uart_putchar(c);  //Send characters to uart
   80586:	fa5f f888 	uxtb.w	r8, r8
   8058a:	4f0f      	ldr	r7, [pc, #60]	; (805c8 <prints+0xa8>)
   8058c:	4640      	mov	r0, r8
   8058e:	47b8      	blx	r7
	for ( ; width > 0; --width) {
   80590:	3d01      	subs	r5, #1
   80592:	d1fb      	bne.n	8058c <prints+0x6c>
   80594:	4434      	add	r4, r6
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
   80596:	4620      	mov	r0, r4
   80598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		for (ptr = string; *ptr; ++ptr) ++len;
   8059c:	2400      	movs	r4, #0
		else width -= len;
   8059e:	1b34      	subs	r4, r6, r4
   805a0:	e7d0      	b.n	80544 <prints+0x24>
   805a2:	4626      	mov	r6, r4
	for ( ; *string ; ++string) {
   805a4:	7828      	ldrb	r0, [r5, #0]
   805a6:	b108      	cbz	r0, 805ac <prints+0x8c>
	register int pc = 0, padchar = ' ';
   805a8:	2400      	movs	r4, #0
   805aa:	e7e2      	b.n	80572 <prints+0x52>
   805ac:	2400      	movs	r4, #0
   805ae:	e7e7      	b.n	80580 <prints+0x60>
		for ( ; width > 0; --width) {
   805b0:	4626      	mov	r6, r4
   805b2:	461c      	mov	r4, r3
   805b4:	e7db      	b.n	8056e <prints+0x4e>
	register int pc = 0, padchar = ' ';
   805b6:	f04f 0820 	mov.w	r8, #32
   805ba:	e7d8      	b.n	8056e <prints+0x4e>
	if (!(pad & PAD_RIGHT)) {
   805bc:	f013 0401 	ands.w	r4, r3, #1
   805c0:	d0f9      	beq.n	805b6 <prints+0x96>
	register int pc = 0, padchar = ' ';
   805c2:	f04f 0820 	mov.w	r8, #32
   805c6:	e7ed      	b.n	805a4 <prints+0x84>
   805c8:	00080875 	.word	0x00080875

000805cc <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   805cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   805ce:	b085      	sub	sp, #20
   805d0:	4607      	mov	r7, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   805d2:	b381      	cbz	r1, 80636 <printi+0x6a>
   805d4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   805d6:	b10b      	cbz	r3, 805dc <printi+0x10>
   805d8:	2a0a      	cmp	r2, #10
   805da:	d038      	beq.n	8064e <printi+0x82>
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   805dc:	2300      	movs	r3, #0
   805de:	f88d 300f 	strb.w	r3, [sp, #15]

	while (u) {
   805e2:	2600      	movs	r6, #0
   805e4:	2900      	cmp	r1, #0
   805e6:	d046      	beq.n	80676 <printi+0xaa>
   805e8:	f10d 050f 	add.w	r5, sp, #15
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
   805ec:	990c      	ldr	r1, [sp, #48]	; 0x30
   805ee:	393a      	subs	r1, #58	; 0x3a
		t = u % b;
   805f0:	fbb4 f3f2 	udiv	r3, r4, r2
   805f4:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   805f8:	2b09      	cmp	r3, #9
			t += letbase - '0' - 10;
   805fa:	bfc8      	it	gt
   805fc:	185b      	addgt	r3, r3, r1
		*--s = t + '0';
   805fe:	3330      	adds	r3, #48	; 0x30
   80600:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80604:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80608:	2c00      	cmp	r4, #0
   8060a:	d1f1      	bne.n	805f0 <printi+0x24>
	}

	if (neg) {
   8060c:	b156      	cbz	r6, 80624 <printi+0x58>
		if( width && (pad & PAD_ZERO) ) {
   8060e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80610:	b11b      	cbz	r3, 8061a <printi+0x4e>
   80612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80614:	f013 0f02 	tst.w	r3, #2
   80618:	d125      	bne.n	80666 <printi+0x9a>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8061a:	232d      	movs	r3, #45	; 0x2d
   8061c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80620:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80622:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80626:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80628:	4629      	mov	r1, r5
   8062a:	4638      	mov	r0, r7
   8062c:	4c14      	ldr	r4, [pc, #80]	; (80680 <printi+0xb4>)
   8062e:	47a0      	blx	r4
   80630:	4430      	add	r0, r6
}
   80632:	b005      	add	sp, #20
   80634:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_buf[0] = '0';
   80636:	2330      	movs	r3, #48	; 0x30
   80638:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   8063c:	2300      	movs	r3, #0
   8063e:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80646:	a901      	add	r1, sp, #4
   80648:	4c0d      	ldr	r4, [pc, #52]	; (80680 <printi+0xb4>)
   8064a:	47a0      	blx	r4
   8064c:	e7f1      	b.n	80632 <printi+0x66>
	if (sg && b == 10 && i < 0) {
   8064e:	2900      	cmp	r1, #0
   80650:	dac4      	bge.n	805dc <printi+0x10>
		u = -i;
   80652:	424c      	negs	r4, r1
	*s = '\0';
   80654:	2300      	movs	r3, #0
   80656:	f88d 300f 	strb.w	r3, [sp, #15]
	s = print_buf + PRINT_BUF_LEN-1;
   8065a:	f10d 050f 	add.w	r5, sp, #15
	while (u) {
   8065e:	2c00      	cmp	r4, #0
   80660:	d0d5      	beq.n	8060e <printi+0x42>
		neg = 1;
   80662:	2601      	movs	r6, #1
   80664:	e7c0      	b.n	805e8 <printi+0x1c>
	(void) uart_putchar(c);  //Send characters to uart
   80666:	202d      	movs	r0, #45	; 0x2d
   80668:	4b06      	ldr	r3, [pc, #24]	; (80684 <printi+0xb8>)
   8066a:	4798      	blx	r3
			--width;
   8066c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8066e:	3b01      	subs	r3, #1
   80670:	930a      	str	r3, [sp, #40]	; 0x28
			++pc;
   80672:	2601      	movs	r6, #1
			--width;
   80674:	e7d6      	b.n	80624 <printi+0x58>
	register int t, neg = 0, pc = 0;
   80676:	461e      	mov	r6, r3
	s = print_buf + PRINT_BUF_LEN-1;
   80678:	f10d 050f 	add.w	r5, sp, #15
   8067c:	e7d2      	b.n	80624 <printi+0x58>
   8067e:	bf00      	nop
   80680:	00080521 	.word	0x00080521
   80684:	00080875 	.word	0x00080875

00080688 <print>:

static int print( char **out, const char *format, va_list args )
{
   80688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8068c:	b087      	sub	sp, #28
   8068e:	4680      	mov	r8, r0
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
   80690:	780b      	ldrb	r3, [r1, #0]
   80692:	2b00      	cmp	r3, #0
   80694:	f000 8094 	beq.w	807c0 <print+0x138>
   80698:	468b      	mov	fp, r1
   8069a:	4617      	mov	r7, r2
   8069c:	2500      	movs	r5, #0
	(void) uart_putchar(c);  //Send characters to uart
   8069e:	4e4e      	ldr	r6, [pc, #312]	; (807d8 <print+0x150>)
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
   806a0:	f8df a13c 	ldr.w	sl, [pc, #316]	; 807e0 <print+0x158>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   806a4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 807e4 <print+0x15c>
   806a8:	e046      	b.n	80738 <print+0xb0>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   806aa:	2200      	movs	r2, #0
   806ac:	e070      	b.n	80790 <print+0x108>
				register char *s = (char *)va_arg( args, int );
   806ae:	6839      	ldr	r1, [r7, #0]
   806b0:	3704      	adds	r7, #4
				pc += prints (out, s?s:"(null)", width, pad);
   806b2:	484a      	ldr	r0, [pc, #296]	; (807dc <print+0x154>)
   806b4:	2900      	cmp	r1, #0
   806b6:	bf08      	it	eq
   806b8:	4601      	moveq	r1, r0
   806ba:	4640      	mov	r0, r8
   806bc:	47d0      	blx	sl
   806be:	4405      	add	r5, r0
				continue;
   806c0:	e035      	b.n	8072e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   806c2:	6839      	ldr	r1, [r7, #0]
   806c4:	3704      	adds	r7, #4
   806c6:	2061      	movs	r0, #97	; 0x61
   806c8:	9002      	str	r0, [sp, #8]
   806ca:	9301      	str	r3, [sp, #4]
   806cc:	9200      	str	r2, [sp, #0]
   806ce:	2301      	movs	r3, #1
   806d0:	220a      	movs	r2, #10
   806d2:	4640      	mov	r0, r8
   806d4:	47c8      	blx	r9
   806d6:	4405      	add	r5, r0
				continue;
   806d8:	e029      	b.n	8072e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   806da:	6839      	ldr	r1, [r7, #0]
   806dc:	3704      	adds	r7, #4
   806de:	2061      	movs	r0, #97	; 0x61
   806e0:	9002      	str	r0, [sp, #8]
   806e2:	9301      	str	r3, [sp, #4]
   806e4:	9200      	str	r2, [sp, #0]
   806e6:	2300      	movs	r3, #0
   806e8:	2210      	movs	r2, #16
   806ea:	4640      	mov	r0, r8
   806ec:	47c8      	blx	r9
   806ee:	4405      	add	r5, r0
				continue;
   806f0:	e01d      	b.n	8072e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   806f2:	6839      	ldr	r1, [r7, #0]
   806f4:	3704      	adds	r7, #4
   806f6:	2041      	movs	r0, #65	; 0x41
   806f8:	9002      	str	r0, [sp, #8]
   806fa:	9301      	str	r3, [sp, #4]
   806fc:	9200      	str	r2, [sp, #0]
   806fe:	2300      	movs	r3, #0
   80700:	2210      	movs	r2, #16
   80702:	4640      	mov	r0, r8
   80704:	47c8      	blx	r9
   80706:	4405      	add	r5, r0
				continue;
   80708:	e011      	b.n	8072e <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   8070a:	6839      	ldr	r1, [r7, #0]
   8070c:	3704      	adds	r7, #4
   8070e:	2061      	movs	r0, #97	; 0x61
   80710:	9002      	str	r0, [sp, #8]
   80712:	9301      	str	r3, [sp, #4]
   80714:	9200      	str	r2, [sp, #0]
   80716:	2300      	movs	r3, #0
   80718:	220a      	movs	r2, #10
   8071a:	4640      	mov	r0, r8
   8071c:	47c8      	blx	r9
   8071e:	4405      	add	r5, r0
				continue;
   80720:	e005      	b.n	8072e <print+0xa6>
			++format;
   80722:	46a3      	mov	fp, r4
	(void) uart_putchar(c);  //Send characters to uart
   80724:	f89b 0000 	ldrb.w	r0, [fp]
   80728:	47b0      	blx	r6
			}
		}
		else {
		out:
			printchar (out, *format);
			++pc;
   8072a:	3501      	adds	r5, #1
   8072c:	465c      	mov	r4, fp
	for (; *format != 0; ++format) {
   8072e:	f104 0b01 	add.w	fp, r4, #1
   80732:	7863      	ldrb	r3, [r4, #1]
   80734:	2b00      	cmp	r3, #0
   80736:	d044      	beq.n	807c2 <print+0x13a>
		if (*format == '%') {
   80738:	2b25      	cmp	r3, #37	; 0x25
   8073a:	d1f3      	bne.n	80724 <print+0x9c>
			++format;
   8073c:	f10b 0401 	add.w	r4, fp, #1
			if (*format == '\0') break;
   80740:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80744:	2b00      	cmp	r3, #0
   80746:	d03c      	beq.n	807c2 <print+0x13a>
			if (*format == '%') goto out;
   80748:	2b25      	cmp	r3, #37	; 0x25
   8074a:	d0ea      	beq.n	80722 <print+0x9a>
			if (*format == '-') {
   8074c:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
   8074e:	bf06      	itte	eq
   80750:	f10b 0402 	addeq.w	r4, fp, #2
				pad = PAD_RIGHT;
   80754:	2301      	moveq	r3, #1
			width = pad = 0;
   80756:	2300      	movne	r3, #0
			while (*format == '0') {
   80758:	7822      	ldrb	r2, [r4, #0]
   8075a:	2a30      	cmp	r2, #48	; 0x30
   8075c:	d105      	bne.n	8076a <print+0xe2>
				pad |= PAD_ZERO;
   8075e:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80762:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80766:	2a30      	cmp	r2, #48	; 0x30
   80768:	d0f9      	beq.n	8075e <print+0xd6>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   8076a:	7821      	ldrb	r1, [r4, #0]
   8076c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80770:	b2d2      	uxtb	r2, r2
   80772:	2a09      	cmp	r2, #9
   80774:	d899      	bhi.n	806aa <print+0x22>
   80776:	2200      	movs	r2, #0
				width *= 10;
   80778:	eb02 0282 	add.w	r2, r2, r2, lsl #2
				width += *format - '0';
   8077c:	3930      	subs	r1, #48	; 0x30
   8077e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80782:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80786:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   8078a:	b2c0      	uxtb	r0, r0
   8078c:	2809      	cmp	r0, #9
   8078e:	d9f3      	bls.n	80778 <print+0xf0>
			if( *format == 's' ) {
   80790:	2973      	cmp	r1, #115	; 0x73
   80792:	d08c      	beq.n	806ae <print+0x26>
			if( *format == 'd' ) {
   80794:	2964      	cmp	r1, #100	; 0x64
   80796:	d094      	beq.n	806c2 <print+0x3a>
			if( *format == 'x' ) {
   80798:	2978      	cmp	r1, #120	; 0x78
   8079a:	d09e      	beq.n	806da <print+0x52>
			if( *format == 'X' ) {
   8079c:	2958      	cmp	r1, #88	; 0x58
   8079e:	d0a8      	beq.n	806f2 <print+0x6a>
			if( *format == 'u' ) {
   807a0:	2975      	cmp	r1, #117	; 0x75
   807a2:	d0b2      	beq.n	8070a <print+0x82>
			if( *format == 'c' ) {
   807a4:	2963      	cmp	r1, #99	; 0x63
   807a6:	d1c2      	bne.n	8072e <print+0xa6>
				scr[0] = (char)va_arg( args, int );
   807a8:	6839      	ldr	r1, [r7, #0]
   807aa:	3704      	adds	r7, #4
   807ac:	f88d 1014 	strb.w	r1, [sp, #20]
				scr[1] = '\0';
   807b0:	2100      	movs	r1, #0
   807b2:	f88d 1015 	strb.w	r1, [sp, #21]
				pc += prints (out, scr, width, pad);
   807b6:	a905      	add	r1, sp, #20
   807b8:	4640      	mov	r0, r8
   807ba:	47d0      	blx	sl
   807bc:	4405      	add	r5, r0
				continue;
   807be:	e7b6      	b.n	8072e <print+0xa6>
	register int pc = 0;
   807c0:	2500      	movs	r5, #0
		}
	}
	if (out) **out = '\0';
   807c2:	f1b8 0f00 	cmp.w	r8, #0
   807c6:	d003      	beq.n	807d0 <print+0x148>
   807c8:	f8d8 3000 	ldr.w	r3, [r8]
   807cc:	2200      	movs	r2, #0
   807ce:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   807d0:	4628      	mov	r0, r5
   807d2:	b007      	add	sp, #28
   807d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   807d8:	00080875 	.word	0x00080875
   807dc:	00080adc 	.word	0x00080adc
   807e0:	00080521 	.word	0x00080521
   807e4:	000805cd 	.word	0x000805cd

000807e8 <printf>:

int printf(const char *format, ...)
{
   807e8:	b40f      	push	{r0, r1, r2, r3}
   807ea:	b500      	push	{lr}
   807ec:	b083      	sub	sp, #12
   807ee:	aa04      	add	r2, sp, #16
   807f0:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   807f4:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   807f6:	2000      	movs	r0, #0
   807f8:	4b03      	ldr	r3, [pc, #12]	; (80808 <printf+0x20>)
   807fa:	4798      	blx	r3
}
   807fc:	b003      	add	sp, #12
   807fe:	f85d eb04 	ldr.w	lr, [sp], #4
   80802:	b004      	add	sp, #16
   80804:	4770      	bx	lr
   80806:	bf00      	nop
   80808:	00080689 	.word	0x00080689

0008080c <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   8080c:	4b16      	ldr	r3, [pc, #88]	; (80868 <configure_uart+0x5c>)
   8080e:	2200      	movs	r2, #0
   80810:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80812:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80814:	4b15      	ldr	r3, [pc, #84]	; (8086c <configure_uart+0x60>)
   80816:	f44f 7140 	mov.w	r1, #768	; 0x300
   8081a:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8081c:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   8081e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80820:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80822:	4002      	ands	r2, r0
   80824:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80828:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8082a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   8082c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80830:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80834:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80836:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8083a:	21ac      	movs	r1, #172	; 0xac
   8083c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   8083e:	f240 2123 	movw	r1, #547	; 0x223
   80842:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80844:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80848:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8084a:	f240 2102 	movw	r1, #514	; 0x202
   8084e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80852:	f04f 31ff 	mov.w	r1, #4294967295
   80856:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80858:	21e1      	movs	r1, #225	; 0xe1
   8085a:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8085c:	4904      	ldr	r1, [pc, #16]	; (80870 <configure_uart+0x64>)
   8085e:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80860:	2250      	movs	r2, #80	; 0x50
   80862:	601a      	str	r2, [r3, #0]
   80864:	4770      	bx	lr
   80866:	bf00      	nop
   80868:	20000450 	.word	0x20000450
   8086c:	400e0e00 	.word	0x400e0e00
   80870:	e000e100 	.word	0xe000e100

00080874 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80874:	4b07      	ldr	r3, [pc, #28]	; (80894 <uart_putchar+0x20>)
   80876:	695b      	ldr	r3, [r3, #20]
   80878:	f013 0f02 	tst.w	r3, #2
   8087c:	d008      	beq.n	80890 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   8087e:	4b05      	ldr	r3, [pc, #20]	; (80894 <uart_putchar+0x20>)
   80880:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80882:	461a      	mov	r2, r3
   80884:	6953      	ldr	r3, [r2, #20]
   80886:	f413 7f00 	tst.w	r3, #512	; 0x200
   8088a:	d0fb      	beq.n	80884 <uart_putchar+0x10>
	return 0;
   8088c:	2000      	movs	r0, #0
   8088e:	4770      	bx	lr
	return 1;
   80890:	2001      	movs	r0, #1
}
   80892:	4770      	bx	lr
   80894:	400e0800 	.word	0x400e0800

00080898 <UART_Handler>:

void UART_Handler(void)
{
   80898:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   8089a:	4b15      	ldr	r3, [pc, #84]	; (808f0 <UART_Handler+0x58>)
   8089c:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   8089e:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   808a2:	d003      	beq.n	808ac <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   808a4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   808a8:	4a11      	ldr	r2, [pc, #68]	; (808f0 <UART_Handler+0x58>)
   808aa:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   808ac:	f013 0f01 	tst.w	r3, #1
   808b0:	d012      	beq.n	808d8 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   808b2:	4810      	ldr	r0, [pc, #64]	; (808f4 <UART_Handler+0x5c>)
   808b4:	7842      	ldrb	r2, [r0, #1]
   808b6:	1c53      	adds	r3, r2, #1
   808b8:	4259      	negs	r1, r3
   808ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   808be:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   808c2:	bf58      	it	pl
   808c4:	424b      	negpl	r3, r1
   808c6:	7801      	ldrb	r1, [r0, #0]
   808c8:	428b      	cmp	r3, r1
   808ca:	d006      	beq.n	808da <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   808cc:	4908      	ldr	r1, [pc, #32]	; (808f0 <UART_Handler+0x58>)
   808ce:	6988      	ldr	r0, [r1, #24]
   808d0:	4908      	ldr	r1, [pc, #32]	; (808f4 <UART_Handler+0x5c>)
   808d2:	440a      	add	r2, r1
   808d4:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   808d6:	704b      	strb	r3, [r1, #1]
   808d8:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   808da:	4807      	ldr	r0, [pc, #28]	; (808f8 <UART_Handler+0x60>)
   808dc:	4b07      	ldr	r3, [pc, #28]	; (808fc <UART_Handler+0x64>)
   808de:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   808e0:	4b03      	ldr	r3, [pc, #12]	; (808f0 <UART_Handler+0x58>)
   808e2:	699a      	ldr	r2, [r3, #24]
   808e4:	4b03      	ldr	r3, [pc, #12]	; (808f4 <UART_Handler+0x5c>)
   808e6:	7859      	ldrb	r1, [r3, #1]
   808e8:	440b      	add	r3, r1
   808ea:	709a      	strb	r2, [r3, #2]
			return;
   808ec:	bd08      	pop	{r3, pc}
   808ee:	bf00      	nop
   808f0:	400e0800 	.word	0x400e0800
   808f4:	20000450 	.word	0x20000450
   808f8:	00080ae4 	.word	0x00080ae4
   808fc:	000807e9 	.word	0x000807e9

00080900 <__libc_init_array>:
   80900:	b570      	push	{r4, r5, r6, lr}
   80902:	4e0f      	ldr	r6, [pc, #60]	; (80940 <__libc_init_array+0x40>)
   80904:	4d0f      	ldr	r5, [pc, #60]	; (80944 <__libc_init_array+0x44>)
   80906:	1b76      	subs	r6, r6, r5
   80908:	10b6      	asrs	r6, r6, #2
   8090a:	bf18      	it	ne
   8090c:	2400      	movne	r4, #0
   8090e:	d005      	beq.n	8091c <__libc_init_array+0x1c>
   80910:	3401      	adds	r4, #1
   80912:	f855 3b04 	ldr.w	r3, [r5], #4
   80916:	4798      	blx	r3
   80918:	42a6      	cmp	r6, r4
   8091a:	d1f9      	bne.n	80910 <__libc_init_array+0x10>
   8091c:	4e0a      	ldr	r6, [pc, #40]	; (80948 <__libc_init_array+0x48>)
   8091e:	4d0b      	ldr	r5, [pc, #44]	; (8094c <__libc_init_array+0x4c>)
   80920:	f000 f8f2 	bl	80b08 <_init>
   80924:	1b76      	subs	r6, r6, r5
   80926:	10b6      	asrs	r6, r6, #2
   80928:	bf18      	it	ne
   8092a:	2400      	movne	r4, #0
   8092c:	d006      	beq.n	8093c <__libc_init_array+0x3c>
   8092e:	3401      	adds	r4, #1
   80930:	f855 3b04 	ldr.w	r3, [r5], #4
   80934:	4798      	blx	r3
   80936:	42a6      	cmp	r6, r4
   80938:	d1f9      	bne.n	8092e <__libc_init_array+0x2e>
   8093a:	bd70      	pop	{r4, r5, r6, pc}
   8093c:	bd70      	pop	{r4, r5, r6, pc}
   8093e:	bf00      	nop
   80940:	00080b14 	.word	0x00080b14
   80944:	00080b14 	.word	0x00080b14
   80948:	00080b1c 	.word	0x00080b1c
   8094c:	00080b14 	.word	0x00080b14

00080950 <register_fini>:
   80950:	4b02      	ldr	r3, [pc, #8]	; (8095c <register_fini+0xc>)
   80952:	b113      	cbz	r3, 8095a <register_fini+0xa>
   80954:	4802      	ldr	r0, [pc, #8]	; (80960 <register_fini+0x10>)
   80956:	f000 b805 	b.w	80964 <atexit>
   8095a:	4770      	bx	lr
   8095c:	00000000 	.word	0x00000000
   80960:	00080971 	.word	0x00080971

00080964 <atexit>:
   80964:	2300      	movs	r3, #0
   80966:	4601      	mov	r1, r0
   80968:	461a      	mov	r2, r3
   8096a:	4618      	mov	r0, r3
   8096c:	f000 b81e 	b.w	809ac <__register_exitproc>

00080970 <__libc_fini_array>:
   80970:	b538      	push	{r3, r4, r5, lr}
   80972:	4c0a      	ldr	r4, [pc, #40]	; (8099c <__libc_fini_array+0x2c>)
   80974:	4d0a      	ldr	r5, [pc, #40]	; (809a0 <__libc_fini_array+0x30>)
   80976:	1b64      	subs	r4, r4, r5
   80978:	10a4      	asrs	r4, r4, #2
   8097a:	d00a      	beq.n	80992 <__libc_fini_array+0x22>
   8097c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80980:	3b01      	subs	r3, #1
   80982:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80986:	3c01      	subs	r4, #1
   80988:	f855 3904 	ldr.w	r3, [r5], #-4
   8098c:	4798      	blx	r3
   8098e:	2c00      	cmp	r4, #0
   80990:	d1f9      	bne.n	80986 <__libc_fini_array+0x16>
   80992:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80996:	f000 b8c1 	b.w	80b1c <_fini>
   8099a:	bf00      	nop
   8099c:	00080b2c 	.word	0x00080b2c
   809a0:	00080b28 	.word	0x00080b28

000809a4 <__retarget_lock_acquire_recursive>:
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop

000809a8 <__retarget_lock_release_recursive>:
   809a8:	4770      	bx	lr
   809aa:	bf00      	nop

000809ac <__register_exitproc>:
   809ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   809b0:	4d2c      	ldr	r5, [pc, #176]	; (80a64 <__register_exitproc+0xb8>)
   809b2:	4606      	mov	r6, r0
   809b4:	6828      	ldr	r0, [r5, #0]
   809b6:	4698      	mov	r8, r3
   809b8:	460f      	mov	r7, r1
   809ba:	4691      	mov	r9, r2
   809bc:	f7ff fff2 	bl	809a4 <__retarget_lock_acquire_recursive>
   809c0:	4b29      	ldr	r3, [pc, #164]	; (80a68 <__register_exitproc+0xbc>)
   809c2:	681c      	ldr	r4, [r3, #0]
   809c4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   809c8:	2b00      	cmp	r3, #0
   809ca:	d03e      	beq.n	80a4a <__register_exitproc+0x9e>
   809cc:	685a      	ldr	r2, [r3, #4]
   809ce:	2a1f      	cmp	r2, #31
   809d0:	dc1c      	bgt.n	80a0c <__register_exitproc+0x60>
   809d2:	f102 0e01 	add.w	lr, r2, #1
   809d6:	b176      	cbz	r6, 809f6 <__register_exitproc+0x4a>
   809d8:	2101      	movs	r1, #1
   809da:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   809de:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   809e2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   809e6:	4091      	lsls	r1, r2
   809e8:	4308      	orrs	r0, r1
   809ea:	2e02      	cmp	r6, #2
   809ec:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   809f0:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   809f4:	d023      	beq.n	80a3e <__register_exitproc+0x92>
   809f6:	3202      	adds	r2, #2
   809f8:	f8c3 e004 	str.w	lr, [r3, #4]
   809fc:	6828      	ldr	r0, [r5, #0]
   809fe:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80a02:	f7ff ffd1 	bl	809a8 <__retarget_lock_release_recursive>
   80a06:	2000      	movs	r0, #0
   80a08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a0c:	4b17      	ldr	r3, [pc, #92]	; (80a6c <__register_exitproc+0xc0>)
   80a0e:	b30b      	cbz	r3, 80a54 <__register_exitproc+0xa8>
   80a10:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80a14:	f3af 8000 	nop.w
   80a18:	4603      	mov	r3, r0
   80a1a:	b1d8      	cbz	r0, 80a54 <__register_exitproc+0xa8>
   80a1c:	2000      	movs	r0, #0
   80a1e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80a22:	f04f 0e01 	mov.w	lr, #1
   80a26:	6058      	str	r0, [r3, #4]
   80a28:	6019      	str	r1, [r3, #0]
   80a2a:	4602      	mov	r2, r0
   80a2c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a30:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80a34:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80a38:	2e00      	cmp	r6, #0
   80a3a:	d0dc      	beq.n	809f6 <__register_exitproc+0x4a>
   80a3c:	e7cc      	b.n	809d8 <__register_exitproc+0x2c>
   80a3e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80a42:	4301      	orrs	r1, r0
   80a44:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80a48:	e7d5      	b.n	809f6 <__register_exitproc+0x4a>
   80a4a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80a4e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a52:	e7bb      	b.n	809cc <__register_exitproc+0x20>
   80a54:	6828      	ldr	r0, [r5, #0]
   80a56:	f7ff ffa7 	bl	809a8 <__retarget_lock_release_recursive>
   80a5a:	f04f 30ff 	mov.w	r0, #4294967295
   80a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a62:	bf00      	nop
   80a64:	20000430 	.word	0x20000430
   80a68:	00080b04 	.word	0x00080b04
   80a6c:	00000000 	.word	0x00000000
   80a70:	304e4143 	.word	0x304e4143
   80a74:	73656d20 	.word	0x73656d20
   80a78:	65676173 	.word	0x65676173
   80a7c:	72726120 	.word	0x72726120
   80a80:	64657669 	.word	0x64657669
   80a84:	206e6920 	.word	0x206e6920
   80a88:	2d6e6f6e 	.word	0x2d6e6f6e
   80a8c:	64657375 	.word	0x64657375
   80a90:	69616d20 	.word	0x69616d20
   80a94:	786f626c 	.word	0x786f626c
   80a98:	00000d0a 	.word	0x00000d0a
   80a9c:	7373656d 	.word	0x7373656d
   80aa0:	20656761 	.word	0x20656761
   80aa4:	203a6469 	.word	0x203a6469
   80aa8:	0d0a6425 	.word	0x0d0a6425
   80aac:	00000000 	.word	0x00000000
   80ab0:	7373656d 	.word	0x7373656d
   80ab4:	20656761 	.word	0x20656761
   80ab8:	61746164 	.word	0x61746164
   80abc:	6e656c20 	.word	0x6e656c20
   80ac0:	3a687467 	.word	0x3a687467
   80ac4:	0a642520 	.word	0x0a642520
   80ac8:	0000000d 	.word	0x0000000d
   80acc:	00206425 	.word	0x00206425
   80ad0:	65646f4e 	.word	0x65646f4e
   80ad4:	0d0a3220 	.word	0x0d0a3220
   80ad8:	00000000 	.word	0x00000000
   80adc:	6c756e28 	.word	0x6c756e28
   80ae0:	0000296c 	.word	0x0000296c
   80ae4:	3a525245 	.word	0x3a525245
   80ae8:	52415520 	.word	0x52415520
   80aec:	58522054 	.word	0x58522054
   80af0:	66756220 	.word	0x66756220
   80af4:	20726566 	.word	0x20726566
   80af8:	66207369 	.word	0x66207369
   80afc:	0a6c6c75 	.word	0x0a6c6c75
   80b00:	0000000d 	.word	0x0000000d

00080b04 <_global_impure_ptr>:
   80b04:	20000008                                ... 

00080b08 <_init>:
   80b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b0a:	bf00      	nop
   80b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80b0e:	bc08      	pop	{r3}
   80b10:	469e      	mov	lr, r3
   80b12:	4770      	bx	lr

00080b14 <__init_array_start>:
   80b14:	00080951 	.word	0x00080951

00080b18 <__frame_dummy_init_array_entry>:
   80b18:	00080119                                ....

00080b1c <_fini>:
   80b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b1e:	bf00      	nop
   80b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80b22:	bc08      	pop	{r3}
   80b24:	469e      	mov	lr, r3
   80b26:	4770      	bx	lr

00080b28 <__fini_array_start>:
   80b28:	000800f5 	.word	0x000800f5
