// Seed: 4167558642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    output wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output wire id_14,
    output logic id_15,
    output wand id_16,
    input wor id_17,
    input tri id_18,
    input tri1 id_19,
    output uwire id_20,
    output supply0 id_21,
    input wire id_22,
    output wor id_23,
    input supply1 id_24,
    input wor id_25,
    input tri id_26,
    input uwire id_27,
    input supply0 id_28,
    input tri0 id_29,
    input tri1 id_30,
    input wor id_31,
    input wand id_32,
    input supply0 id_33,
    input supply1 id_34,
    input wand id_35,
    input uwire id_36,
    output tri id_37,
    input wire id_38,
    output supply1 id_39,
    input supply0 id_40,
    input supply0 id_41,
    input tri id_42,
    input wand id_43,
    output supply1 id_44,
    output logic id_45
    , id_47
);
  always @(*) begin : LABEL_0
    $signed(15);
    ;
    begin : LABEL_1
      if (1) begin : LABEL_2
        if (1)
          if (!(1) || 1) id_45 <= (id_40) - id_8;
          else id_15 <= -1;
      end
    end
  end
  module_0 modCall_1 (
      id_47,
      id_47,
      id_47,
      id_47,
      id_47,
      id_47,
      id_47,
      id_47
  );
endmodule
