{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604539735212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 19:28:54 2020 " "Processing started: Wed Nov 04 19:28:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604539735215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604539735215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604539735215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604539735353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604539738638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604539738638 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1604539738710 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1604539738710 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1604539745659 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604539747567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604539747717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604539768705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604539768705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.851 " "Worst-case setup slack is -20.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539768732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539768732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.851         -413485.238 iCLK  " "  -20.851         -413485.238 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539768732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539768732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539769732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539769780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539769828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539769912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539769912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.851 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.851" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539776932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -20.851 (VIOLATED) " "Path #1: Setup slack is -20.851 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.083      3.083  R        clock network delay " "     3.083      3.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.315      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q " "     3.315      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.315      0.000 FF  CELL  counter\|reg\|\\G1:25:dff_i\|s_Q\|q " "     3.315      0.000 FF  CELL  counter\|reg\|\\G1:25:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.347 FF    IC  s_IMemAddr\[6\]~0\|datad " "     3.662      0.347 FF    IC  s_IMemAddr\[6\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.125 FF  CELL  s_IMemAddr\[6\]~0\|combout " "     3.787      0.125 FF  CELL  s_IMemAddr\[6\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.119      2.332 FF    IC  IMem\|ram~37630\|dataa " "     6.119      2.332 FF    IC  IMem\|ram~37630\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.543      0.424 FF  CELL  IMem\|ram~37630\|combout " "     6.543      0.424 FF  CELL  IMem\|ram~37630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.243      0.700 FF    IC  IMem\|ram~37631\|datad " "     7.243      0.700 FF    IC  IMem\|ram~37631\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.393      0.150 FR  CELL  IMem\|ram~37631\|combout " "     7.393      0.150 FR  CELL  IMem\|ram~37631\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      1.279 RR    IC  IMem\|ram~37634\|datac " "     8.672      1.279 RR    IC  IMem\|ram~37634\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.959      0.287 RR  CELL  IMem\|ram~37634\|combout " "     8.959      0.287 RR  CELL  IMem\|ram~37634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.164      0.205 RR    IC  IMem\|ram~37637\|datad " "     9.164      0.205 RR    IC  IMem\|ram~37637\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.303      0.139 RF  CELL  IMem\|ram~37637\|combout " "     9.303      0.139 RF  CELL  IMem\|ram~37637\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.812      2.509 FF    IC  IMem\|ram~37669\|datac " "    11.812      2.509 FF    IC  IMem\|ram~37669\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.093      0.281 FF  CELL  IMem\|ram~37669\|combout " "    12.093      0.281 FF  CELL  IMem\|ram~37669\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.327      0.234 FF    IC  IMem\|ram~37712\|datac " "    12.327      0.234 FF    IC  IMem\|ram~37712\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.608      0.281 FF  CELL  IMem\|ram~37712\|combout " "    12.608      0.281 FF  CELL  IMem\|ram~37712\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.782      2.174 FF    IC  IMem\|ram~37755\|datab " "    14.782      2.174 FF    IC  IMem\|ram~37755\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.186      0.404 FF  CELL  IMem\|ram~37755\|combout " "    15.186      0.404 FF  CELL  IMem\|ram~37755\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.415      0.229 FF    IC  IMem\|ram~38267\|datad " "    15.415      0.229 FF    IC  IMem\|ram~38267\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.540      0.125 FF  CELL  IMem\|ram~38267\|combout " "    15.540      0.125 FF  CELL  IMem\|ram~38267\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.985      1.445 FF    IC  ALUctl\|ALUControl~12\|datac " "    16.985      1.445 FF    IC  ALUctl\|ALUControl~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.266      0.281 FF  CELL  ALUctl\|ALUControl~12\|combout " "    17.266      0.281 FF  CELL  ALUctl\|ALUControl~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.856      0.590 FF    IC  ALUctl\|ALUControl~13\|datac " "    17.856      0.590 FF    IC  ALUctl\|ALUControl~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.137      0.281 FF  CELL  ALUctl\|ALUControl~13\|combout " "    18.137      0.281 FF  CELL  ALUctl\|ALUControl~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.439      0.302 FF    IC  ALUctl\|ALUControl~28\|datab " "    18.439      0.302 FF    IC  ALUctl\|ALUControl~28\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.831      0.392 FR  CELL  ALUctl\|ALUControl~28\|combout " "    18.831      0.392 FR  CELL  ALUctl\|ALUControl~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.863      1.032 RR    IC  ALU\|ctl_sll~0\|dataa " "    19.863      1.032 RR    IC  ALU\|ctl_sll~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.245      0.382 RF  CELL  ALU\|ctl_sll~0\|combout " "    20.245      0.382 RF  CELL  ALU\|ctl_sll~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.500      0.255 FF    IC  ALU\|ctl_LorR~0\|datac " "    20.500      0.255 FF    IC  ALU\|ctl_LorR~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.761      0.261 FR  CELL  ALU\|ctl_LorR~0\|combout " "    20.761      0.261 FR  CELL  ALU\|ctl_LorR~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.866      1.105 RR    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|datab " "    21.866      1.105 RR    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.309      0.443 RF  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|combout " "    22.309      0.443 RF  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.054      0.745 FF    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|datac " "    23.054      0.745 FF    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.335      0.281 FF  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|combout " "    23.335      0.281 FF  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.591      0.256 FF    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datac " "    23.591      0.256 FF    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.872      0.281 FF  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout " "    23.872      0.281 FF  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.736      2.864 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad " "    26.736      2.864 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.861      0.125 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout " "    26.861      0.125 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.096      0.235 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac " "    27.096      0.235 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.377      0.281 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout " "    27.377      0.281 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.609      0.232 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac " "    27.609      0.232 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.890      0.281 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout " "    27.890      0.281 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.140      0.250 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad " "    28.140      0.250 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.265      0.125 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout " "    28.265      0.125 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.492      0.227 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad " "    28.492      0.227 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.617      0.125 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout " "    28.617      0.125 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.025      2.408 FF    IC  DMem\|ram~33027\|datab " "    31.025      2.408 FF    IC  DMem\|ram~33027\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.417      0.392 FR  CELL  DMem\|ram~33027\|combout " "    31.417      0.392 FR  CELL  DMem\|ram~33027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.921      1.504 RR    IC  DMem\|ram~33028\|datad " "    32.921      1.504 RR    IC  DMem\|ram~33028\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.076      0.155 RR  CELL  DMem\|ram~33028\|combout " "    33.076      0.155 RR  CELL  DMem\|ram~33028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.233      2.157 RR    IC  DMem\|ram~33029\|datab " "    35.233      2.157 RR    IC  DMem\|ram~33029\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.651      0.418 RR  CELL  DMem\|ram~33029\|combout " "    35.651      0.418 RR  CELL  DMem\|ram~33029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.856      0.205 RR    IC  DMem\|ram~33032\|datad " "    35.856      0.205 RR    IC  DMem\|ram~33032\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.995      0.139 RF  CELL  DMem\|ram~33032\|combout " "    35.995      0.139 RF  CELL  DMem\|ram~33032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.305      1.310 FF    IC  DMem\|ram~33064\|dataa " "    37.305      1.310 FF    IC  DMem\|ram~33064\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.705      0.400 FF  CELL  DMem\|ram~33064\|combout " "    37.705      0.400 FF  CELL  DMem\|ram~33064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.341      1.636 FF    IC  DMem\|ram~33107\|datad " "    39.341      1.636 FF    IC  DMem\|ram~33107\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.466      0.125 FF  CELL  DMem\|ram~33107\|combout " "    39.466      0.125 FF  CELL  DMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.743      0.277 FF    IC  DMem\|ram~33150\|dataa " "    39.743      0.277 FF    IC  DMem\|ram~33150\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.167      0.424 FF  CELL  DMem\|ram~33150\|combout " "    40.167      0.424 FF  CELL  DMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.402      0.235 FF    IC  DMem\|ram~33321\|datac " "    40.402      0.235 FF    IC  DMem\|ram~33321\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.683      0.281 FF  CELL  DMem\|ram~33321\|combout " "    40.683      0.281 FF  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.914      0.231 FF    IC  DMem\|ram~33492\|datac " "    40.914      0.231 FF    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.195      0.281 FF  CELL  DMem\|ram~33492\|combout " "    41.195      0.281 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.617      0.422 FF    IC  s_WDlui\[0\]~2\|datac " "    41.617      0.422 FF    IC  s_WDlui\[0\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.898      0.281 FF  CELL  s_WDlui\[0\]~2\|combout " "    41.898      0.281 FF  CELL  s_WDlui\[0\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.126      0.228 FF    IC  s_WDlui\[0\]~3\|datad " "    42.126      0.228 FF    IC  s_WDlui\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.276      0.150 FR  CELL  s_WDlui\[0\]~3\|combout " "    42.276      0.150 FR  CELL  s_WDlui\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.907      1.631 RR    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata " "    43.907      1.631 RR    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.313      0.406 RR  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    44.313      0.406 RR  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.432      3.432  R        clock network delay " "    23.432      3.432  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.464      0.032           clock pessimism removed " "    23.464      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.444     -0.020           clock uncertainty " "    23.444     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.462      0.018     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    23.462      0.018     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.313 " "Data Arrival Time  :    44.313" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.462 " "Data Required Time :    23.462" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -20.851 (VIOLATED) " "Slack              :   -20.851 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539776935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539776935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539778399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.993      2.993  R        clock network delay " "     2.993      2.993  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.225      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     3.225      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.225      0.000 FF  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q " "     3.225      0.000 FF  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.225      0.000 FF    IC  counter\|next_pc\[9\]~46\|datac " "     3.225      0.000 FF    IC  counter\|next_pc\[9\]~46\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.361 FF  CELL  counter\|next_pc\[9\]~46\|combout " "     3.586      0.361 FF  CELL  counter\|next_pc\[9\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.000 FF    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d " "     3.586      0.000 FF    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.076 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     3.662      0.076 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      3.107  R        clock network delay " "     3.107      3.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.075     -0.032           clock pessimism removed " "     3.075     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.075      0.000           clock uncertainty " "     3.075      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.186      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     3.261      0.186      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.662 " "Data Arrival Time  :     3.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.261 " "Data Required Time :     3.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539778399 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539778399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604539778402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604539778600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604539789988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604539797411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604539797411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.583 " "Worst-case setup slack is -17.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539797447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539797447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.583         -325620.320 iCLK  " "  -17.583         -325620.320 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539797447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539797447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 iCLK  " "    0.353               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539798440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539798470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539798506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.769 " "Worst-case minimum pulse width slack is 9.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.769               0.000 iCLK  " "    9.769               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539798590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539798590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.583 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.583" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539805835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.583 (VIOLATED) " "Path #1: Setup slack is -17.583 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q " "     3.008      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:25:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.000 FF  CELL  counter\|reg\|\\G1:25:dff_i\|s_Q\|q " "     3.008      0.000 FF  CELL  counter\|reg\|\\G1:25:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.322      0.314 FF    IC  s_IMemAddr\[6\]~0\|datad " "     3.322      0.314 FF    IC  s_IMemAddr\[6\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.432      0.110 FF  CELL  s_IMemAddr\[6\]~0\|combout " "     3.432      0.110 FF  CELL  s_IMemAddr\[6\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.531      2.099 FF    IC  IMem\|ram~37630\|dataa " "     5.531      2.099 FF    IC  IMem\|ram~37630\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.880      0.349 FR  CELL  IMem\|ram~37630\|combout " "     5.880      0.349 FR  CELL  IMem\|ram~37630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.540      0.660 RR    IC  IMem\|ram~37631\|datad " "     6.540      0.660 RR    IC  IMem\|ram~37631\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.684      0.144 RR  CELL  IMem\|ram~37631\|combout " "     6.684      0.144 RR  CELL  IMem\|ram~37631\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.883      1.199 RR    IC  IMem\|ram~37634\|datac " "     7.883      1.199 RR    IC  IMem\|ram~37634\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.148      0.265 RR  CELL  IMem\|ram~37634\|combout " "     8.148      0.265 RR  CELL  IMem\|ram~37634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.189 RR    IC  IMem\|ram~37637\|datad " "     8.337      0.189 RR    IC  IMem\|ram~37637\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.481      0.144 RR  CELL  IMem\|ram~37637\|combout " "     8.481      0.144 RR  CELL  IMem\|ram~37637\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.851      2.370 RR    IC  IMem\|ram~37669\|datac " "    10.851      2.370 RR    IC  IMem\|ram~37669\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.116      0.265 RR  CELL  IMem\|ram~37669\|combout " "    11.116      0.265 RR  CELL  IMem\|ram~37669\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.302      0.186 RR    IC  IMem\|ram~37712\|datac " "    11.302      0.186 RR    IC  IMem\|ram~37712\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.567      0.265 RR  CELL  IMem\|ram~37712\|combout " "    11.567      0.265 RR  CELL  IMem\|ram~37712\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.556      1.989 RR    IC  IMem\|ram~37755\|datab " "    13.556      1.989 RR    IC  IMem\|ram~37755\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.937      0.381 RR  CELL  IMem\|ram~37755\|combout " "    13.937      0.381 RR  CELL  IMem\|ram~37755\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.126      0.189 RR    IC  IMem\|ram~38267\|datad " "    14.126      0.189 RR    IC  IMem\|ram~38267\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.270      0.144 RR  CELL  IMem\|ram~38267\|combout " "    14.270      0.144 RR  CELL  IMem\|ram~38267\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.595      1.325 RR    IC  ALUctl\|ALUControl~12\|datac " "    15.595      1.325 RR    IC  ALUctl\|ALUControl~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.860      0.265 RR  CELL  ALUctl\|ALUControl~12\|combout " "    15.860      0.265 RR  CELL  ALUctl\|ALUControl~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.422      0.562 RR    IC  ALUctl\|ALUControl~13\|datac " "    16.422      0.562 RR    IC  ALUctl\|ALUControl~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.685      0.263 RR  CELL  ALUctl\|ALUControl~13\|combout " "    16.685      0.263 RR  CELL  ALUctl\|ALUControl~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.931      0.246 RR    IC  ALUctl\|ALUControl~28\|datab " "    16.931      0.246 RR    IC  ALUctl\|ALUControl~28\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.306      0.375 RF  CELL  ALUctl\|ALUControl~28\|combout " "    17.306      0.375 RF  CELL  ALUctl\|ALUControl~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.204      0.898 FF    IC  ALU\|ctl_sll~0\|dataa " "    18.204      0.898 FF    IC  ALU\|ctl_sll~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.538      0.334 FR  CELL  ALU\|ctl_sll~0\|combout " "    18.538      0.334 FR  CELL  ALU\|ctl_sll~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.735      0.197 RR    IC  ALU\|ctl_LorR~0\|datac " "    18.735      0.197 RR    IC  ALU\|ctl_LorR~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.980      0.245 RF  CELL  ALU\|ctl_LorR~0\|combout " "    18.980      0.245 RF  CELL  ALU\|ctl_LorR~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.949      0.969 FF    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|datab " "    19.949      0.969 FF    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.340      0.391 FR  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|combout " "    20.340      0.391 FR  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.038      0.698 RR    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|datac " "    21.038      0.698 RR    IC  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.303      0.265 RR  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|combout " "    21.303      0.265 RR  CELL  ALU\|BarrelShifter\|\\G1:9:mux1i\|O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.509      0.206 RR    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datac " "    21.509      0.206 RR    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.774      0.265 RR  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout " "    21.774      0.265 RR  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.507      2.733 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad " "    24.507      2.733 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.651      0.144 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout " "    24.651      0.144 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.837      0.186 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac " "    24.837      0.186 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.102      0.265 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout " "    25.102      0.265 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.286      0.184 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac " "    25.286      0.184 RR    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.551      0.265 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout " "    25.551      0.265 RR  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.760      0.209 RR    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad " "    25.760      0.209 RR    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.904      0.144 RR  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout " "    25.904      0.144 RR  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.092      0.188 RR    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad " "    26.092      0.188 RR    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.236      0.144 RR  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout " "    26.236      0.144 RR  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.392      2.156 RR    IC  DMem\|ram~33027\|datab " "    28.392      2.156 RR    IC  DMem\|ram~33027\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.756      0.364 RR  CELL  DMem\|ram~33027\|combout " "    28.756      0.364 RR  CELL  DMem\|ram~33027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.181      1.425 RR    IC  DMem\|ram~33028\|datad " "    30.181      1.425 RR    IC  DMem\|ram~33028\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.325      0.144 RR  CELL  DMem\|ram~33028\|combout " "    30.325      0.144 RR  CELL  DMem\|ram~33028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.350      2.025 RR    IC  DMem\|ram~33029\|datab " "    32.350      2.025 RR    IC  DMem\|ram~33029\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.731      0.381 RR  CELL  DMem\|ram~33029\|combout " "    32.731      0.381 RR  CELL  DMem\|ram~33029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.920      0.189 RR    IC  DMem\|ram~33032\|datad " "    32.920      0.189 RR    IC  DMem\|ram~33032\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.064      0.144 RR  CELL  DMem\|ram~33032\|combout " "    33.064      0.144 RR  CELL  DMem\|ram~33032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.306      1.242 RR    IC  DMem\|ram~33064\|dataa " "    34.306      1.242 RR    IC  DMem\|ram~33064\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.673      0.367 RR  CELL  DMem\|ram~33064\|combout " "    34.673      0.367 RR  CELL  DMem\|ram~33064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.213      1.540 RR    IC  DMem\|ram~33107\|datad " "    36.213      1.540 RR    IC  DMem\|ram~33107\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.357      0.144 RR  CELL  DMem\|ram~33107\|combout " "    36.357      0.144 RR  CELL  DMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.576      0.219 RR    IC  DMem\|ram~33150\|dataa " "    36.576      0.219 RR    IC  DMem\|ram~33150\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.956      0.380 RR  CELL  DMem\|ram~33150\|combout " "    36.956      0.380 RR  CELL  DMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.142      0.186 RR    IC  DMem\|ram~33321\|datac " "    37.142      0.186 RR    IC  DMem\|ram~33321\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.407      0.265 RR  CELL  DMem\|ram~33321\|combout " "    37.407      0.265 RR  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.590      0.183 RR    IC  DMem\|ram~33492\|datac " "    37.590      0.183 RR    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.855      0.265 RR  CELL  DMem\|ram~33492\|combout " "    37.855      0.265 RR  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.247      0.392 RR    IC  s_WDlui\[0\]~2\|datac " "    38.247      0.392 RR    IC  s_WDlui\[0\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.512      0.265 RR  CELL  s_WDlui\[0\]~2\|combout " "    38.512      0.265 RR  CELL  s_WDlui\[0\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.700      0.188 RR    IC  s_WDlui\[0\]~3\|datad " "    38.700      0.188 RR    IC  s_WDlui\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.844      0.144 RR  CELL  s_WDlui\[0\]~3\|combout " "    38.844      0.144 RR  CELL  s_WDlui\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.364      1.520 RR    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata " "    40.364      1.520 RR    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.734      0.370 RR  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    40.734      0.370 RR  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      3.124  R        clock network delay " "    23.124      3.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.152      0.028           clock pessimism removed " "    23.152      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.132     -0.020           clock uncertainty " "    23.132     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.151      0.019     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    23.151      0.019     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.734 " "Data Arrival Time  :    40.734" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.151 " "Data Required Time :    23.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.583 (VIOLATED) " "Slack              :   -17.583 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539805838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539805838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539807293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.720      2.720  R        clock network delay " "     2.720      2.720  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     2.933      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 FF  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q " "     2.933      0.000 FF  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 FF    IC  counter\|next_pc\[9\]~46\|datac " "     2.933      0.000 FF    IC  counter\|next_pc\[9\]~46\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.252      0.319 FF  CELL  counter\|next_pc\[9\]~46\|combout " "     3.252      0.319 FF  CELL  counter\|next_pc\[9\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.252      0.000 FF    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d " "     3.252      0.000 FF    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.065 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     3.317      0.065 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793     -0.028           clock pessimism removed " "     2.793     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000           clock uncertainty " "     2.793      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.171      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     2.964      0.171      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.317 " "Data Arrival Time  :     3.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.964 " "Data Required Time :     2.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539807296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539807296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604539807299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604539811406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604539811406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.343 " "Worst-case setup slack is -1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539811439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539811439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343             -95.099 iCLK  " "   -1.343             -95.099 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539811439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539811439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 iCLK  " "    0.181               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539812450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539812486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604539812522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604539812606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604539812606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.343 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819896 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539819896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.343 (VIOLATED) " "Path #1: Setup slack is -1.343 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:26:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:26:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "To Node      : registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.626      1.626  R        clock network delay " "     1.626      1.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.731      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:26:dff_i\|s_Q " "     1.731      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:26:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.731      0.000 FF  CELL  counter\|reg\|\\G1:26:dff_i\|s_Q\|q " "     1.731      0.000 FF  CELL  counter\|reg\|\\G1:26:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.180 FF    IC  s_IMemAddr\[5\]~6\|datad " "     1.911      0.180 FF    IC  s_IMemAddr\[5\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.063 FF  CELL  s_IMemAddr\[5\]~6\|combout " "     1.974      0.063 FF  CELL  s_IMemAddr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      1.259 FF    IC  IMem\|ram~42304\|dataa " "     3.233      1.259 FF    IC  IMem\|ram~42304\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.204 FF  CELL  IMem\|ram~42304\|combout " "     3.437      0.204 FF  CELL  IMem\|ram~42304\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.567      0.130 FF    IC  IMem\|ram~42305\|datab " "     3.567      0.130 FF    IC  IMem\|ram~42305\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.774      0.207 FF  CELL  IMem\|ram~42305\|combout " "     3.774      0.207 FF  CELL  IMem\|ram~42305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.871      1.097 FF    IC  IMem\|ram~42313\|dataa " "     4.871      1.097 FF    IC  IMem\|ram~42313\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.204 FF  CELL  IMem\|ram~42313\|combout " "     5.075      0.204 FF  CELL  IMem\|ram~42313\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.211      0.136 FF    IC  IMem\|ram~42314\|dataa " "     5.211      0.136 FF    IC  IMem\|ram~42314\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.384      0.173 FF  CELL  IMem\|ram~42314\|combout " "     5.384      0.173 FF  CELL  IMem\|ram~42314\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      1.688 FF    IC  IMem\|ram~42315\|datad " "     7.072      1.688 FF    IC  IMem\|ram~42315\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.135      0.063 FF  CELL  IMem\|ram~42315\|combout " "     7.135      0.063 FF  CELL  IMem\|ram~42315\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.247      0.112 FF    IC  IMem\|ram~42358\|datac " "     7.247      0.112 FF    IC  IMem\|ram~42358\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.380      0.133 FF  CELL  IMem\|ram~42358\|combout " "     7.380      0.133 FF  CELL  IMem\|ram~42358\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.513      0.133 FF    IC  IMem\|ram~42359\|datab " "     7.513      0.133 FF    IC  IMem\|ram~42359\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.706      0.193 FF  CELL  IMem\|ram~42359\|combout " "     7.706      0.193 FF  CELL  IMem\|ram~42359\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.704      0.998 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:11:mux_i\|o_z~3\|datac " "     8.704      0.998 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:11:mux_i\|o_z~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.837      0.133 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:11:mux_i\|o_z~3\|combout " "     8.837      0.133 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:11:mux_i\|o_z~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.347      0.510 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~14\|datab " "     9.347      0.510 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.566      0.219 FR  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~14\|combout " "     9.566      0.219 FR  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      0.090 RR    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~15\|datad " "     9.656      0.090 RR    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.722      0.066 RF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~15\|combout " "     9.722      0.066 RF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.118      0.396 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~16\|datad " "    10.118      0.396 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.181      0.063 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~16\|combout " "    10.181      0.063 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.291      0.110 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~19\|datad " "    10.291      0.110 FF    IC  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.354      0.063 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~19\|combout " "    10.354      0.063 FF  CELL  reg\|mux_rt\|\\G2_1:4:G2_2:0:mux_j_i\|\\G1:23:mux_i\|o_z~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.116      0.762 FF    IC  ALUmux\|\\G1:23:mux_i\|o_z~0\|datad " "    11.116      0.762 FF    IC  ALUmux\|\\G1:23:mux_i\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.179      0.063 FF  CELL  ALUmux\|\\G1:23:mux_i\|o_z~0\|combout " "    11.179      0.063 FF  CELL  ALUmux\|\\G1:23:mux_i\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      0.878 FF    IC  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~0\|datad " "    12.057      0.878 FF    IC  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.120      0.063 FF  CELL  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~0\|combout " "    12.120      0.063 FF  CELL  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.232      0.112 FF    IC  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~1\|datad " "    12.232      0.112 FF    IC  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.295      0.063 FF  CELL  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~1\|combout " "    12.295      0.063 FF  CELL  ALU\|BarrelShifter\|\\G1:7:mux1i\|O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.408      0.113 FF    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datad " "    12.408      0.113 FF    IC  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.471      0.063 FF  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout " "    12.471      0.063 FF  CELL  ALU\|BarrelShifter\|\\G2:7:mux2i\|O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.073      1.602 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad " "    14.073      1.602 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.136      0.063 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout " "    14.136      0.063 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.248      0.112 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac " "    14.248      0.112 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.381      0.133 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout " "    14.381      0.133 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.491      0.110 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac " "    14.491      0.110 FF    IC  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.624      0.133 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout " "    14.624      0.133 FF  CELL  ALU\|BarrelShifter\|\\G16:3:mux16i\|O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.743      0.119 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad " "    14.743      0.119 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.806      0.063 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout " "    14.806      0.063 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.914      0.108 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad " "    14.914      0.108 FF    IC  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.977      0.063 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout " "    14.977      0.063 FF  CELL  ALU\|finalMux\|\\G1:28:mux_i\|o_z~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.350      1.373 FF    IC  DMem\|ram~33027\|datab " "    16.350      1.373 FF    IC  DMem\|ram~33027\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.557      0.207 FF  CELL  DMem\|ram~33027\|combout " "    16.557      0.207 FF  CELL  DMem\|ram~33027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.355      0.798 FF    IC  DMem\|ram~33028\|datad " "    17.355      0.798 FF    IC  DMem\|ram~33028\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.418      0.063 FF  CELL  DMem\|ram~33028\|combout " "    17.418      0.063 FF  CELL  DMem\|ram~33028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.559      1.141 FF    IC  DMem\|ram~33029\|datab " "    18.559      1.141 FF    IC  DMem\|ram~33029\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.751      0.192 FF  CELL  DMem\|ram~33029\|combout " "    18.751      0.192 FF  CELL  DMem\|ram~33029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.859      0.108 FF    IC  DMem\|ram~33032\|datad " "    18.859      0.108 FF    IC  DMem\|ram~33032\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.922      0.063 FF  CELL  DMem\|ram~33032\|combout " "    18.922      0.063 FF  CELL  DMem\|ram~33032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.628      0.706 FF    IC  DMem\|ram~33064\|dataa " "    19.628      0.706 FF    IC  DMem\|ram~33064\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.821      0.193 FF  CELL  DMem\|ram~33064\|combout " "    19.821      0.193 FF  CELL  DMem\|ram~33064\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.716      0.895 FF    IC  DMem\|ram~33107\|datad " "    20.716      0.895 FF    IC  DMem\|ram~33107\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.779      0.063 FF  CELL  DMem\|ram~33107\|combout " "    20.779      0.063 FF  CELL  DMem\|ram~33107\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.914      0.135 FF    IC  DMem\|ram~33150\|dataa " "    20.914      0.135 FF    IC  DMem\|ram~33150\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.118      0.204 FF  CELL  DMem\|ram~33150\|combout " "    21.118      0.204 FF  CELL  DMem\|ram~33150\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.230      0.112 FF    IC  DMem\|ram~33321\|datac " "    21.230      0.112 FF    IC  DMem\|ram~33321\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.363      0.133 FF  CELL  DMem\|ram~33321\|combout " "    21.363      0.133 FF  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.472      0.109 FF    IC  DMem\|ram~33492\|datac " "    21.472      0.109 FF    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.605      0.133 FF  CELL  DMem\|ram~33492\|combout " "    21.605      0.133 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.818      0.213 FF    IC  s_WDlui\[0\]~2\|datac " "    21.818      0.213 FF    IC  s_WDlui\[0\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.951      0.133 FF  CELL  s_WDlui\[0\]~2\|combout " "    21.951      0.133 FF  CELL  s_WDlui\[0\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.059      0.108 FF    IC  s_WDlui\[0\]~3\|datad " "    22.059      0.108 FF    IC  s_WDlui\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.122      0.063 FF  CELL  s_WDlui\[0\]~3\|combout " "    22.122      0.063 FF  CELL  s_WDlui\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      0.854 FF    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata " "    22.976      0.854 FF    IC  reg\|\\G0:18:register_j\|\\G1:0:dff_i\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.151      0.175 FF  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    23.151      0.175 FF  CELL  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.816      1.816  R        clock network delay " "    21.816      1.816  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.821      0.005           clock pessimism removed " "    21.821      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.801     -0.020           clock uncertainty " "    21.801     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.808      0.007     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q " "    21.808      0.007     uTsu  registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:18:register_j\|dffg:\\G1:0:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.151 " "Data Arrival Time  :    23.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.808 " "Data Required Time :    21.808" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.343 (VIOLATED) " "Slack              :    -1.343 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539819899 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539819899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539821127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.600      1.600  R        clock network delay " "     1.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     1.705      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.000 RR  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q " "     1.705      0.000 RR  CELL  counter\|reg\|\\G1:9:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.000 RR    IC  counter\|next_pc\[9\]~46\|datac " "     1.705      0.000 RR    IC  counter\|next_pc\[9\]~46\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.171 RR  CELL  counter\|next_pc\[9\]~46\|combout " "     1.876      0.171 RR  CELL  counter\|next_pc\[9\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000 RR    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d " "     1.876      0.000 RR    IC  counter\|reg\|\\G1:9:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.907      0.031 RR  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     1.907      0.031 RR  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662      1.662  R        clock network delay " "     1.662      1.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642     -0.020           clock pessimism removed " "     1.642     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      0.000           clock uncertainty " "     1.642      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.084      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q " "     1.726      0.084      uTh  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:9:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.907 " "Data Arrival Time  :     1.907" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.726 " "Data Required Time :     1.726" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1604539821127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604539821127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604539899883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604539980620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6043 " "Peak virtual memory: 6043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604539984967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 19:33:04 2020 " "Processing ended: Wed Nov 04 19:33:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604539984967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:10 " "Elapsed time: 00:04:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604539984967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:32 " "Total CPU time (on all processors): 00:04:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604539984967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604539984967 ""}
