<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Skatemate Motorcontrol: stm32f30x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Skatemate Motorcontrol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f30x_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f30x.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#ifndef __STM32F30x_H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#define __STM32F30x_H</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &quot;ch.h&quot;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &quot;stm32f3xx.h&quot;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;stm32f30x_conf.h&quot;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;stm32f303xe.h&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define  CRC_CR_POLSIZE                      ((uint32_t)0x00000018) </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define  CRC_CR_POLSIZE_0                    ((uint32_t)0x00000008) </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define  CRC_CR_POLSIZE_1                    ((uint32_t)0x00000010) </span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DAC2EN                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define DAC2_BASE             (APB1PERIPH_BASE + 0x00009800)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DAC2                ((DAC_TypeDef *) DAC2_BASE)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html">   32</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">   34</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">PCR2</a>;       </div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">   35</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;        </div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">   36</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</a>;      </div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">   37</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">PATT2</a>;      </div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">   38</a></span>&#160;  uint32_t      <a class="code" href="struct_f_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;  </div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">   39</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</a>;      </div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;} <a class="code" href="struct_f_m_c___bank2___type_def.html">FMC_Bank2_TypeDef</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">   48</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">PCR3</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">   49</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">SR3</a>;        </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">   50</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">PMEM3</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">   51</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">PATT3</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">   52</a></span>&#160;  uint32_t      <a class="code" href="struct_f_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;  </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_f_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">   53</a></span>&#160;  __IO uint32_t <a class="code" href="struct_f_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">ECCR3</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;} <a class="code" href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define FMC_Bank2_R_BASE      (FMC_R_BASE + 0x0060)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define FMC_Bank4_R_BASE      (FMC_R_BASE + 0x00A0)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define FMC_Bank2           ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define FMC_Bank4           ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC1_2_BASE           (AHB3PERIPH_BASE + 0x0300)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ADC1_2              ((ADC_Common_TypeDef *) ADC1_2_BASE)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ADC3_4_BASE           (AHB3PERIPH_BASE + 0x0700)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC3_4              ((ADC_Common_TypeDef *) ADC3_4_BASE)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15       ADC_SQR4_SQ15 </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP        ((uint32_t)0x00008000) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x00006400)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="comment">/* HRTIM slave definition */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html">   84</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">   86</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">TIMxCR</a>;     </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">   87</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">TIMxISR</a>;    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">   88</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">TIMxICR</a>;    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">   89</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">TIMxDIER</a>;   </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">   90</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">CNTxR</a>;      </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">   91</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">PERxR</a>;      </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">   92</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">REPxR</a>;      </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">   93</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">CMP1xR</a>;     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">   94</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">CMP1CxR</a>;    </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">   95</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">CMP2xR</a>;     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">   96</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">CMP3xR</a>;     </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">   97</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">CMP4xR</a>;     </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">   98</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">CPT1xR</a>;     </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">   99</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">CPT2xR</a>;     </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">  100</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">DTxR</a>;       </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">  101</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">SETx1R</a>;     </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">  102</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">RSTx1R</a>;     </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">  103</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">SETx2R</a>;     </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">  104</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">RSTx2R</a>;     </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">  105</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">EEFxR1</a>;     </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">  106</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">EEFxR2</a>;     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">  107</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">RSTxR</a>;      </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">  108</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">CHPxR</a>;      </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">  109</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">CPT1xCR</a>;    </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">  110</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">CPT2xCR</a>;    </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">  111</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">OUTxR</a>;      </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">  112</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">FLTxR</a>;      </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___timerx___type_def.html#a92bdd34d0bb3e2d14a3ce60040036510">  113</a></span>&#160;  uint32_t      RESERVED0[5];</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}<a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* HRTIM common register definition */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">  119</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">  120</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  121</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  122</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;        </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  123</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;        </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">  124</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">OENR</a>;       </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ad944c862ad95c6fb2f6dfe8299efb3d8">  125</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ad944c862ad95c6fb2f6dfe8299efb3d8">DISR</a>;       </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">  126</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">ODSR</a>;       </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">  127</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">BMCR</a>;       </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">  128</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">BMTRGR</a>;     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">  129</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">BMCMPR</a>;     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">  130</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">BMPER</a>;      </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">  131</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">EECR1</a>;      </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">  132</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">EECR2</a>;      </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">  133</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">EECR3</a>;      </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">  134</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">ADC1R</a>;      </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">  135</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">ADC2R</a>;      </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">  136</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">ADC3R</a>;      </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">  137</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">ADC4R</a>;      </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">  138</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">DLLCR</a>;      </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ac7836a652b1d7b26b2f1dfb7f6d82e0f">  139</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ac7836a652b1d7b26b2f1dfb7f6d82e0f">FLTINxR1</a>;   </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#adf1e77299a09b1f0c9dfdb162b88bbfe">  140</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#adf1e77299a09b1f0c9dfdb162b88bbfe">FLTINxR2</a>;   </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a3296ac96ecd3ac1c906375369fdcb0c1">  141</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a3296ac96ecd3ac1c906375369fdcb0c1">BDMUPDR</a>;    </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">  142</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">BDTAUPR</a>;    </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">  143</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">BDTBUPR</a>;    </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">  144</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">BDTCUPR</a>;    </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">  145</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">BDTDUPR</a>;    </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">  146</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">BDTEUPR</a>;    </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">  147</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">BDMADR</a>;     </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}<a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* HRTIM master definition */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html">  154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  156</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;            </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">  157</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;           </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">  158</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">MICR</a>;           </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">  159</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">MDIER</a>;          </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">  160</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">MCNTR</a>;          </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">  161</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">MPER</a>;           </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">  162</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">MREP</a>;           </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">  163</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">MCMP1R</a>;         </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  164</a></span>&#160;  uint32_t      <a class="code" href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">  165</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">MCMP2R</a>;         </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">  166</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">MCMP3R</a>;         </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">  167</a></span>&#160;  __IO uint32_t <a class="code" href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">MCMP4R</a>;         </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}<a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a>; </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* HRTIM  register definition */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct_h_r_t_i_m___type_def.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a> HRTIM_MASTER;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t             RESERVED0[20];</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a> HRTIM_TIMERx[5];</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  uint32_t             RESERVED1[32];</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a> HRTIM_COMMON;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}<a class="code" href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT1   ((uint32_t)0x00000200)   </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT2   ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT3   ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT4   ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT5   ((uint32_t)0x00002000)   </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT6   ((uint32_t)0x00004000)   </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT7   ((uint32_t)0x00008000)   </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT8   ((uint32_t)0x00010000)   </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT9   ((uint32_t)0x00020000)   </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HRTIM_RSTR_EXTEVNT10  ((uint32_t)0x00040000)   </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV1              ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV2              ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV3              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV4              ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV5              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV6              ((uint32_t)0x00000005)        </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV7              ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV8              ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV9              ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV10             ((uint32_t)0x00000009)        </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV11             ((uint32_t)0x0000000A)        </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV12             ((uint32_t)0x0000000B)        </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV13             ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV14             ((uint32_t)0x0000000D)        </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV15             ((uint32_t)0x0000000E)        </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_DIV16             ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_HRTIM1SW                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define  RCC_CFGR3_TIM3SW                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE                    ((uint32_t)0x70000000)        </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_2                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_4                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_8                  ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_16                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_32                 ((uint32_t)0x50000000)        </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_64                 ((uint32_t)0x60000000)        </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PRE_128                ((uint32_t)0x70000000)        </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL2                   ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL3                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL4                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL5                   ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL6                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL7                   ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL8                   ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL9                   ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL10                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL11                  ((uint32_t)0x00240000)        </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL12                  ((uint32_t)0x00280000)        </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL13                  ((uint32_t)0x002C0000)        </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL14                  ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL15                  ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL16                  ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define  RCC_CFGR2_PREDIV1_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI_Div2            ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI_PREDIV          ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC_PREDIV1             ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"> #define HSE_STARTUP_TIMEOUT  ((uint16_t)0x5000)   </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"> #define HSI_VALUE  ((uint32_t)8000000)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor">                      </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"> #define LSI_VALUE  ((uint32_t)40000)    </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor">                      </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"> #define LSE_VALUE  ((uint32_t)32768)    </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor">     </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"> #define HSE_VALUE            ((uint32_t)8000000) </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;     </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_adf1e77299a09b1f0c9dfdb162b88bbfe"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#adf1e77299a09b1f0c9dfdb162b88bbfe">HRTIM_Common_TypeDef::FLTINxR2</a></div><div class="ttdeci">__IO uint32_t FLTINxR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:140</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a5b578ebd9a6ec5da66798dc7a3453f4e"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">HRTIM_Timerx_TypeDef::TIMxISR</a></div><div class="ttdeci">__IO uint32_t TIMxISR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:87</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae3fe904fe296dcfab94f0be9cbfee2d8"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">HRTIM_Timerx_TypeDef::CPT2xR</a></div><div class="ttdeci">__IO uint32_t CPT2xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:99</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a3c8fa17b933f3a35376fed37d21305dd"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">HRTIM_Timerx_TypeDef::SETx1R</a></div><div class="ttdeci">__IO uint32_t SETx1R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:101</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_a73861fa74b83973fa1b5f92735c042ef"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">FMC_Bank3_TypeDef::PCR3</a></div><div class="ttdeci">__IO uint32_t PCR3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:48</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a14af2b504fddf7fdcc5383978150920a"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a14af2b504fddf7fdcc5383978150920a">HRTIM_Common_TypeDef::DLLCR</a></div><div class="ttdeci">__IO uint32_t DLLCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:138</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_abb1dedb840292e8557cbb9448e28d035"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#abb1dedb840292e8557cbb9448e28d035">HRTIM_Master_TypeDef::MCMP2R</a></div><div class="ttdeci">__IO uint32_t MCMP2R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:165</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_aba03fea9c1bb2242d963e29f1b94d25e"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">FMC_Bank3_TypeDef::PATT3</a></div><div class="ttdeci">__IO uint32_t PATT3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:51</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html">FMC_Bank2_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank2. </div><div class="ttdef"><b>Definition:</b> stm32f30x.h:32</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a57c44d1e154eb75315aeef860ed11dad"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">HRTIM_Common_TypeDef::EECR3</a></div><div class="ttdeci">__IO uint32_t EECR3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:133</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a84f8332c921c937347b2695717f309fd"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a84f8332c921c937347b2695717f309fd">HRTIM_Master_TypeDef::MREP</a></div><div class="ttdeci">__IO uint32_t MREP</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:162</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank3. </div><div class="ttdef"><b>Definition:</b> stm32f30x.h:46</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_a6062be7dc144c07e01c303cb49d69ce2"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">FMC_Bank3_TypeDef::ECCR3</a></div><div class="ttdeci">__IO uint32_t ECCR3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:53</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html">HRTIM_Timerx_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f30x.h:84</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ab5ed3ef41c4b0e86fa0e121d7fc131fa"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">HRTIM_Timerx_TypeDef::FLTxR</a></div><div class="ttdeci">__IO uint32_t FLTxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:112</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a91f27f126117fa3e81bbdf07af2087da"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">HRTIM_Timerx_TypeDef::RSTx1R</a></div><div class="ttdeci">__IO uint32_t RSTx1R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:102</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a7040b06fd536d8f287546f0a0eb510d6"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">HRTIM_Timerx_TypeDef::CPT2xCR</a></div><div class="ttdeci">__IO uint32_t CPT2xCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:110</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FMC_Bank3_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:52</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">HRTIM_Common_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:120</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ac958e2010a06cf867e061d328458389c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">HRTIM_Timerx_TypeDef::TIMxDIER</a></div><div class="ttdeci">__IO uint32_t TIMxDIER</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:89</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html">HRTIM_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f30x.h:117</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae12acf680bca5dbb90058747ae3bcc4a"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">HRTIM_Timerx_TypeDef::EEFxR2</a></div><div class="ttdeci">__IO uint32_t EEFxR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:106</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">HRTIM_Common_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:122</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_af30c34f7c606cb9416a413ec5fa36491"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">FMC_Bank3_TypeDef::SR3</a></div><div class="ttdeci">__IO uint32_t SR3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:49</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a0cd77a782de3159644c338fb02c68738"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">HRTIM_Timerx_TypeDef::SETx2R</a></div><div class="ttdeci">__IO uint32_t SETx2R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:103</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a524e134cec519206cb41d0545e382978">HRTIM_Master_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:157</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a81448e385f4f6d97f1efc0a2500e080c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">HRTIM_Common_TypeDef::BDTDUPR</a></div><div class="ttdeci">__IO uint32_t BDTDUPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:145</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#af86c61a5d38a4fc9cef942a12744486b">HRTIM_Master_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:164</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a7d7607fc7fed3c39c540aa7c15f7a81e"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">HRTIM_Timerx_TypeDef::EEFxR1</a></div><div class="ttdeci">__IO uint32_t EEFxR1</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:105</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">HRTIM_Common_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:123</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">HRTIM_Common_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:121</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_ab0cb1d704ee64c62ad5be55522a2683a"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">FMC_Bank2_TypeDef::PCR2</a></div><div class="ttdeci">__IO uint32_t PCR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:34</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a83465ff744a5a6e46b45d3a7af9edacc"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">HRTIM_Common_TypeDef::BDMADR</a></div><div class="ttdeci">__IO uint32_t BDMADR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:147</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad42581571d923c54d9573f0cd66e380f"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad42581571d923c54d9573f0cd66e380f">HRTIM_Master_TypeDef::MDIER</a></div><div class="ttdeci">__IO uint32_t MDIER</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:159</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a3b3f0b8ec006dbb237f9c16035766b6c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">HRTIM_Common_TypeDef::EECR2</a></div><div class="ttdeci">__IO uint32_t EECR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:132</div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html_aba8981e4f06cfb3db7d9959242052f80"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">FMC_Bank3_TypeDef::PMEM3</a></div><div class="ttdeci">__IO uint32_t PMEM3</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:50</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a3c63e23e3bcb2cd51646002911405d54"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a3c63e23e3bcb2cd51646002911405d54">HRTIM_Master_TypeDef::MICR</a></div><div class="ttdeci">__IO uint32_t MICR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:158</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab3ab3aa298624d406260cfcf2719e466"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">HRTIM_Common_TypeDef::BDTEUPR</a></div><div class="ttdeci">__IO uint32_t BDTEUPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:146</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">FMC_Bank2_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:35</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7f6b436ee4900bf2160ef4862fd4885f"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">HRTIM_Common_TypeDef::BDTCUPR</a></div><div class="ttdeci">__IO uint32_t BDTCUPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:144</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad8c9ecfd94b961ab9230ad90ec9e2027"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad8c9ecfd94b961ab9230ad90ec9e2027">HRTIM_Master_TypeDef::MCMP4R</a></div><div class="ttdeci">__IO uint32_t MCMP4R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:167</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a9fa36b9015cab479586177451cf2410c"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a9fa36b9015cab479586177451cf2410c">HRTIM_Master_TypeDef::MCMP3R</a></div><div class="ttdeci">__IO uint32_t MCMP3R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:166</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_afe7b9a6dc9a2d2065fac824231b22221"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">HRTIM_Timerx_TypeDef::CMP1xR</a></div><div class="ttdeci">__IO uint32_t CMP1xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:93</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">HRTIM_Common_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:119</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a737debf663d629e67ad479eb42e70c8b"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">HRTIM_Common_TypeDef::BDTAUPR</a></div><div class="ttdeci">__IO uint32_t BDTAUPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:142</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a3296ac96ecd3ac1c906375369fdcb0c1"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a3296ac96ecd3ac1c906375369fdcb0c1">HRTIM_Common_TypeDef::BDMUPDR</a></div><div class="ttdeci">__IO uint32_t BDMUPDR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:141</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ae15915e8ff644336733d181a454b17bd"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">HRTIM_Common_TypeDef::BMPER</a></div><div class="ttdeci">__IO uint32_t BMPER</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:130</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_aee01add8751c200022c389a5ffed95f7"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">HRTIM_Timerx_TypeDef::CPT1xR</a></div><div class="ttdeci">__IO uint32_t CPT1xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:98</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a0465de102b796f73f17dfe7e88d9d85e"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a0465de102b796f73f17dfe7e88d9d85e">HRTIM_Master_TypeDef::MCNTR</a></div><div class="ttdeci">__IO uint32_t MCNTR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:160</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae8c3ea512bf1f88597ee95fecbe92081"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">HRTIM_Timerx_TypeDef::REPxR</a></div><div class="ttdeci">__IO uint32_t REPxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:92</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a2ce5dc08111ac3b18acfc9a2c2953e38"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">HRTIM_Timerx_TypeDef::RSTxR</a></div><div class="ttdeci">__IO uint32_t RSTxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:107</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_afc5ef1c5458b8a7ac6c8863d28b27dd5"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">HRTIM_Common_TypeDef::OENR</a></div><div class="ttdeci">__IO uint32_t OENR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:124</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_adbc088e70c4b1e787e40e9b159dee87c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">HRTIM_Timerx_TypeDef::CMP4xR</a></div><div class="ttdeci">__IO uint32_t CMP4xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:97</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ad944c862ad95c6fb2f6dfe8299efb3d8"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ad944c862ad95c6fb2f6dfe8299efb3d8">HRTIM_Common_TypeDef::DISR</a></div><div class="ttdeci">__IO uint32_t DISR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:125</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_adb89668ffdc8bd00b2382dc9532614e0"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">HRTIM_Timerx_TypeDef::CNTxR</a></div><div class="ttdeci">__IO uint32_t CNTxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:90</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_a9c1bc909ec5ed32df45444488ea6668b"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">FMC_Bank2_TypeDef::PATT2</a></div><div class="ttdeci">__IO uint32_t PATT2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:37</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_aacbe476531b58a0e8360492230a03a01"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">HRTIM_Common_TypeDef::ADC1R</a></div><div class="ttdeci">__IO uint32_t ADC1R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:134</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">HRTIM_Master_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:156</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a157990ebc5f51a3c43b0d4dd317e444a"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">HRTIM_Timerx_TypeDef::CMP3xR</a></div><div class="ttdeci">__IO uint32_t CMP3xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:96</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a8aa829c29f3d207b7f1f32470536f5b2"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">HRTIM_Timerx_TypeDef::CPT1xCR</a></div><div class="ttdeci">__IO uint32_t CPT1xCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:109</div></div>
<div class="ttc" id="struct_h_r_t_i_m___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___type_def.html">HRTIM_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f30x.h:170</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a6d09f095c7632ad7ac48b348d734818f"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">HRTIM_Timerx_TypeDef::TIMxICR</a></div><div class="ttdeci">__IO uint32_t TIMxICR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:88</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a060da3ec26c85eb3ef64b50dcd14b91f"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">HRTIM_Timerx_TypeDef::TIMxCR</a></div><div class="ttdeci">__IO uint32_t TIMxCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:86</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_aaf946a75b3ea025a50d591c0ec0fc79c"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">HRTIM_Timerx_TypeDef::DTxR</a></div><div class="ttdeci">__IO uint32_t DTxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:100</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_a2e5a7a96de68a6612affa6df8c309c3d"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">FMC_Bank2_TypeDef::PMEM2</a></div><div class="ttdeci">__IO uint32_t PMEM2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:36</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a4d82f9a0f2cd9fe3d26ec272728810a5"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">HRTIM_Timerx_TypeDef::CMP1CxR</a></div><div class="ttdeci">__IO uint32_t CMP1CxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:94</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a853e7ebf605585017dcd4d6df1d80f5b"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">HRTIM_Timerx_TypeDef::PERxR</a></div><div class="ttdeci">__IO uint32_t PERxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:91</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7f1f50645491b933f71da46cfdef294a"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">HRTIM_Common_TypeDef::ADC4R</a></div><div class="ttdeci">__IO uint32_t ADC4R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:137</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ad2aa25a673795d239f734fac724b951c"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">HRTIM_Common_TypeDef::ODSR</a></div><div class="ttdeci">__IO uint32_t ODSR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:126</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a77259ad89cc75621bae19f36f15a1f81"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">HRTIM_Timerx_TypeDef::RSTx2R</a></div><div class="ttdeci">__IO uint32_t RSTx2R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:104</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a59ee6f009f22c99c36ce9d88dd06ddbe"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">HRTIM_Common_TypeDef::BMCR</a></div><div class="ttdeci">__IO uint32_t BMCR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:127</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_a05a47a1664adc7a3db3fa3e83fe883b4"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">FMC_Bank2_TypeDef::ECCR2</a></div><div class="ttdeci">__IO uint32_t ECCR2</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:39</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a7972a41b72702e8a2b21d480496bb422"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">HRTIM_Common_TypeDef::BDTBUPR</a></div><div class="ttdeci">__IO uint32_t BDTBUPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:143</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a5f76c87441492093bd632d713c89d9d3"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">HRTIM_Common_TypeDef::BMCMPR</a></div><div class="ttdeci">__IO uint32_t BMCMPR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:129</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a48a5f8e4c02d8e41596bdff333177498"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">HRTIM_Common_TypeDef::EECR1</a></div><div class="ttdeci">__IO uint32_t EECR1</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:131</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_adf2cb7f242d627665317368440c5b5a7"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">HRTIM_Common_TypeDef::ADC3R</a></div><div class="ttdeci">__IO uint32_t ADC3R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:136</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a84e9db011efdd326e15cd9674b30054f"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">HRTIM_Common_TypeDef::BMTRGR</a></div><div class="ttdeci">__IO uint32_t BMTRGR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:128</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_afcea0265eb206c6aaf68ef3d3b22aefe"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#afcea0265eb206c6aaf68ef3d3b22aefe">HRTIM_Master_TypeDef::MCMP1R</a></div><div class="ttdeci">__IO uint32_t MCMP1R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:163</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_a2940b6ea0d39280d7cca26eb6d21360b"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">HRTIM_Timerx_TypeDef::OUTxR</a></div><div class="ttdeci">__IO uint32_t OUTxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:111</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ab7cabe716f2dc9dcff3eab06a5a987bc"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">HRTIM_Timerx_TypeDef::CMP2xR</a></div><div class="ttdeci">__IO uint32_t CMP2xR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:95</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_ac7836a652b1d7b26b2f1dfb7f6d82e0f"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#ac7836a652b1d7b26b2f1dfb7f6d82e0f">HRTIM_Common_TypeDef::FLTINxR1</a></div><div class="ttdeci">__IO uint32_t FLTINxR1</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:139</div></div>
<div class="ttc" id="struct_h_r_t_i_m___common___type_def_html_a2ac635511bbff207404bd3e465032b4e"><div class="ttname"><a href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">HRTIM_Common_TypeDef::ADC2R</a></div><div class="ttdeci">__IO uint32_t ADC2R</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:135</div></div>
<div class="ttc" id="struct_h_r_t_i_m___timerx___type_def_html_ae0cdb8d7079d34d08019013708524ed7"><div class="ttname"><a href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">HRTIM_Timerx_TypeDef::CHPxR</a></div><div class="ttdeci">__IO uint32_t CHPxR</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:108</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html_ad30d075d6199cc9fa8b9bb90cbe4b631"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html#ad30d075d6199cc9fa8b9bb90cbe4b631">HRTIM_Master_TypeDef::MPER</a></div><div class="ttdeci">__IO uint32_t MPER</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:161</div></div>
<div class="ttc" id="struct_h_r_t_i_m___master___type_def_html"><div class="ttname"><a href="struct_h_r_t_i_m___master___type_def.html">HRTIM_Master_TypeDef</a></div><div class="ttdoc">High resolution Timer (HRTIM) </div><div class="ttdef"><b>Definition:</b> stm32f30x.h:154</div></div>
<div class="ttc" id="struct_f_m_c___bank2___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FMC_Bank2_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f30x.h:38</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><b>stm32f30x.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
