--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cube_top.twx cube_top.ncd -o cube_top.twr cube_top.pcf
-ucf nexys3.ucf

Design file:              cube_top.ncd
Physical constraint file: cube_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 708981 paths analyzed, 1443 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.051ns.
--------------------------------------------------------------------------------

Paths for end point logic_and_vga/state_temp_FSM_FFd1 (SLICE_X18Y28.A5), 96907 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/stickers_85 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.418 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/stickers_85 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.AQ      Tcko                  0.391   logic_and_vga/stickers_116
                                                       logic_and_vga/stickers_85
    SLICE_X11Y33.B5      net (fanout=6)        1.311   logic_and_vga/stickers_85
    SLICE_X11Y33.B       Tilo                  0.259   d3/is_posedge_temp_3
                                                       logic_and_vga/is_hrot_posedge581
    SLICE_X15Y34.C5      net (fanout=3)        0.573   logic_and_vga/is_hrot_posedge_mmx_out21
    SLICE_X15Y34.C       Tilo                  0.259   d3/is_posedge_temp_8
                                                       logic_and_vga/Mmux_stickers[0]_stickers[0]_MUX_2089_o11401
    SLICE_X15Y31.D1      net (fanout=6)        1.469   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<97>2
    SLICE_X15Y31.D       Tilo                  0.259   logic_and_vga/stickers<0>
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o6
    SLICE_X15Y31.C6      net (fanout=1)        0.118   logic_and_vga/stickers[161]_btn_reset_OR_214_o6
    SLICE_X15Y31.C       Tilo                  0.259   logic_and_vga/stickers<0>
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o8
    SLICE_X11Y31.A6      net (fanout=8)        0.520   logic_and_vga/stickers[161]_btn_reset_OR_214_o8
    SLICE_X11Y31.A       Tilo                  0.259   d3/is_posedge_temp_14
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o18_1
    SLICE_X11Y32.D3      net (fanout=14)       0.568   logic_and_vga/stickers[161]_btn_reset_OR_214_o181
    SLICE_X11Y32.D       Tilo                  0.259   logic_and_vga/stickers_76
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<76>4
    SLICE_X12Y31.C3      net (fanout=1)        1.423   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<76>
    SLICE_X12Y31.DMUX    Topcd                 0.454   logic_and_vga/stickers[161]_stickers[161]_equal_939_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_939_o_lut<7>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_939_o_cy<8>
    SLICE_X18Y28.B5      net (fanout=1)        0.893   logic_and_vga/stickers[161]_stickers[161]_equal_939_o
    SLICE_X18Y28.B       Tilo                  0.203   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.222   N395
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (2.891ns logic, 7.097ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/is_posedge_temp (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.920ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.418 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/is_posedge_temp to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.408   d1/is_posedge_temp
                                                       d1/is_posedge_temp
    SLICE_X10Y37.C6      net (fanout=17)       0.772   d1/is_posedge_temp
    SLICE_X10Y37.C       Tilo                  0.204   logic_and_vga/cw_pressed
                                                       logic_and_vga/Mmux_GND_12_o_cw_pressed_MUX_1428_o11_1
    SLICE_X4Y34.C4       net (fanout=8)        1.197   logic_and_vga/Mmux_GND_12_o_cw_pressed_MUX_1428_o11
    SLICE_X4Y34.C        Tilo                  0.205   logic_and_vga/stickers<2>
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<107>11_2
    SLICE_X25Y34.C5      net (fanout=3)        2.169   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<107>111
    SLICE_X25Y34.C       Tilo                  0.259   logic_and_vga/stickers[6]_BUS_0675_MUX_2545_o_inv
                                                       logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o11131
    SLICE_X25Y34.B4      net (fanout=2)        0.333   logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o1113
    SLICE_X25Y34.B       Tilo                  0.259   logic_and_vga/stickers[6]_BUS_0675_MUX_2545_o_inv
                                                       logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o11133
    SLICE_X19Y30.A2      net (fanout=1)        1.312   logic_and_vga/stickers[6]_BUS_0675_MUX_2545_o
    SLICE_X19Y30.A       Tilo                  0.259   logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o175
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_lut<2>_SW1
    SLICE_X18Y31.B6      net (fanout=1)        0.279   N423
    SLICE_X18Y31.COUT    Topcyb                0.380   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_cy<4>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_lut<2>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_cy<4>
    SLICE_X18Y32.CIN     net (fanout=1)        0.108   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_cy<4>
    SLICE_X18Y32.DMUX    Tcind                 0.270   logic_and_vga/stickers[161]_stickers[161]_equal_937_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_937_o_cy<8>
    SLICE_X18Y28.B6      net (fanout=1)        0.792   logic_and_vga/stickers[161]_stickers[161]_equal_937_o
    SLICE_X18Y28.B       Tilo                  0.203   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.222   N395
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (2.736ns logic, 7.184ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/vrot_pressed_9 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.418 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/vrot_pressed_9 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   logic_and_vga/vrot_pressed_10
                                                       logic_and_vga/vrot_pressed_9
    SLICE_X10Y37.A2      net (fanout=14)       2.129   logic_and_vga/vrot_pressed_9
    SLICE_X10Y37.A       Tilo                  0.203   logic_and_vga/cw_pressed
                                                       logic_and_vga/Mmux_stickers[0]_stickers[0]_MUX_2089_o1741
    SLICE_X7Y32.A4       net (fanout=7)        1.327   logic_and_vga/stickers[29]_stickers[29]_MUX_2060_o
    SLICE_X7Y32.A        Tilo                  0.259   logic_and_vga/is_hrot_posedge_mmx_out97
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o34
    SLICE_X11Y33.C2      net (fanout=8)        1.128   logic_and_vga/stickers[161]_btn_reset_OR_214_o34
    SLICE_X11Y33.C       Tilo                  0.259   d3/is_posedge_temp_3
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o35_1
    SLICE_X11Y32.D5      net (fanout=14)       0.420   logic_and_vga/stickers[161]_btn_reset_OR_214_o351
    SLICE_X11Y32.D       Tilo                  0.259   logic_and_vga/stickers_76
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<76>4
    SLICE_X12Y31.C3      net (fanout=1)        1.423   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<76>
    SLICE_X12Y31.DMUX    Topcd                 0.454   logic_and_vga/stickers[161]_stickers[161]_equal_939_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_939_o_lut<7>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_939_o_cy<8>
    SLICE_X18Y28.B5      net (fanout=1)        0.893   logic_and_vga/stickers[161]_stickers[161]_equal_939_o
    SLICE_X18Y28.B       Tilo                  0.203   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.222   N395
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (2.373ns logic, 7.542ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point logic_and_vga/state_temp_FSM_FFd1 (SLICE_X18Y28.A4), 77319 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lfsr/out_2 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.899ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.418 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lfsr/out_2 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.447   lfsr/out<3>
                                                       lfsr/out_2
    SLICE_X28Y32.A3      net (fanout=33)       0.794   lfsr/out<2>
    SLICE_X28Y32.A       Tilo                  0.205   logic_and_vga/BUS_0675_GND_12_o_equal_29_o
                                                       logic_and_vga/BUS_0675_GND_12_o_equal_29_o<4>1
    SLICE_X5Y31.A4       net (fanout=1)        1.453   logic_and_vga/BUS_0675_GND_12_o_equal_29_o
    SLICE_X5Y31.A        Tilo                  0.259   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<77>1
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>31
    SLICE_X7Y38.A3       net (fanout=60)       1.944   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>3
    SLICE_X7Y38.A        Tilo                  0.259   N360
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o36_SW16
    SLICE_X19Y32.D2      net (fanout=1)        2.267   N597
    SLICE_X19Y32.D       Tilo                  0.259   logic_and_vga/stickers_129
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.C2      net (fanout=1)        0.628   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.DMUX    Topcd                 0.471   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_lut<7>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_cy<8>
    SLICE_X18Y28.A4      net (fanout=1)        0.624   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.899ns (2.189ns logic, 7.710ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/cw_pressed (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.418 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/cw_pressed to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.447   logic_and_vga/cw_pressed
                                                       logic_and_vga/cw_pressed
    SLICE_X11Y41.B6      net (fanout=15)       0.747   logic_and_vga/cw_pressed
    SLICE_X11Y41.B       Tilo                  0.259   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<89>2
                                                       logic_and_vga/Mmux_GND_12_o_cw_pressed_MUX_1428_o11_2
    SLICE_X5Y31.A1       net (fanout=3)        1.380   logic_and_vga/Mmux_GND_12_o_cw_pressed_MUX_1428_o111
    SLICE_X5Y31.A        Tilo                  0.259   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<77>1
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>31
    SLICE_X7Y38.A3       net (fanout=60)       1.944   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>3
    SLICE_X7Y38.A        Tilo                  0.259   N360
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o36_SW16
    SLICE_X19Y32.D2      net (fanout=1)        2.267   N597
    SLICE_X19Y32.D       Tilo                  0.259   logic_and_vga/stickers_129
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.C2      net (fanout=1)        0.628   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.DMUX    Topcd                 0.471   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_lut<7>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_cy<8>
    SLICE_X18Y28.A4      net (fanout=1)        0.624   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (2.243ns logic, 7.590ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lfsr/out_1 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.418 - 0.454)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lfsr/out_1 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.447   lfsr/out<3>
                                                       lfsr/out_1
    SLICE_X28Y32.A4      net (fanout=19)       0.720   lfsr/out<1>
    SLICE_X28Y32.A       Tilo                  0.205   logic_and_vga/BUS_0675_GND_12_o_equal_29_o
                                                       logic_and_vga/BUS_0675_GND_12_o_equal_29_o<4>1
    SLICE_X5Y31.A4       net (fanout=1)        1.453   logic_and_vga/BUS_0675_GND_12_o_equal_29_o
    SLICE_X5Y31.A        Tilo                  0.259   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<77>1
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>31
    SLICE_X7Y38.A3       net (fanout=60)       1.944   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<101>3
    SLICE_X7Y38.A        Tilo                  0.259   N360
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o36_SW16
    SLICE_X19Y32.D2      net (fanout=1)        2.267   N597
    SLICE_X19Y32.D       Tilo                  0.259   logic_and_vga/stickers_129
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.C2      net (fanout=1)        0.628   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<129>
    SLICE_X18Y30.DMUX    Topcd                 0.471   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_lut<7>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_941_o_cy<8>
    SLICE_X18Y28.A4      net (fanout=1)        0.624   logic_and_vga/stickers[161]_stickers[161]_equal_941_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (2.189ns logic, 7.636ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point logic_and_vga/state_temp_FSM_FFd1 (SLICE_X18Y28.A1), 77245 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/hrot_pressed_2 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.418 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/hrot_pressed_2 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.391   logic_and_vga/hrot_pressed_4
                                                       logic_and_vga/hrot_pressed_2
    SLICE_X16Y37.D3      net (fanout=18)       1.879   logic_and_vga/hrot_pressed_2
    SLICE_X16Y37.D       Tilo                  0.205   lfsr/out_3_1
                                                       logic_and_vga/is_hrot_posedge631
    SLICE_X16Y37.C5      net (fanout=4)        0.368   logic_and_vga/is_hrot_posedge_mmx_out26
    SLICE_X16Y37.C       Tilo                  0.205   lfsr/out_3_1
                                                       logic_and_vga/Mmux_stickers[0]_stickers[0]_MUX_2089_o1981
    SLICE_X14Y35.C2      net (fanout=7)        0.867   logic_and_vga/stickers[53]_stickers[53]_MUX_2039_o
    SLICE_X14Y35.C       Tilo                  0.204   logic_and_vga/stickers[51]_stickers[51]_MUX_2041_o
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o12
    SLICE_X11Y31.B6      net (fanout=1)        0.715   logic_and_vga/stickers[161]_btn_reset_OR_214_o12
    SLICE_X11Y31.B       Tilo                  0.259   d3/is_posedge_temp_14
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o13
    SLICE_X15Y32.A6      net (fanout=8)        0.595   logic_and_vga/stickers[161]_btn_reset_OR_214_o13
    SLICE_X15Y32.A       Tilo                  0.259   logic_and_vga/stickers_32
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o18_6
    SLICE_X13Y32.C1      net (fanout=19)       0.656   logic_and_vga/stickers[161]_btn_reset_OR_214_o186
    SLICE_X13Y32.C       Tilo                  0.259   logic_and_vga/stickers_42
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<28>3
    SLICE_X14Y30.A4      net (fanout=8)        0.893   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<28>
    SLICE_X14Y30.COUT    Topcya                0.379   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_lut<1>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.DMUX    Tcind                 0.270   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<8>
    SLICE_X18Y28.A1      net (fanout=1)        1.199   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (2.720ns logic, 7.175ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/hrot_pressed_2 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.807ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.418 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/hrot_pressed_2 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.391   logic_and_vga/hrot_pressed_4
                                                       logic_and_vga/hrot_pressed_2
    SLICE_X16Y37.D3      net (fanout=18)       1.879   logic_and_vga/hrot_pressed_2
    SLICE_X16Y37.D       Tilo                  0.205   lfsr/out_3_1
                                                       logic_and_vga/is_hrot_posedge631
    SLICE_X16Y37.C5      net (fanout=4)        0.368   logic_and_vga/is_hrot_posedge_mmx_out26
    SLICE_X16Y37.C       Tilo                  0.205   lfsr/out_3_1
                                                       logic_and_vga/Mmux_stickers[0]_stickers[0]_MUX_2089_o1981
    SLICE_X14Y35.C2      net (fanout=7)        0.867   logic_and_vga/stickers[53]_stickers[53]_MUX_2039_o
    SLICE_X14Y35.C       Tilo                  0.204   logic_and_vga/stickers[51]_stickers[51]_MUX_2041_o
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o12
    SLICE_X11Y31.B6      net (fanout=1)        0.715   logic_and_vga/stickers[161]_btn_reset_OR_214_o12
    SLICE_X11Y31.B       Tilo                  0.259   d3/is_posedge_temp_14
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o13
    SLICE_X15Y32.A6      net (fanout=8)        0.595   logic_and_vga/stickers[161]_btn_reset_OR_214_o13
    SLICE_X15Y32.A       Tilo                  0.259   logic_and_vga/stickers_32
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o18_6
    SLICE_X13Y32.C1      net (fanout=19)       0.656   logic_and_vga/stickers[161]_btn_reset_OR_214_o186
    SLICE_X13Y32.C       Tilo                  0.259   logic_and_vga/stickers_42
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<28>3
    SLICE_X14Y30.B5      net (fanout=8)        0.804   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<28>
    SLICE_X14Y30.COUT    Topcyb                0.380   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_lut<2>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.DMUX    Tcind                 0.270   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<8>
    SLICE_X18Y28.A1      net (fanout=1)        1.199   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.807ns (2.721ns logic, 7.086ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic_and_vga/hrot_pressed_6 (FF)
  Destination:          logic_and_vga/state_temp_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.797ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.418 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic_and_vga/hrot_pressed_6 to logic_and_vga/state_temp_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   logic_and_vga/hrot_pressed_6
                                                       logic_and_vga/hrot_pressed_6
    SLICE_X13Y39.B3      net (fanout=18)       1.682   logic_and_vga/hrot_pressed_6
    SLICE_X13Y39.B       Tilo                  0.259   logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o1601
                                                       logic_and_vga/is_hrot_posedge181
    SLICE_X13Y39.A6      net (fanout=4)        0.350   logic_and_vga/is_hrot_posedge_mmx_out114
    SLICE_X13Y39.A       Tilo                  0.259   logic_and_vga/Mmux_stickers[0]_BUS_0675_MUX_2551_o1601
                                                       logic_and_vga/Mmux_stickers[0]_stickers[0]_MUX_2089_o1161
    SLICE_X9Y34.C3       net (fanout=7)        1.177   logic_and_vga/stickers[114]_stickers[114]_MUX_1981_o
    SLICE_X9Y34.C        Tilo                  0.259   logic_and_vga/stickers_5
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o20
    SLICE_X11Y33.D3      net (fanout=1)        0.662   logic_and_vga/stickers[161]_btn_reset_OR_214_o20
    SLICE_X11Y33.D       Tilo                  0.259   d3/is_posedge_temp_3
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o25
    SLICE_X10Y32.A6      net (fanout=8)        0.303   logic_and_vga/stickers[161]_btn_reset_OR_214_o25
    SLICE_X10Y32.A       Tilo                  0.203   logic_and_vga/stickers_52
                                                       logic_and_vga/stickers[161]_btn_reset_OR_214_o35_2
    SLICE_X14Y32.B2      net (fanout=26)       0.740   logic_and_vga/stickers[161]_btn_reset_OR_214_o352
    SLICE_X14Y32.B       Tilo                  0.203   logic_and_vga/stickers_48
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<29>3
    SLICE_X14Y30.B1      net (fanout=8)        0.909   logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<29>
    SLICE_X14Y30.COUT    Topcyb                0.380   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_lut<2>
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<4>
    SLICE_X14Y31.DMUX    Tcind                 0.270   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
                                                       logic_and_vga/Mcompar_stickers[161]_stickers[161]_equal_938_o_cy<8>
    SLICE_X18Y28.A1      net (fanout=1)        1.199   logic_and_vga/stickers[161]_stickers[161]_equal_938_o
    SLICE_X18Y28.CLK     Tas                   0.289   logic_and_vga/state_temp_FSM_FFd2
                                                       logic_and_vga/state_temp_FSM_FFd1_rstpot
                                                       logic_and_vga/state_temp_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (2.772ns logic, 7.025ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d2/is_posedge_temp (SLICE_X20Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d2/is_posedge_temp (FF)
  Destination:          d2/is_posedge_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d2/is_posedge_temp to d2/is_posedge_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.AQ      Tcko                  0.200   d2/is_posedge_temp
                                                       d2/is_posedge_temp
    SLICE_X20Y37.A6      net (fanout=5)        0.031   d2/is_posedge_temp
    SLICE_X20Y37.CLK     Tah         (-Th)    -0.190   d2/is_posedge_temp
                                                       d2/is_posedge_temp_glue_set
                                                       d2/is_posedge_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point logic_and_vga/stickers_148 (SLICE_X16Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               logic_and_vga/stickers_148 (FF)
  Destination:          logic_and_vga/stickers_148 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: logic_and_vga/stickers_148 to logic_and_vga/stickers_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.200   logic_and_vga/stickers_148
                                                       logic_and_vga/stickers_148
    SLICE_X16Y29.D6      net (fanout=8)        0.034   logic_and_vga/stickers_148
    SLICE_X16Y29.CLK     Tah         (-Th)    -0.190   logic_and_vga/stickers_148
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<148>1
                                                       logic_and_vga/stickers_148
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point logic_and_vga/stickers_39 (SLICE_X12Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               logic_and_vga/stickers_39 (FF)
  Destination:          logic_and_vga/stickers_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: logic_and_vga/stickers_39 to logic_and_vga/stickers_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.200   logic_and_vga/stickers_119
                                                       logic_and_vga/stickers_39
    SLICE_X12Y29.A6      net (fanout=10)       0.038   logic_and_vga/stickers_39
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.190   logic_and_vga/stickers_119
                                                       logic_and_vga/stickers[161]_PWR_12_o_mux_933_OUT<39>1
                                                       logic_and_vga/stickers_39
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_divider/q<3>/CLK
  Logical resource: clk_divider/q_0/CK
  Location pin: SLICE_X24Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_divider/q<3>/CLK
  Logical resource: clk_divider/q_1/CK
  Location pin: SLICE_X24Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 51  (Setup/Max: 51, Hold: 0)

Constraints cover 708981 paths, 0 nets, and 6653 connections

Design statistics:
   Minimum period:  10.051ns{1}   (Maximum frequency:  99.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 05 14:19:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



