$date
	Sun Oct 23 03:42:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#82774
b111 &
b111 %
1$
b111 !
1"
#82775
0"
#82778
b10110 &
b10110 %
#82782
b1011 &
b1011 %
#82786
b100010 &
b100010 %
#82790
b10001 &
b10001 %
#82794
b110100 &
b110100 %
#82798
b11010 &
b11010 %
#82802
b1101 &
b1101 %
#82806
b101000 &
b101000 %
#82810
b10100 &
b10100 %
#82814
b1010 &
b1010 %
#82818
b101 &
b101 %
#82822
b10000 &
b10000 %
#82826
b1000 &
b1000 %
#82830
b100 &
b100 %
#82834
b10 &
b10 %
#82838
b1 &
1#
b1 %
#82842
b0 &
b0 %
0#
0$
#1021360
b1 !
1"
#1021362
b1 &
b1 %
1$
#1021363
0"
#1021366
1#
#1021370
b0 &
b0 %
0#
0$
#2076908
b100 !
1"
#2076910
b100 &
b100 %
1$
#2076911
0"
#2076914
b10 &
b10 %
#2076918
b1 &
1#
b1 %
#2076922
b0 &
b0 %
0#
0$
#4500012
