--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/tools/ise-14.2/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml tlc.twx tlc.ncd -o tlc.twr tlc.pcf -ucf synplicity.ucf

Design file:              tlc.ncd
Physical constraint file: tlc.pcf
Device,package,speed:     xc5vlx20t,ff323,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 1.824 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 202 paths analyzed, 110 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.868ns.
--------------------------------------------------------------------------------

Paths for end point reg_prsnt_st[16] (SLICE_X5Y50.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count[0] (FF)
  Destination:          reg_prsnt_st[16] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.524 - 0.600)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count[0] to reg_prsnt_st[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.450   count[1]
                                                       count[0]
    SLICE_X5Y50.B2       net (fanout=15)       0.815   count[0]
    SLICE_X5Y50.B        Tilo                  0.094   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO_0[16]
    SLICE_X5Y50.C5       net (fanout=1)        0.369   reg_prsnt_st_RNO_0[16]/O
    SLICE_X5Y50.CLK      Tas                   0.029   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO[16]
                                                       reg_prsnt_st[16]
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.573ns logic, 1.184ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_fast[3] (FF)
  Destination:          reg_prsnt_st[16] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.524 - 0.600)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_fast[3] to reg_prsnt_st[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.450   count_fast[3]
                                                       count_fast[3]
    SLICE_X5Y50.B4       net (fanout=10)       0.703   count_fast[3]
    SLICE_X5Y50.B        Tilo                  0.094   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO_0[16]
    SLICE_X5Y50.C5       net (fanout=1)        0.369   reg_prsnt_st_RNO_0[16]/O
    SLICE_X5Y50.CLK      Tas                   0.029   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO[16]
                                                       reg_prsnt_st[16]
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.573ns logic, 1.072ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[16] (FF)
  Destination:          reg_prsnt_st[16] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.547ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[16] to reg_prsnt_st[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.CQ       Tcko                  0.450   reg_prsnt_st[17]
                                                       reg_prsnt_st[16]
    SLICE_X5Y50.B3       net (fanout=11)       0.605   reg_prsnt_st[16]
    SLICE_X5Y50.B        Tilo                  0.094   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO_0[16]
    SLICE_X5Y50.C5       net (fanout=1)        0.369   reg_prsnt_st_RNO_0[16]/O
    SLICE_X5Y50.CLK      Tas                   0.029   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO[16]
                                                       reg_prsnt_st[16]
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.573ns logic, 0.974ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point reg_prsnt_st[1] (SLICE_X7Y48.A4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[12] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.825ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[12] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.CQ       Tcko                  0.450   reg_prsnt_st[12]
                                                       reg_prsnt_st[12]
    SLICE_X7Y48.D3       net (fanout=10)       0.614   reg_prsnt_st[12]
    SLICE_X7Y48.D        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.A4       net (fanout=1)        0.641   reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.570ns logic, 1.255ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[5] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.787ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[5] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.CQ       Tcko                  0.450   reg_prsnt_st[7]
                                                       reg_prsnt_st[5]
    SLICE_X7Y48.D5       net (fanout=8)        0.576   reg_prsnt_st[5]
    SLICE_X7Y48.D        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.A4       net (fanout=1)        0.641   reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.570ns logic, 1.217ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[13] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[13] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CQ       Tcko                  0.450   reg_prsnt_st[15]
                                                       reg_prsnt_st[13]
    SLICE_X7Y48.D4       net (fanout=7)        0.547   reg_prsnt_st[13]
    SLICE_X7Y48.D        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.A4       net (fanout=1)        0.641   reg_prsnt_st_srsts_0_0_a2_0_5_1[1]
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.570ns logic, 1.188ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point reg_prsnt_st[1] (SLICE_X7Y48.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[3] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.533 - 0.570)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[3] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y48.CQ       Tcko                  0.471   reg_prsnt_st[4]
                                                       reg_prsnt_st[3]
    SLICE_X5Y49.A4       net (fanout=6)        0.553   reg_prsnt_st[3]
    SLICE_X5Y49.A        Tilo                  0.094   g0_sx_0
                                                       reg_prsnt_st_srsts_0_RNO_0[1]
    SLICE_X7Y48.B6       net (fanout=1)        0.288   g0_sx_0
    SLICE_X7Y48.B        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_RNO[1]
    SLICE_X7Y48.A5       net (fanout=1)        0.224   reg_prsnt_st_srsts_0_RNO[1]/O
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.685ns logic, 1.065ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[7] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[7] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.DQ       Tcko                  0.450   reg_prsnt_st[7]
                                                       reg_prsnt_st[7]
    SLICE_X5Y49.A3       net (fanout=5)        0.607   reg_prsnt_st[7]
    SLICE_X5Y49.A        Tilo                  0.094   g0_sx_0
                                                       reg_prsnt_st_srsts_0_RNO_0[1]
    SLICE_X7Y48.B6       net (fanout=1)        0.288   g0_sx_0
    SLICE_X7Y48.B        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_RNO[1]
    SLICE_X7Y48.A5       net (fanout=1)        0.224   reg_prsnt_st_srsts_0_RNO[1]/O
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.664ns logic, 1.119ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_prsnt_st[15] (FF)
  Destination:          reg_prsnt_st[1] (FF)
  Requirement:          1.824ns
  Data Path Delay:      1.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.120 - 0.150)
  Source Clock:         clk_c rising at 0.000ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: reg_prsnt_st[15] to reg_prsnt_st[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.DQ       Tcko                  0.450   reg_prsnt_st[15]
                                                       reg_prsnt_st[15]
    SLICE_X5Y49.A6       net (fanout=5)        0.462   reg_prsnt_st[15]
    SLICE_X5Y49.A        Tilo                  0.094   g0_sx_0
                                                       reg_prsnt_st_srsts_0_RNO_0[1]
    SLICE_X7Y48.B6       net (fanout=1)        0.288   g0_sx_0
    SLICE_X7Y48.B        Tilo                  0.094   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0_RNO[1]
    SLICE_X7Y48.A5       net (fanout=1)        0.224   reg_prsnt_st_srsts_0_RNO[1]/O
    SLICE_X7Y48.CLK      Tas                   0.026   reg_prsnt_st[0]
                                                       reg_prsnt_st_srsts_0[1]
                                                       reg_prsnt_st[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.664ns logic, 0.974ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 1.824 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count[1] (SLICE_X6Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count[3] (FF)
  Destination:          count[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.156 - 0.120)
  Source Clock:         clk_c rising at 1.824ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count[3] to count[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.CQ       Tcko                  0.414   count[3]
                                                       count[3]
    SLICE_X6Y51.D6       net (fanout=5)        0.333   count[3]
    SLICE_X6Y51.CLK      Tah         (-Th)     0.195   count[1]
                                                       count_RNO[1]
                                                       count[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.219ns logic, 0.333ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point reg_prsnt_st[17] (SLICE_X5Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_prsnt_st[17] (FF)
  Destination:          reg_prsnt_st[17] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_c rising at 1.824ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: reg_prsnt_st[17] to reg_prsnt_st[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.414   reg_prsnt_st[17]
                                                       reg_prsnt_st[17]
    SLICE_X5Y50.D4       net (fanout=4)        0.346   reg_prsnt_st[17]
    SLICE_X5Y50.CLK      Tah         (-Th)     0.195   reg_prsnt_st[17]
                                                       reg_prsnt_st_RNO[17]
                                                       reg_prsnt_st[17]
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.219ns logic, 0.346ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point reg_prsnt_st[12] (SLICE_X7Y50.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_prsnt_st[12] (FF)
  Destination:          reg_prsnt_st[12] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_c rising at 1.824ns
  Destination Clock:    clk_c rising at 1.824ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: reg_prsnt_st[12] to reg_prsnt_st[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.CQ       Tcko                  0.414   reg_prsnt_st[12]
                                                       reg_prsnt_st[12]
    SLICE_X7Y50.C4       net (fanout=10)       0.347   reg_prsnt_st[12]
    SLICE_X7Y50.CLK      Tah         (-Th)     0.195   reg_prsnt_st[12]
                                                       reg_prsnt_st_RNO[12]
                                                       reg_prsnt_st[12]
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.219ns logic, 0.347ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 1.824 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.158ns (period - min period limit)
  Period: 1.824ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_ibuf/I0
  Logical resource: clk_ibuf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_ibuf_iso
--------------------------------------------------------------------------------
Slack: 1.006ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.824ns
  Low pulse: 0.912ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: reg_prsnt_st[4]/CLK
  Logical resource: reg_prsnt_st[2]/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_c
--------------------------------------------------------------------------------
Slack: 1.006ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.824ns
  High pulse: 0.912ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: reg_prsnt_st[4]/CLK
  Logical resource: reg_prsnt_st[2]/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_c
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.868|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 83  (Setup/Max: 83, Hold: 0)

Constraints cover 202 paths, 0 nets, and 189 connections

Design statistics:
   Minimum period:   1.868ns{1}   (Maximum frequency: 535.332MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 24 10:35:52 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 485 MB



