<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="middle-layout.css" type="text/css" />
<title>Jianwang Zhai</title>
</head>
<body>
<div id="layout-content">
<div id="toptitle">
<h1>Jianwang Zhai</h1>
</div>
<table class="imgtable"><tr><td>
<img src="zhaijianwang.jpg" alt="150" width="150px" height="Jianwang Zhai" />&nbsp;</td>
<td align="left"><p>Jianwang Zhai, Ph.D. <br />
<a href="https://ic.bupt.edu.cn/">School of Integrated Circuits</a> <br />
<a href="https://www.bupt.edu.cn/">Beijing University of Posts and Telecommunications</a> <br />
Office: Room 111, Scientific-Research Building <br />
Email: zhaijw@bupt.edu.cn<br /></p>
</td></tr></table>
<h2>BIOGRAPHY</h2>
<p>I am Jianwang Zhai (翟建旺 in Chinese), currently an assistant professor at <a href="https://www.bupt.edu.cn/">Beijing University of Posts and Telecommunications (BUPT)</a>. 
Prior to that, I got my Ph.D. in Computer Science and Technology from <a href="https://www.tsinghua.edu.cn/">Tsinghua University (THU)</a> in 2023, and received my B.Eng. from <a href="https://www.bjtu.edu.cn/">Beijing Jiaotong University (BJTU)</a> in 2018.</p>
<p>My research interests include machine learning and optimization methods with applications in EDA, especially power modeling, design space exploration, and physical design.</p>
<h2>RESEARCH INTERESTS</h2>
<ul>
<li><p>EDA / VLSI</p>
</li>
<li><p>Power Modeling</p>
</li>
<li><p>Design Space Exploration</p>
</li>
<li><p>Physical Design</p>
</li>
</ul>
<h2>EDUCATION</h2>
<ul>
<li><p>Ph.D. Computer Science and Technology, <a href="https://www.tsinghua.edu.cn">Tsinghua University</a>, Sep. 2018 - Jun. 2023</p>
</li>
<li><p>B.E.  Communication Engineering, <a href="https://www.bjtu.edu.cn/">Beijing Jiaotong University</a>, Sep. 2014 - Jun. 2018</p>
</li>
</ul>
<h2>PUBLICATIONS</h2>
<h3>Conference papers</h3>
<ul>
<li><p>[C6] Zirui Li, <b>Jianwang Zhai#</b>, Zixuan Li, Zhongdong Qi, Kang Zhao, &ldquo;Effective Resource Model and Cost Scheme for Maze Routing in 3D Global Routing&rdquo;, IEEE International Symposium on Circuits and Systems (<b>ISCAS</b>), Singapore, May. 19-22, 2024.</p>
</li>
<li><p>[C5] Chen Bai, <b>Jianwang Zhai#</b>, Yuzhe Ma, Bei Yu#, Martin D.F. Wong, &ldquo;Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning&rdquo;, AAAI Conference on Artificial Intelligence (<b>AAAI</b>), Vancouver, Feb. 20-27, 2024.</p>
</li>
<li><p>[C4] Jingyu Jia, <b>Jianwang Zhai#</b>, Kang Zhao, &ldquo;Fast Estimation for Electromigration Nucleation Time Based on Random Activation Energy Model&rdquo;, IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25-27, 2024.</p>
</li>
<li><p>[C3] <b>Jianwang Zhai</b>, Yici Cai, Bei Yu, &ldquo;Microarchitecture Power Modeling via Artificial Neural Network and Transfer Learning&rdquo;, IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASP-DAC</b>), Tokyo Odaiba Miraikan, Jan. 16-19, 2023. <font color=red size=+0.5><b>(Best Paper Award Nomination)</b></font></p>
</li>
<li><p>[C2] <b>Jianwang Zhai</b>, Chen Bai, Binwu Zhu, Yici Cai, Qiang Zhou, Bei Yu, &ldquo;McPAT-Calib: A Microarchitecture Power Modeling Framework for Modern CPUs&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Nov. 01-04, 2021.</p>
</li>
<li><p>[C1] Chen Bai, Qi Sun, <b>Jianwang Zhai</b>, Yuzhe Ma, Bei Yu, Martin D.F. Wong, &ldquo;BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Nov. 01-04, 2021. <font color=red size=+0.5><b>(William J. McCalla Best Paper Award)</b></font></p>
</li>
</ul>
<h3>Journal papers</h3>
<ul>
<li><p>[J4] Chen Bai, Qi Sun, <b>Jianwang Zhai</b>, Yuzhe Ma, Bei Yu, Martin D.F. Wong, &ldquo;BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration&rdquo;, ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 29, no. 01, pp. 1-23, 2024.</p>
</li>
<li><p>[J3] <b>Jianwang Zhai</b>, Yici Cai, &ldquo;Microarchitecture Design Space Exploration via Pareto-driven Active Learning&rdquo;, IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>), vol. 31, no. 11, pp. 1727-1739, 2023.</p>
</li>
<li><p>[J2] <b>Jianwang Zhai</b>, Chen Bai, Binwu Zhu, Yici Cai, Qiang Zhou, Bei Yu, &ldquo;McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework&rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 42, no. 01, pp. 243-256, 2023.</p>
</li>
<li><p>[J1] <b>Jianwang Zhai</b>, Yici Cai, Qiang Zhou, &ldquo;Placement and Routing Methods Considering Shape Constraints of JTL for RSFQ Circuits&rdquo;, IEEE Transactions on Circuits and Systems II: Express Briefs (<b>TCAS-II</b>), vol. 68, no. 5, pp. 1571-1575, 2021.</p>
</li>
</ul>
<h2>SELECTED AWARDS</h2>
<ul>
<li><p>Best Paper Award Nomination, ASP-DAC, 2023</p>
</li>
<li><p>William J. McCalla Best Paper Award, ICCAD, 2021</p>
</li>
<li><p>Huawei Scholarship, Tsinghua University, 2022.</p>
</li>
<li><p>Longfor Scholarship, Tsinghua University, 2022.</p>
</li>
<li><p>Comprehensive Excellent Scholarship, Tsinghua University, 2020 &amp; 2021.</p>
</li>
<li><p>Outstanding Graduate, The Education Committee of Beijing, 2018.</p>
</li>
<li><p>May 4th Medal, Beijing Jiaotong University, 2018.</p>
</li>
<li><p>Excellent Student, The Education Committee of Beijing, 2017.</p>
</li>
<li><p>Baosteel Scholarship, Baosteel Education Foundation, 2017.</p>
</li>
<li><p>National Scholarship, Ministry of Education of China, 2016.</p>
</li>
<li><p>National Encouragement Scholarship, Ministry of Education of China, 2015.</p>
</li>
</ul>
</div>
</body>
</html>
