# 8T-SRAM-CIM
Architecturally eliminating the von Neumann bottleneck using a high-stability 8T SRAM Compute-In-Memory (CIM) macro designed and validated in 90 nm CMOS for high-throughput edge AI.
