<stg><name>lenet5_ap2</name>


<trans_list>

<trans id="1020" from="1" to="2">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="2" to="3">
<condition id="235">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="2" to="16">
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="3" to="4">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="4" to="5">
<condition id="240">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="4" to="2">
<condition id="264">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="5" to="6">
<condition id="242">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="5" to="4">
<condition id="262">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="6" to="14">
<condition id="243">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="6" to="7">
<condition id="245">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="7" to="8">
<condition id="246">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="7" to="6">
<condition id="256">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="8" to="9">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="9" to="10">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="10" to="11">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="11" to="12">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="12" to="13">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="13" to="7">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="14" to="15">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="15" to="5">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="16" to="17">
<condition id="268">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="16" to="42">
<condition id="310">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="17" to="18">
<condition id="270">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="17" to="16">
<condition id="308">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="18" to="19">
<condition id="271">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="18" to="17">
<condition id="306">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="19" to="20">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="20" to="21">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="21" to="22">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="22" to="23">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="23" to="24">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="24" to="25">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="25" to="26">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="26" to="27">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="27" to="39">
<condition id="282">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="27" to="28">
<condition id="284">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="28" to="29">
<condition id="285">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="28" to="27">
<condition id="299">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="29" to="30">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="30" to="31">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="31" to="32">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="32" to="33">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="33" to="34">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="34" to="35">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="35" to="36">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="36" to="37">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="37" to="38">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="38" to="28">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="39" to="40">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="40" to="41">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="41" to="18">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="42" to="43">
<condition id="311">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="42" to="56">
<condition id="345">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="43" to="44">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="44" to="45">
<condition id="316">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="44" to="42">
<condition id="343">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="45" to="46">
<condition id="318">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="45" to="44">
<condition id="341">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="46" to="54">
<condition id="319">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="46" to="47">
<condition id="321">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="47" to="48">
<condition id="323">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="47" to="46">
<condition id="335">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="48" to="49">
<condition id="324">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="48" to="47">
<condition id="333">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="49" to="50">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="50" to="51">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="51" to="52">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="52" to="53">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="53" to="48">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="54" to="55">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="55" to="45">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="56" to="57">
<condition id="347">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="56" to="82">
<condition id="389">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="57" to="58">
<condition id="349">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="57" to="56">
<condition id="387">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="58" to="59">
<condition id="350">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="58" to="57">
<condition id="385">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="59" to="60">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="60" to="61">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="61" to="62">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="62" to="63">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="63" to="64">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="64" to="65">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="65" to="66">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="66" to="67">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="67" to="79">
<condition id="361">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="67" to="68">
<condition id="363">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="68" to="69">
<condition id="364">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="68" to="67">
<condition id="378">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="69" to="70">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="70" to="71">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="71" to="72">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="72" to="73">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="73" to="74">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="74" to="75">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="75" to="76">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="76" to="77">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="77" to="78">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="78" to="68">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="79" to="80">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="80" to="81">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="81" to="58">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="82" to="83">
<condition id="391">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="82" to="86">
<condition id="403">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="83" to="84">
<condition id="393">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="83" to="82">
<condition id="401">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="84" to="85">
<condition id="394">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="84" to="83">
<condition id="399">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="85" to="84">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="86" to="87">
<condition id="405">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="86" to="92">
<condition id="417">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="87" to="88">
<condition id="407">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="87" to="90">
<condition id="406">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="88" to="89">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="89" to="87">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="90" to="91">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="91" to="86">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="92" to="93">
<condition id="419">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="92" to="98">
<condition id="431">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="93" to="94">
<condition id="421">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="93" to="96">
<condition id="420">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="94" to="95">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="95" to="93">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="96" to="97">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="97" to="92">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="98" to="99">
<condition id="433">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="99" to="100">
<condition id="435">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="99" to="104">
<condition id="434">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="100" to="101">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="101" to="102">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="102" to="103">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="103" to="99">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="104" to="105">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="105" to="106">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="106" to="107">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="107" to="108">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="108" to="109">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="109" to="110">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="110" to="111">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="111" to="112">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="112" to="113">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="113" to="98">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %index) nounwind, !map !622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !628

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @lenet5_ap2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %index_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %index) nounwind

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="32">
<![CDATA[
:4  %tmp = trunc i32 %index_read to i25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit58:0  %channel = phi i3 [ 0, %0 ], [ %channel_1, %.loopexit58.loopexit ]

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit58:1  %exitcond1 = icmp eq i3 %channel, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit58:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit58:3  %channel_1 = add i3 %channel, 1

]]></Node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit58:4  br i1 %exitcond1, label %.preheader715.preheader, label %.preheader719.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.preheader719.preheader:0  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %channel)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader719.preheader:6  %conv_bias_V_addr = getelementptr [48 x i32]* @conv_bias_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_bias_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
.preheader719.preheader:7  %p_Val2_7 = load i32* %conv_bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
.preheader715.preheader:0  %max_value = alloca double

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader715.preheader:1  br label %.preheader715

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="3" op_3_bw="5">
<![CDATA[
.preheader719.preheader:1  %p_shl3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i5(i56 2, i3 %channel, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader719.preheader:2  %p_shl4 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %channel, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader719.preheader:3  %tmp_2 = sub i64 %p_shl3, %p_shl4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="3" op_3_bw="2">
<![CDATA[
.preheader719.preheader:4  %p_shl2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i3.i2(i59 2, i3 %channel, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader719.preheader:5  %tmp_3 = sub i64 %p_shl3, %p_shl2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
.preheader719.preheader:7  %p_Val2_7 = load i32* %conv_bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="32">
<![CDATA[
.preheader719.preheader:8  %tmp_5 = trunc i32 %p_Val2_7 to i31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader719.preheader:9  br label %.preheader719

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader719:0  %col = phi i5 [ 0, %.preheader719.preheader ], [ %col_1, %.preheader719.loopexit ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader719:1  %exitcond3 = icmp eq i5 %col, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader719:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader719:3  %col_1 = add i5 %col, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader719:4  br i1 %exitcond3, label %.loopexit58.loopexit, label %.preheader718.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
.preheader718.preheader:0  %tmp_4 = zext i5 %col to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader718.preheader:1  %tmp_13 = add i64 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="64">
<![CDATA[
.preheader718.preheader:2  %tmp_14 = trunc i64 %tmp_13 to i12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader718.preheader:3  %p_shl5_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_14, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="64">
<![CDATA[
.preheader718.preheader:4  %tmp_16 = trunc i64 %tmp_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader718.preheader:5  %p_shl6_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_16, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader718.preheader:6  %tmp_17 = sub i17 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader718.preheader:7  br label %.preheader718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.loopexit58.loopexit:0  br label %.loopexit58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader718:0  %row = phi i5 [ %row_1, %._crit_edge ], [ 0, %.preheader718.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader718:1  %exitcond6 = icmp eq i5 %row, -4

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader718:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader718:3  %row_1 = add i5 %row, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader718:4  br i1 %exitcond6, label %.preheader719.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="5">
<![CDATA[
:0  %tmp_cast = zext i5 %row to i17

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_56 = add i17 %tmp_17, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_150_cast = zext i17 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_dot_V_addr = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store i32 0, i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader719.loopexit:0  br label %.preheader719

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit57:0  %fil_col = phi i3 [ 0, %1 ], [ %fil_col_1, %.loopexit57.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="3">
<![CDATA[
.loopexit57:1  %fil_col_cast = zext i3 %fil_col to i5

]]></Node>
<StgValue><ssdm name="fil_col_cast"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit57:2  %exitcond10 = icmp eq i3 %fil_col, -3

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit57:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit57:4  %fil_col_1 = add i3 %fil_col, 1

]]></Node>
<StgValue><ssdm name="fil_col_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit57:5  br i1 %exitcond10, label %._crit_edge, label %.preheader717.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="3">
<![CDATA[
.preheader717.preheader:0  %tmp_17_cast = zext i3 %fil_col to i14

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader717.preheader:1  %tmp_18 = add i5 %col, %fil_col_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader717.preheader:2  br label %.preheader717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:0  %p_Val2_s = load i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader717:0  %fil_row = phi i3 [ %fil_row_1, %.preheader716.preheader_ifconv ], [ 0, %.preheader717.preheader ]

]]></Node>
<StgValue><ssdm name="fil_row"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3">
<![CDATA[
.preheader717:1  %fil_row_cast = zext i3 %fil_row to i5

]]></Node>
<StgValue><ssdm name="fil_row_cast"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader717:2  %exitcond14 = icmp eq i3 %fil_row, -3

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader717:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader717:4  %fil_row_1 = add i3 %fil_row, 1

]]></Node>
<StgValue><ssdm name="fil_row_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader717:5  br i1 %exitcond14, label %.loopexit57.loopexit, label %.preheader716.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="3">
<![CDATA[
.preheader716.preheader_ifconv:0  %tmp_26 = zext i3 %fil_row to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader716.preheader_ifconv:1  %tmp_144 = add i64 %tmp_26, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="64">
<![CDATA[
.preheader716.preheader_ifconv:2  %tmp_145 = trunc i64 %tmp_144 to i14

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="64">
<![CDATA[
.preheader716.preheader_ifconv:3  %tmp_146 = trunc i64 %tmp_144 to i12

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader716.preheader_ifconv:4  %p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_146, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader716.preheader_ifconv:5  %tmp_147 = add i14 %p_shl7_cast, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader716.preheader_ifconv:6  %tmp_148 = add i14 %tmp_17_cast, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader716.preheader_ifconv:9  %tmp_27 = add i5 %row, %fil_row_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader716.preheader_ifconv:10  %tmp_149 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_18, i5 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="10">
<![CDATA[
.preheader716.preheader_ifconv:11  %tmp_178_cast = zext i10 %tmp_149 to i25

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader716.preheader_ifconv:12  %tmp_150 = mul i25 10000, %tmp_178_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader716.preheader_ifconv:13  %tmp_151 = add i25 %tmp, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit57.loopexit:0  br label %.loopexit57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="14">
<![CDATA[
.preheader716.preheader_ifconv:7  %tmp_176_cast = zext i14 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader716.preheader_ifconv:8  %conv_weight_addr = getelementptr [7200 x i8]* @conv_weight, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="conv_weight_addr"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="25">
<![CDATA[
.preheader716.preheader_ifconv:14  %tmp_180_cast = sext i25 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader716.preheader_ifconv:15  %in_V_addr = getelementptr [10240000 x i32]* @in_V, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="13">
<![CDATA[
.preheader716.preheader_ifconv:16  %conv_weight_load = load i8* %conv_weight_addr, align 1

]]></Node>
<StgValue><ssdm name="conv_weight_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
.preheader716.preheader_ifconv:22  %in_V_load = load i32* %in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="13">
<![CDATA[
.preheader716.preheader_ifconv:16  %conv_weight_load = load i8* %conv_weight_addr, align 1

]]></Node>
<StgValue><ssdm name="conv_weight_load"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="8">
<![CDATA[
.preheader716.preheader_ifconv:17  %tmp_152 = trunc i8 %conv_weight_load to i6

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:18  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %conv_weight_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:19  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %conv_weight_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
.preheader716.preheader_ifconv:22  %in_V_load = load i32* %in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
.preheader716.preheader_ifconv:22  %in_V_load = load i32* %in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="16">
<![CDATA[
.preheader716.preheader_ifconv:24  %conv_dot_V_load_3 = load i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader716.preheader_ifconv:20  %rev = xor i1 %tmp_154, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
.preheader716.preheader_ifconv:21  %sh = zext i6 %tmp_152 to i32

]]></Node>
<StgValue><ssdm name="sh"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="24">
<![CDATA[
.preheader716.preheader_ifconv:22  %in_V_load = load i32* %in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:23  %p_Val2_9 = shl i32 %in_V_load, %sh

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="16">
<![CDATA[
.preheader716.preheader_ifconv:24  %conv_dot_V_load_3 = load i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_3"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:26  %p_Val2_11 = ashr i32 %in_V_load, %sh

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:25  %p_Val2_10 = sub i32 %conv_dot_V_load_3, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:27  %p_Val2_12 = sub i32 %conv_dot_V_load_3, %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader716.preheader_ifconv:28  %sel_tmp = xor i1 %tmp_153, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader716.preheader_ifconv:29  %sel_tmp1 = and i1 %rev, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:30  %sel_tmp2_v = select i1 %sel_tmp1, i32 %p_Val2_9, i32 %p_Val2_11

]]></Node>
<StgValue><ssdm name="sel_tmp2_v"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:31  %sel_tmp2 = add i32 %conv_dot_V_load_3, %sel_tmp2_v

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader716.preheader_ifconv:32  %sel_tmp4 = and i1 %tmp_153, %tmp_154

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:33  %sel_tmp5 = select i1 %sel_tmp4, i32 %p_Val2_12, i32 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader716.preheader_ifconv:34  %sel_tmp6 = and i1 %tmp_153, %rev

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader716.preheader_ifconv:35  %storemerge1 = select i1 %sel_tmp6, i32 %p_Val2_10, i32 %sel_tmp5

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="222" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.preheader716.preheader_ifconv:36  store i32 %storemerge1, i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader716.preheader_ifconv:37  br label %.preheader717

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:0  %p_Val2_s = load i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge:1  %tmp_83 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %p_Val2_2 = add i32 %p_Val2_s, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:3  %p_Val2_2_cast = add i31 %tmp_5, %tmp_83

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:4  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge:5  %p_Val2_2_18 = select i1 %tmp_85, i31 0, i31 %p_Val2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:6  %p_Val2_2_cast_19 = zext i31 %p_Val2_2_18 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast_19"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
._crit_edge:7  store i32 %p_Val2_2_cast_19, i32* %conv_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %.preheader718

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader715:0  %channel1 = phi i3 [ 0, %.preheader715.preheader ], [ %channel_2, %.preheader715.loopexit ]

]]></Node>
<StgValue><ssdm name="channel1"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
.preheader715:1  %max_value_load = load double* %max_value

]]></Node>
<StgValue><ssdm name="max_value_load"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader715:2  %exitcond2 = icmp eq i3 %channel1, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader715:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader715:4  %channel_2 = add i3 %channel1, 1

]]></Node>
<StgValue><ssdm name="channel_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader715:5  br i1 %exitcond2, label %.preheader711.preheader, label %.preheader714.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="3" op_3_bw="5">
<![CDATA[
.preheader714.preheader:0  %p_shl1 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i5(i56 2, i3 %channel1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="3" op_3_bw="2">
<![CDATA[
.preheader714.preheader:1  %p_shl5 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i3.i2(i59 2, i3 %channel1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader714.preheader:2  %tmp_s = sub i64 %p_shl1, %p_shl5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="3" op_3_bw="4">
<![CDATA[
.preheader714.preheader:3  %p_shl8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i3.i4(i57 2, i3 %channel1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader714.preheader:4  %p_shl9 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %channel1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader714.preheader:5  %tmp_11 = sub i64 %p_shl8, %p_shl9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.preheader714.preheader:6  br label %.preheader714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
.preheader711.preheader:0  br label %.preheader711

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader714:0  %col2 = phi i4 [ 0, %.preheader714.preheader ], [ %col_2, %.preheader714.loopexit ]

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader714:1  %exitcond5 = icmp eq i4 %col2, -2

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader714:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader714:3  %col_2 = add i4 %col2, 1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader714:4  br i1 %exitcond5, label %.preheader715.loopexit, label %.preheader713.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader713.preheader:0  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %col2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="5">
<![CDATA[
.preheader713.preheader:1  %tmp_8 = zext i5 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader713.preheader:2  %tmp_31 = add i64 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="64">
<![CDATA[
.preheader713.preheader:3  %tmp_33 = trunc i64 %tmp_31 to i12

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader713.preheader:4  %p_shl14_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_33, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="64">
<![CDATA[
.preheader713.preheader:5  %tmp_36 = trunc i64 %tmp_31 to i15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader713.preheader:6  %p_shl15_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_36, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader713.preheader:7  %tmp_37 = sub i17 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
.preheader713.preheader:8  %tmp_9 = zext i4 %col2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader713.preheader:9  %tmp_38 = add i64 %tmp_9, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="64">
<![CDATA[
.preheader713.preheader:10  %tmp_41 = trunc i64 %tmp_38 to i11

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader713.preheader:11  %p_shl12_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_41, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="64">
<![CDATA[
.preheader713.preheader:12  %tmp_51 = trunc i64 %tmp_38 to i14

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader713.preheader:13  %p_shl13_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_51, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader713.preheader:14  %tmp_52 = sub i15 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.preheader713.preheader:15  br label %.preheader713

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.preheader715.loopexit:0  br label %.preheader715

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader713:0  %row3 = phi i4 [ %row_3, %_ifconv12 ], [ 0, %.preheader713.preheader ]

]]></Node>
<StgValue><ssdm name="row3"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader713:1  %exitcond9 = icmp eq i4 %row3, -2

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader713:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader713:3  %row_3 = add i4 %row3, 1

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader713:4  br i1 %exitcond9, label %.preheader714.loopexit, label %_ifconv10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ifconv10:0  %tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %row3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="5">
<![CDATA[
_ifconv10:1  %tmp_11_cast = zext i5 %tmp_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv10:2  %tmp_81 = add i17 %tmp_11_cast, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="17">
<![CDATA[
_ifconv10:3  %tmp_157_cast = zext i17 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:4  %conv_dot_V_addr_1 = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_157_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="16">
<![CDATA[
_ifconv10:5  %conv_dot_V_load = load i32* %conv_dot_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader714.loopexit:0  br label %.preheader714

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="281" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="16">
<![CDATA[
_ifconv10:5  %conv_dot_V_load = load i32* %conv_dot_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:6  %tmp_12 = icmp eq i32 %conv_dot_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="284" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="285" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="286" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="287" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="288" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
_ifconv10:7  %dp_1 = sitofp i32 %conv_dot_V_load to double

]]></Node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64">
<![CDATA[
_ifconv10:8  %res_V_16 = bitcast double %dp_1 to i64

]]></Node>
<StgValue><ssdm name="res_V_16"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:9  %exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_16, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv10:10  %exp_V_15 = add i11 %exp_V, -22

]]></Node>
<StgValue><ssdm name="exp_V_15"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv10:11  %p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_16, i11 %exp_V_15, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
_ifconv10:12  %dp = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:13  %v_assign_ph = select i1 %tmp_12, double 0.000000e+00, double %dp

]]></Node>
<StgValue><ssdm name="v_assign_ph"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
_ifconv10:14  br label %to_double.exit853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
to_double.exit853:0  %v_assign = phi double [ %v_assign_ph, %_ifconv10 ], [ %op1_assign, %to_double.exit853.loopexit ]

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
to_double.exit853:1  %fil_col4 = phi i2 [ 0, %_ifconv10 ], [ %fil_col_3, %to_double.exit853.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col4"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="2">
<![CDATA[
to_double.exit853:2  %fil_col4_cast = zext i2 %fil_col4 to i5

]]></Node>
<StgValue><ssdm name="fil_col4_cast"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_double.exit853:3  %exitcond19 = icmp eq i2 %fil_col4, -2

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
to_double.exit853:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_double.exit853:5  %fil_col_3 = add i2 %fil_col4, 1

]]></Node>
<StgValue><ssdm name="fil_col_3"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
to_double.exit853:6  br i1 %exitcond19, label %_ifconv12, label %.preheader712.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader712.preheader:0  %tmp_46 = add i5 %fil_col4_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="5">
<![CDATA[
.preheader712.preheader:1  %tmp_47 = zext i5 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader712.preheader:2  %tmp_124 = add i64 %tmp_s, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="64">
<![CDATA[
.preheader712.preheader:3  %tmp_141 = trunc i64 %tmp_124 to i12

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader712.preheader:4  %p_shl16_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_141, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="64">
<![CDATA[
.preheader712.preheader:5  %tmp_142 = trunc i64 %tmp_124 to i15

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader712.preheader:6  %p_shl17_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_142, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader712.preheader:7  %tmp_143 = sub i17 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader712.preheader:8  br label %.preheader712

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="4">
<![CDATA[
_ifconv12:0  %tmp_41_cast = zext i4 %row3 to i15

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv12:1  %tmp_114 = add i15 %tmp_41_cast, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64">
<![CDATA[
_ifconv12:4  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="63" op_0_bw="64">
<![CDATA[
_ifconv12:5  %tmp_116 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv12:6  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv12:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="11">
<![CDATA[
_ifconv12:8  %tmp_42 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="52" op_0_bw="64">
<![CDATA[
_ifconv12:9  %tmp_126 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv12:14  %tmp_44 = icmp eq i63 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:15  %F2 = sub i12 1075, %tmp_42

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:16  %tmp_45 = icmp sgt i12 %F2, 22

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:17  %tmp_48 = add i12 -22, %F2

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:18  %tmp_49 = sub i12 22, %F2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv12:19  %sh_amt = select i1 %tmp_45, i12 %tmp_48, i12 %tmp_49

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:21  %tmp_50 = icmp eq i12 %F2, 22

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv12:24  %tmp_139 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv12:50  store double %v_assign, double* %max_value

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader712:0  %op1_assign = phi double [ %max_value_5, %_ifconv ], [ %v_assign, %.preheader712.preheader ]

]]></Node>
<StgValue><ssdm name="op1_assign"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader712:1  %fil_row5 = phi i2 [ %fil_row_3, %_ifconv ], [ 0, %.preheader712.preheader ]

]]></Node>
<StgValue><ssdm name="fil_row5"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="2">
<![CDATA[
.preheader712:2  %fil_row5_cast = zext i2 %fil_row5 to i5

]]></Node>
<StgValue><ssdm name="fil_row5_cast"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader712:3  %exitcond25 = icmp eq i2 %fil_row5, -2

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader712:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader712:5  %fil_row_3 = add i2 %fil_row5, 1

]]></Node>
<StgValue><ssdm name="fil_row_3"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader712:6  br i1 %exitcond25, label %to_double.exit853.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:0  %tmp_62 = add i5 %fil_row5_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="5">
<![CDATA[
_ifconv:1  %tmp_63_cast = zext i5 %tmp_62 to i17

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:2  %tmp_163 = add i17 %tmp_143, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="17">
<![CDATA[
_ifconv:3  %tmp_187_cast = zext i17 %tmp_163 to i64

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %conv_dot_V_addr_4 = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr_4"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:5  %conv_dot_V_load_4 = load i32* %conv_dot_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_4"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
to_double.exit853.loopexit:0  br label %to_double.exit853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="343" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:5  %conv_dot_V_load_4 = load i32* %conv_dot_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="344" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_64 = icmp eq i32 %conv_dot_V_load_4, 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="346" st_id="31" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="347" st_id="32" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="348" st_id="33" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="349" st_id="34" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="350" st_id="35" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %dp_5 = sitofp i32 %conv_dot_V_load_4 to double

]]></Node>
<StgValue><ssdm name="dp_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %res_V_17 = bitcast double %dp_5 to i64

]]></Node>
<StgValue><ssdm name="res_V_17"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %exp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_17, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V_4"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:10  %exp_V_16 = add i11 -22, %exp_V_4

]]></Node>
<StgValue><ssdm name="exp_V_16"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:11  %p_Result_1 = call i64 @llvm.part.set.i64.i11(i64 %res_V_17, i11 %exp_V_16, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:12  %dp_4 = bitcast i64 %p_Result_1 to double

]]></Node>
<StgValue><ssdm name="dp_4"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %p_0_i1 = select i1 %tmp_64, double 0.000000e+00, double %dp_4

]]></Node>
<StgValue><ssdm name="p_0_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:14  %p_0_i1_to_int = bitcast double %p_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_0_i1_to_int"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_82 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_0_i1_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:16  %tmp_164 = trunc i64 %p_0_i1_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:20  %notlhs = icmp ne i11 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:21  %notrhs = icmp eq i52 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:27  %tmp_104 = fcmp ogt double %p_0_i1, %op1_assign

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:17  %op1_assign_to_int = bitcast double %op1_assign to i64

]]></Node>
<StgValue><ssdm name="op1_assign_to_int"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_84 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %op1_assign_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:19  %tmp_165 = trunc i64 %op1_assign_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %tmp_87 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:23  %notlhs1 = icmp ne i11 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:24  %notrhs1 = icmp eq i52 %tmp_165, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %tmp_92 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %tmp_98 = and i1 %tmp_87, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %tmp_105 = and i1 %tmp_98, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %tmp_106 = xor i1 %tmp_105, true

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %brmerge1 = or i1 %tmp_64, %tmp_106

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31  %op1_assign_mux = select i1 %tmp_105, double 0.000000e+00, double %op1_assign

]]></Node>
<StgValue><ssdm name="op1_assign_mux"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %max_value_5 = select i1 %brmerge1, double %op1_assign_mux, double %dp_4

]]></Node>
<StgValue><ssdm name="max_value_5"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:33  br label %.preheader712

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv12:10  %tmp_43 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="53">
<![CDATA[
_ifconv12:11  %p_Result_2 = zext i53 %tmp_43 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="379" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv12:12  %man_V_1 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv12:13  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="54">
<![CDATA[
_ifconv12:22  %tmp_133 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv12:23  %tmp_53 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv12:25  %icmp = icmp eq i7 %tmp_139, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:33  %sel_tmp19_demorgan = or i1 %tmp_44, %tmp_50

]]></Node>
<StgValue><ssdm name="sel_tmp19_demorgan"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:34  %sel_tmp9 = xor i1 %sel_tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:35  %sel_tmp3 = and i1 %tmp_45, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:39  %sel_tmp34_demorgan = or i1 %sel_tmp19_demorgan, %tmp_45

]]></Node>
<StgValue><ssdm name="sel_tmp34_demorgan"/></StgValue>
</operation>

<operation id="388" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:40  %sel_tmp13 = xor i1 %sel_tmp34_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="389" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:41  %sel_tmp14 = and i1 %icmp, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="390" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="12">
<![CDATA[
_ifconv12:20  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="32">
<![CDATA[
_ifconv12:26  %tmp_65 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv12:27  %tmp_68 = ashr i54 %man_V_2, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="54">
<![CDATA[
_ifconv12:28  %tmp_140 = trunc i54 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:29  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="395" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:30  %tmp_74 = shl i32 %tmp_133, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="396" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:31  %sel_tmp7 = xor i1 %tmp_44, true

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="397" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:32  %sel_tmp8 = and i1 %tmp_50, %sel_tmp7

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="398" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:36  %sel_tmp10 = xor i1 %tmp_53, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="399" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:37  %sel_tmp11 = and i1 %sel_tmp3, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:38  %sel_tmp12 = and i1 %sel_tmp3, %tmp_53

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:42  %newSel = select i1 %sel_tmp14, i32 %tmp_74, i32 %tmp_140

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:43  %or_cond = or i1 %sel_tmp14, %sel_tmp12

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:44  %newSel1 = select i1 %sel_tmp11, i32 %storemerge, i32 %tmp_133

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:45  %or_cond1 = or i1 %sel_tmp11, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:46  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv12:47  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:48  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="408" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="15">
<![CDATA[
_ifconv12:2  %tmp_168_cast = zext i15 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv12:3  %pool_dot_V_addr_1 = getelementptr [9408 x i32]* @pool_dot_V, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="pool_dot_V_addr_1"/></StgValue>
</operation>

<operation id="410" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ifconv12:49  store i32 %newSel3, i32* %pool_dot_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
_ifconv12:51  br label %.preheader713

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="412" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader711:0  %channel6 = phi i5 [ %channel_3, %.preheader711.loopexit ], [ 0, %.preheader711.preheader ]

]]></Node>
<StgValue><ssdm name="channel6"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader711:1  %exitcond4 = icmp eq i5 %channel6, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader711:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader711:3  %channel_3 = add i5 %channel6, 1

]]></Node>
<StgValue><ssdm name="channel_3"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader711:4  br i1 %exitcond4, label %.preheader706.preheader, label %.preheader710.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader710.preheader:0  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 1, i5 %channel6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader710.preheader:7  %conv_bias_V_addr_1 = getelementptr [48 x i32]* @conv_bias_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="conv_bias_V_addr_1"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6">
<![CDATA[
.preheader710.preheader:8  %p_Val2_15 = load i32* %conv_bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="32">
<![CDATA[
.preheader706.preheader:0  %max_value_6 = alloca double

]]></Node>
<StgValue><ssdm name="max_value_6"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader706.preheader:1  store double %max_value_load, double* %max_value_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
.preheader706.preheader:2  br label %.preheader706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="423" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader710.preheader:1  %p_shl6 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i5.i3(i56 1, i5 %channel6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="424" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader710.preheader:2  %p_shl7 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %channel6, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="425" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader710.preheader:3  %tmp_24 = sub i64 %p_shl6, %p_shl7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="426" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader710.preheader:4  %p_shl10 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 1, i5 %channel6, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader710.preheader:5  %p_shl11 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i5.i2(i57 1, i5 %channel6, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader710.preheader:6  %tmp_25 = sub i64 %p_shl10, %p_shl11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="6">
<![CDATA[
.preheader710.preheader:8  %p_Val2_15 = load i32* %conv_bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="430" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="32">
<![CDATA[
.preheader710.preheader:9  %tmp_28 = trunc i32 %p_Val2_15 to i31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.preheader710.preheader:10  br label %.preheader710

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="432" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader710:0  %col7 = phi i4 [ 0, %.preheader710.preheader ], [ %col_3, %.preheader710.loopexit ]

]]></Node>
<StgValue><ssdm name="col7"/></StgValue>
</operation>

<operation id="433" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader710:1  %exitcond8 = icmp eq i4 %col7, -6

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="434" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader710:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="435" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader710:3  %col_3 = add i4 %col7, 1

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader710:4  br i1 %exitcond8, label %.preheader711.loopexit, label %.preheader709.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="4">
<![CDATA[
.preheader709.preheader:0  %tmp_6 = zext i4 %col7 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader709.preheader:1  %tmp_63 = add i64 %tmp_25, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="64">
<![CDATA[
.preheader709.preheader:2  %tmp_71 = trunc i64 %tmp_63 to i12

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader709.preheader:3  %p_shl22_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_71, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="64">
<![CDATA[
.preheader709.preheader:4  %tmp_73 = trunc i64 %tmp_63 to i15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader709.preheader:5  %p_shl23_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_73, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader709.preheader:6  %tmp_76 = sub i17 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.preheader709.preheader:7  br label %.preheader709

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.preheader711.loopexit:0  br label %.preheader711

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader709:0  %row8 = phi i4 [ %row_2, %._crit_edge732 ], [ 0, %.preheader709.preheader ]

]]></Node>
<StgValue><ssdm name="row8"/></StgValue>
</operation>

<operation id="447" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader709:1  %exitcond13 = icmp eq i4 %row8, -6

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader709:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader709:3  %row_2 = add i4 %row8, 1

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader709:4  br i1 %exitcond13, label %.preheader710.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="4">
<![CDATA[
:0  %tmp_25_cast = zext i4 %row8 to i17

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="452" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_112 = add i17 %tmp_76, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_167_cast = zext i17 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_dot_V_addr_2 = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr_2"/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store i32 0, i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
.preheader710.loopexit:0  br label %.preheader710

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="458" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %fil_col9 = phi i3 [ 0, %2 ], [ %fil_col_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col9"/></StgValue>
</operation>

<operation id="459" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="3">
<![CDATA[
.loopexit:1  %fil_col9_cast = zext i3 %fil_col9 to i4

]]></Node>
<StgValue><ssdm name="fil_col9_cast"/></StgValue>
</operation>

<operation id="460" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %exitcond18 = icmp eq i3 %fil_col9, -3

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="462" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %fil_col_2 = add i3 %fil_col9, 1

]]></Node>
<StgValue><ssdm name="fil_col_2"/></StgValue>
</operation>

<operation id="463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond18, label %._crit_edge732, label %.preheader708.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="3">
<![CDATA[
.preheader708.preheader:0  %tmp_38_cast = zext i3 %fil_col9 to i14

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader708.preheader:1  %tmp_39 = add i4 %fil_col9_cast, %col7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="4">
<![CDATA[
.preheader708.preheader:2  %tmp_40 = zext i4 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.preheader708.preheader:3  br label %.preheader708

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge732:0  %p_Val2_14 = load i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="469" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader708:0  %fil_row2 = phi i3 [ 0, %.preheader708.preheader ], [ %fil_row_2, %.preheader708.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_row2"/></StgValue>
</operation>

<operation id="470" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="3">
<![CDATA[
.preheader708:1  %fil_row2_cast = zext i3 %fil_row2 to i4

]]></Node>
<StgValue><ssdm name="fil_row2_cast"/></StgValue>
</operation>

<operation id="471" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader708:2  %exitcond24 = icmp eq i3 %fil_row2, -3

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="472" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader708:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="473" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader708:4  %fil_row_2 = add i3 %fil_row2, 1

]]></Node>
<StgValue><ssdm name="fil_row_2"/></StgValue>
</operation>

<operation id="474" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader708:5  br i1 %exitcond24, label %.loopexit.loopexit, label %.preheader707.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="3">
<![CDATA[
.preheader707.preheader:0  %tmp_58 = zext i3 %fil_row2 to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader707.preheader:1  %tmp_59 = add i4 %fil_row2_cast, %row8

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="4">
<![CDATA[
.preheader707.preheader:2  %tmp_60_cast = zext i4 %tmp_59 to i15

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="478" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.preheader707.preheader:3  br label %.preheader707

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="480" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader707:0  %sample1 = phi i3 [ %sample, %_ifconv37 ], [ 0, %.preheader707.preheader ]

]]></Node>
<StgValue><ssdm name="sample1"/></StgValue>
</operation>

<operation id="481" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader707:1  %exitcond29 = icmp eq i3 %sample1, -2

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="482" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader707:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="483" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader707:3  %sample = add i3 %sample1, 1

]]></Node>
<StgValue><ssdm name="sample"/></StgValue>
</operation>

<operation id="484" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader707:4  br i1 %exitcond29, label %.preheader708.loopexit, label %_ifconv37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="3">
<![CDATA[
_ifconv37:0  %tmp_80 = zext i3 %sample1 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:1  %tmp_198 = add i64 %tmp_24, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="3" op_3_bw="4">
<![CDATA[
_ifconv37:12  %p_shl18 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i3.i4(i57 2, i3 %sample1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="488" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
_ifconv37:13  %p_shl19 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %sample1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:14  %tmp_206 = sub i64 %p_shl18, %p_shl19

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:15  %tmp_207 = add i64 %tmp_206, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="64">
<![CDATA[
_ifconv37:16  %tmp_208 = trunc i64 %tmp_207 to i11

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="64">
<![CDATA[
_ifconv37:18  %tmp_209 = trunc i64 %tmp_207 to i14

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.preheader708.loopexit:0  br label %.preheader708

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="494" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:2  %tmp_199 = shl i64 %tmp_198, 2

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="495" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:3  %tmp_200 = add i64 %tmp_198, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="496" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv37:4  %tmp_201 = add i64 %tmp_200, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="64">
<![CDATA[
_ifconv37:5  %tmp_202 = trunc i64 %tmp_201 to i14

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="64">
<![CDATA[
_ifconv37:6  %tmp_203 = trunc i64 %tmp_201 to i12

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ifconv37:17  %p_shl24_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_208, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ifconv37:19  %p_shl25_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_209, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv37:20  %tmp_210 = sub i15 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv37:21  %tmp_211 = add i15 %tmp_210, %tmp_60_cast

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="503" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ifconv37:7  %p_shl28_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_203, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="504" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv37:8  %tmp_204 = add i14 %tmp_202, %p_shl28_cast

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="505" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv37:9  %tmp_205 = add i14 %tmp_204, %tmp_38_cast

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="14">
<![CDATA[
_ifconv37:10  %tmp_209_cast = zext i14 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv37:11  %conv_weight_addr_1 = getelementptr [7200 x i8]* @conv_weight, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="conv_weight_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="15">
<![CDATA[
_ifconv37:22  %tmp_215_cast = zext i15 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv37:23  %pool_dot_V_addr_2 = getelementptr [9408 x i32]* @pool_dot_V, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="pool_dot_V_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="13">
<![CDATA[
_ifconv37:24  %weight = load i8* %conv_weight_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="14">
<![CDATA[
_ifconv37:30  %pool_dot_V_load_1 = load i32* %pool_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pool_dot_V_load_1"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
_ifconv37:32  %p_Val2_33 = load i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="513" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="13">
<![CDATA[
_ifconv37:24  %weight = load i8* %conv_weight_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="514" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="8">
<![CDATA[
_ifconv37:25  %tmp_212 = trunc i8 %weight to i6

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="515" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv37:26  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="516" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv37:27  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:28  %rev3 = xor i1 %tmp_214, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
_ifconv37:29  %sh_3 = zext i6 %tmp_212 to i32

]]></Node>
<StgValue><ssdm name="sh_3"/></StgValue>
</operation>

<operation id="519" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="14">
<![CDATA[
_ifconv37:30  %pool_dot_V_load_1 = load i32* %pool_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pool_dot_V_load_1"/></StgValue>
</operation>

<operation id="520" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:31  %p_Val2_31 = shl i32 %pool_dot_V_load_1, %sh_3

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="521" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
_ifconv37:32  %p_Val2_33 = load i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:34  %p_Val2_35 = ashr i32 %pool_dot_V_load_1, %sh_3

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="523" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:33  %p_Val2_34 = sub i32 %p_Val2_33, %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:35  %p_Val2_36 = sub i32 %p_Val2_33, %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="525" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:36  %sel_tmp36 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="526" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:37  %sel_tmp37 = and i1 %rev3, %sel_tmp36

]]></Node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="527" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv37:38  %sel_tmp40_v = select i1 %sel_tmp37, i32 %p_Val2_31, i32 %p_Val2_35

]]></Node>
<StgValue><ssdm name="sel_tmp40_v"/></StgValue>
</operation>

<operation id="528" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv37:39  %sel_tmp38 = add i32 %sel_tmp40_v, %p_Val2_33

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="529" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:40  %sel_tmp39 = and i1 %tmp_213, %tmp_214

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="530" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv37:41  %sel_tmp40 = select i1 %sel_tmp39, i32 %p_Val2_36, i32 %sel_tmp38

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="531" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv37:42  %sel_tmp41 = and i1 %tmp_213, %rev3

]]></Node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="532" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv37:43  %storemerge5 = select i1 %sel_tmp41, i32 %p_Val2_34, i32 %sel_tmp40

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="533" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv37:44  store i32 %storemerge5, i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ifconv37:45  br label %.preheader707

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="535" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge732:0  %p_Val2_14 = load i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="536" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge732:1  %tmp_161 = trunc i32 %p_Val2_14 to i31

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="537" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge732:2  %p_Val2_6 = add i32 %p_Val2_14, %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="538" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge732:3  %p_Val2_6_cast = add i31 %tmp_28, %tmp_161

]]></Node>
<StgValue><ssdm name="p_Val2_6_cast"/></StgValue>
</operation>

<operation id="539" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge732:4  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="540" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge732:5  %p_Val2_6_31 = select i1 %tmp_162, i31 0, i31 %p_Val2_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6_31"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge732:6  %p_Val2_6_cast_32 = zext i31 %p_Val2_6_31 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_6_cast_32"/></StgValue>
</operation>

<operation id="542" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
._crit_edge732:7  store i32 %p_Val2_6_cast_32, i32* %conv_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge732:8  br label %.preheader709

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="544" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader706:0  %i = phi i5 [ 0, %.preheader706.preheader ], [ %i_1, %.preheader706.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="545" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64">
<![CDATA[
.preheader706:1  %max_value_6_load = load double* %max_value_6

]]></Node>
<StgValue><ssdm name="max_value_6_load"/></StgValue>
</operation>

<operation id="546" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader706:2  %exitcond7 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="547" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader706:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader706:4  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="549" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader706:5  br i1 %exitcond7, label %.preheader702.preheader, label %.preheader705.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader705.preheader:0  %p_shl12 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 1, i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="551" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader705.preheader:1  %p_shl13 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i5.i2(i57 1, i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="552" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader705.preheader:2  %tmp_60 = sub i64 %p_shl12, %p_shl13

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="553" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader705.preheader:3  %p_shl14 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 1, i5 %i, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="554" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader705.preheader:4  %p_shl15 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %i, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="555" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader705.preheader:5  %tmp_61 = sub i64 %p_shl14, %p_shl15

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
.preheader705.preheader:6  br label %.preheader705

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
.preheader702.preheader:0  br label %.preheader702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="558" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader705:0  %j = phi i3 [ 0, %.preheader705.preheader ], [ %j_1, %.preheader705.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="559" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader705:1  %exitcond12 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="560" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader705:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="561" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader705:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="562" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader705:4  br i1 %exitcond12, label %.preheader706.loopexit, label %.preheader704.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader704.preheader:0  %tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="564" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="4">
<![CDATA[
.preheader704.preheader:1  %tmp_21 = zext i4 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="565" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader704.preheader:2  %tmp_95 = add i64 %tmp_21, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="566" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="64">
<![CDATA[
.preheader704.preheader:3  %tmp_99 = trunc i64 %tmp_95 to i12

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="567" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader704.preheader:4  %p_shl36_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_99, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="568" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="64">
<![CDATA[
.preheader704.preheader:5  %tmp_102 = trunc i64 %tmp_95 to i15

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="569" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader704.preheader:6  %p_shl37_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_102, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="570" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader704.preheader:7  %tmp_107 = sub i17 %p_shl36_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="571" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="3">
<![CDATA[
.preheader704.preheader:8  %tmp_22 = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="572" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader704.preheader:9  %tmp_108 = add i64 %tmp_22, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="573" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="64">
<![CDATA[
.preheader704.preheader:10  %tmp_109 = trunc i64 %tmp_108 to i11

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="574" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader704.preheader:11  %p_shl34_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_109, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="575" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="64">
<![CDATA[
.preheader704.preheader:12  %tmp_110 = trunc i64 %tmp_108 to i14

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="576" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader704.preheader:13  %p_shl35_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_110, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="577" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader704.preheader:14  %tmp_111 = sub i15 %p_shl34_cast, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="578" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.preheader704.preheader:15  br label %.preheader704

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
.preheader706.loopexit:0  br label %.preheader706

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="580" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader704:0  %k = phi i3 [ %k_2, %_ifconv51 ], [ 0, %.preheader704.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="581" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader704:1  %exitcond17 = icmp eq i3 %k, -3

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="582" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader704:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="583" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader704:3  %k_2 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="584" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader704:4  br i1 %exitcond17, label %.preheader705.loopexit, label %_ifconv49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ifconv49:0  %tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="586" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="4">
<![CDATA[
_ifconv49:1  %tmp_33_cast = zext i4 %tmp_32 to i17

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="587" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv49:2  %tmp_160 = add i17 %tmp_33_cast, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="588" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="17">
<![CDATA[
_ifconv49:3  %tmp_186_cast = zext i17 %tmp_160 to i64

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="589" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:4  %conv_dot_V_addr_3 = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
_ifconv49:5  %conv_dot_V_load_2 = load i32* %conv_dot_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_2"/></StgValue>
</operation>

<operation id="591" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
.preheader705.loopexit:0  br label %.preheader705

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="592" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
_ifconv49:5  %conv_dot_V_load_2 = load i32* %conv_dot_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_2"/></StgValue>
</operation>

<operation id="593" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:6  %tmp_34 = icmp eq i32 %conv_dot_V_load_2, 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="594" st_id="60" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="595" st_id="61" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="596" st_id="62" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="597" st_id="63" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="598" st_id="64" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="599" st_id="65" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:7  %dp_3 = sitofp i32 %conv_dot_V_load_2 to double

]]></Node>
<StgValue><ssdm name="dp_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64">
<![CDATA[
_ifconv49:8  %res_V = bitcast double %dp_3 to i64

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:9  %exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv49:10  %exp_V_17 = add i11 %exp_V_2, -22

]]></Node>
<StgValue><ssdm name="exp_V_17"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv49:11  %p_Result_3 = call i64 @llvm.part.set.i64.i11(i64 %res_V, i11 %exp_V_17, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64">
<![CDATA[
_ifconv49:12  %dp_2 = bitcast i64 %p_Result_3 to double

]]></Node>
<StgValue><ssdm name="dp_2"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:13  %v_assign_1_ph = select i1 %tmp_34, double 0.000000e+00, double %dp_2

]]></Node>
<StgValue><ssdm name="v_assign_1_ph"/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
_ifconv49:14  br label %to_double.exit835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="607" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
to_double.exit835:0  %v_assign_1 = phi double [ %v_assign_1_ph, %_ifconv49 ], [ %op1_assign_1, %to_double.exit835.loopexit ]

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
to_double.exit835:1  %l = phi i2 [ 0, %_ifconv49 ], [ %l_1, %to_double.exit835.loopexit ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="609" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="2">
<![CDATA[
to_double.exit835:2  %l_cast = zext i2 %l to i4

]]></Node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="610" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_double.exit835:3  %exitcond27 = icmp eq i2 %l, -2

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="611" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
to_double.exit835:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="612" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
to_double.exit835:5  %l_1 = add i2 %l, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="613" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
to_double.exit835:6  br i1 %exitcond27, label %_ifconv51, label %.preheader703.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader703.preheader:0  %tmp_78 = add i4 %l_cast, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="4">
<![CDATA[
.preheader703.preheader:1  %tmp_79 = zext i4 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="616" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader703.preheader:2  %tmp_178 = add i64 %tmp_60, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="617" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="64">
<![CDATA[
.preheader703.preheader:3  %tmp_183 = trunc i64 %tmp_178 to i12

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="618" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader703.preheader:4  %p_shl38_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_183, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="619" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="64">
<![CDATA[
.preheader703.preheader:5  %tmp_184 = trunc i64 %tmp_178 to i15

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="620" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader703.preheader:6  %p_shl39_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_184, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="621" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader703.preheader:7  %tmp_185 = sub i17 %p_shl38_cast, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="622" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
.preheader703.preheader:8  br label %.preheader703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="3">
<![CDATA[
_ifconv51:0  %tmp_71_cast = zext i3 %k to i15

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="624" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv51:1  %tmp_176 = add i15 %tmp_71_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64">
<![CDATA[
_ifconv51:4  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="63" op_0_bw="64">
<![CDATA[
_ifconv51:5  %tmp_177 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv51:6  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="628" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv51:7  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="629" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="11">
<![CDATA[
_ifconv51:8  %tmp_72 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="630" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="52" op_0_bw="64">
<![CDATA[
_ifconv51:9  %tmp_179 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv51:14  %tmp_77 = icmp eq i63 %tmp_177, 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:15  %F2_1 = sub i12 1075, %tmp_72

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:16  %tmp_88 = icmp sgt i12 %F2_1, 22

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="634" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:17  %tmp_89 = add i12 -22, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="635" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:18  %tmp_90 = sub i12 22, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="636" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv51:19  %sh_amt_1 = select i1 %tmp_88, i12 %tmp_89, i12 %tmp_90

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="637" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:21  %tmp_91 = icmp eq i12 %F2_1, 22

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="638" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv51:24  %tmp_181 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="639" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv51:50  store double %v_assign_1, double* %max_value_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="640" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader703:0  %op1_assign_1 = phi double [ %max_value_s, %_ifconv46 ], [ %v_assign_1, %.preheader703.preheader ]

]]></Node>
<StgValue><ssdm name="op1_assign_1"/></StgValue>
</operation>

<operation id="641" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader703:1  %m = phi i2 [ %m_1, %_ifconv46 ], [ 0, %.preheader703.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="642" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="2">
<![CDATA[
.preheader703:2  %m_cast = zext i2 %m to i4

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="643" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader703:3  %exitcond28 = icmp eq i2 %m, -2

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="644" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader703:4  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="645" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader703:5  %m_1 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="646" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader703:6  br i1 %exitcond28, label %to_double.exit835.loopexit, label %_ifconv46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv46:0  %tmp_94 = add i4 %m_cast, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="648" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="4">
<![CDATA[
_ifconv46:1  %tmp_95_cast = zext i4 %tmp_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="649" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv46:2  %tmp_195 = add i17 %tmp_185, %tmp_95_cast

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="650" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="17">
<![CDATA[
_ifconv46:3  %tmp_202_cast = zext i17 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="651" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv46:4  %conv_dot_V_addr_5 = getelementptr [37632 x i32]* @conv_dot_V, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="conv_dot_V_addr_5"/></StgValue>
</operation>

<operation id="652" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="16">
<![CDATA[
_ifconv46:5  %conv_dot_V_load_6 = load i32* %conv_dot_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_6"/></StgValue>
</operation>

<operation id="653" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
to_double.exit835.loopexit:0  br label %to_double.exit835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="654" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="16">
<![CDATA[
_ifconv46:5  %conv_dot_V_load_6 = load i32* %conv_dot_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_dot_V_load_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="655" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv46:6  %tmp_96 = icmp eq i32 %conv_dot_V_load_6, 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="656" st_id="70" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="657" st_id="71" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="658" st_id="72" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="659" st_id="73" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="660" st_id="74" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="661" st_id="75" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv46:7  %dp_6 = sitofp i32 %conv_dot_V_load_6 to double

]]></Node>
<StgValue><ssdm name="dp_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="662" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
_ifconv46:8  %res_V_18 = bitcast double %dp_6 to i64

]]></Node>
<StgValue><ssdm name="res_V_18"/></StgValue>
</operation>

<operation id="663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv46:9  %exp_V_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_18, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V_7"/></StgValue>
</operation>

<operation id="664" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv46:10  %exp_V_18 = add i11 -22, %exp_V_7

]]></Node>
<StgValue><ssdm name="exp_V_18"/></StgValue>
</operation>

<operation id="665" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv46:11  %p_Result_4 = call i64 @llvm.part.set.i64.i11(i64 %res_V_18, i11 %exp_V_18, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="666" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
_ifconv46:12  %dp_7 = bitcast i64 %p_Result_4 to double

]]></Node>
<StgValue><ssdm name="dp_7"/></StgValue>
</operation>

<operation id="667" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv46:13  %p_0_i2 = select i1 %tmp_96, double 0.000000e+00, double %dp_7

]]></Node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="668" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64">
<![CDATA[
_ifconv46:14  %p_0_i2_to_int = bitcast double %p_0_i2 to i64

]]></Node>
<StgValue><ssdm name="p_0_i2_to_int"/></StgValue>
</operation>

<operation id="669" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv46:15  %tmp_113 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_0_i2_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="670" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="52" op_0_bw="64">
<![CDATA[
_ifconv46:16  %tmp_196 = trunc i64 %p_0_i2_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="671" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv46:20  %notlhs2 = icmp ne i11 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="672" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv46:21  %notrhs2 = icmp eq i52 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="673" st_id="77" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv46:27  %tmp_120 = fcmp ogt double %p_0_i2, %op1_assign_1

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="674" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
_ifconv46:17  %op1_assign_1_to_int = bitcast double %op1_assign_1 to i64

]]></Node>
<StgValue><ssdm name="op1_assign_1_to_int"/></StgValue>
</operation>

<operation id="675" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv46:18  %tmp_115 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %op1_assign_1_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="676" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="52" op_0_bw="64">
<![CDATA[
_ifconv46:19  %tmp_197 = trunc i64 %op1_assign_1_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="677" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:22  %tmp_117 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="678" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv46:23  %notlhs3 = icmp ne i11 %tmp_115, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="679" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv46:24  %notrhs3 = icmp eq i52 %tmp_197, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="680" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:25  %tmp_118 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="681" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:26  %tmp_119 = and i1 %tmp_117, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="682" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:28  %tmp_121 = and i1 %tmp_119, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="683" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:29  %tmp_122 = xor i1 %tmp_121, true

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="684" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv46:30  %brmerge2 = or i1 %tmp_96, %tmp_122

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="685" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv46:31  %op1_assign_1_mux = select i1 %tmp_121, double 0.000000e+00, double %op1_assign_1

]]></Node>
<StgValue><ssdm name="op1_assign_1_mux"/></StgValue>
</operation>

<operation id="686" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv46:32  %max_value_s = select i1 %brmerge2, double %op1_assign_1_mux, double %dp_7

]]></Node>
<StgValue><ssdm name="max_value_s"/></StgValue>
</operation>

<operation id="687" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
_ifconv46:33  br label %.preheader703

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="688" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv51:10  %tmp_75 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_179)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="689" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="54" op_0_bw="53">
<![CDATA[
_ifconv51:11  %p_Result_5 = zext i53 %tmp_75 to i54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="690" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv51:12  %man_V_4 = sub i54 0, %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="691" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv51:13  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_5

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="692" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="54">
<![CDATA[
_ifconv51:22  %tmp_180 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="693" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv51:23  %tmp_97 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="694" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv51:25  %icmp1 = icmp eq i7 %tmp_181, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="695" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:33  %sel_tmp58_demorgan = or i1 %tmp_77, %tmp_91

]]></Node>
<StgValue><ssdm name="sel_tmp58_demorgan"/></StgValue>
</operation>

<operation id="696" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:34  %sel_tmp23 = xor i1 %sel_tmp58_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="697" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:35  %sel_tmp24 = and i1 %tmp_88, %sel_tmp23

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="698" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:39  %sel_tmp73_demorgan = or i1 %sel_tmp58_demorgan, %tmp_88

]]></Node>
<StgValue><ssdm name="sel_tmp73_demorgan"/></StgValue>
</operation>

<operation id="699" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:40  %sel_tmp28 = xor i1 %sel_tmp73_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="700" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:41  %sel_tmp29 = and i1 %icmp1, %sel_tmp28

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="701" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
_ifconv51:20  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="702" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="sel_tmp29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="54" op_0_bw="32">
<![CDATA[
_ifconv51:26  %tmp_100 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="703" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="sel_tmp29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv51:27  %tmp_101 = ashr i54 %man_V_5, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="704" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="sel_tmp29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="54">
<![CDATA[
_ifconv51:28  %tmp_182 = trunc i54 %tmp_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="705" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv51:29  %storemerge7 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge7"/></StgValue>
</operation>

<operation id="706" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="sel_tmp29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv51:30  %tmp_103 = shl i32 %tmp_180, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="707" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:31  %sel_tmp21 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="708" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:32  %sel_tmp22 = and i1 %tmp_91, %sel_tmp21

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="709" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:36  %sel_tmp25 = xor i1 %tmp_97, true

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="710" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:37  %sel_tmp26 = and i1 %sel_tmp24, %sel_tmp25

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="711" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:38  %sel_tmp27 = and i1 %sel_tmp24, %tmp_97

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="712" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv51:42  %newSel4 = select i1 %sel_tmp29, i32 %tmp_103, i32 %tmp_182

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="713" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:43  %or_cond3 = or i1 %sel_tmp29, %sel_tmp27

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="714" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv51:44  %newSel5 = select i1 %sel_tmp26, i32 %storemerge7, i32 %tmp_180

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="715" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:45  %or_cond4 = or i1 %sel_tmp26, %sel_tmp22

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="716" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv51:46  %newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="717" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv51:47  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="718" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv51:48  %newSel7 = select i1 %or_cond5, i32 %newSel6, i32 0

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="719" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="15">
<![CDATA[
_ifconv51:2  %tmp_193_cast = zext i15 %tmp_176 to i64

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="720" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv51:3  %pool_dot_V_addr_3 = getelementptr [9408 x i32]* @pool_dot_V, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="pool_dot_V_addr_3"/></StgValue>
</operation>

<operation id="721" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ifconv51:49  store i32 %newSel7, i32* %pool_dot_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
_ifconv51:51  br label %.preheader704

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="723" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader702:0  %i1 = phi i5 [ %i_2, %.preheader702.loopexit ], [ 0, %.preheader702.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="724" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader702:1  %phi_mul = phi i9 [ %next_mul, %.preheader702.loopexit ], [ 0, %.preheader702.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="725" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader702:2  %next_mul = add i9 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="726" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader702:3  %exitcond11 = icmp eq i5 %i1, -16

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="727" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader702:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="728" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader702:5  %i_2 = add i5 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="729" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader702:6  br i1 %exitcond11, label %.preheader699.preheader, label %.preheader701.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader701.preheader:0  %p_shl16 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 1, i5 %i1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="731" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader701.preheader:1  %p_shl17 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %i1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="732" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader701.preheader:2  %tmp_93 = sub i64 %p_shl16, %p_shl17

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="733" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
.preheader701.preheader:3  br label %.preheader701

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
.preheader699.preheader:0  br label %.preheader699

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="735" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader701:0  %j1 = phi i3 [ 0, %.preheader701.preheader ], [ %j_2, %.preheader701.loopexit ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="736" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="5" op_0_bw="3">
<![CDATA[
.preheader701:1  %j1_cast = zext i3 %j1 to i5

]]></Node>
<StgValue><ssdm name="j1_cast"/></StgValue>
</operation>

<operation id="737" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader701:2  %exitcond16 = icmp eq i3 %j1, -3

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="738" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader701:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="739" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader701:4  %j_2 = add i3 %j1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="740" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader701:5  br i1 %exitcond16, label %.preheader702.loopexit, label %.preheader700.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader700.preheader:0  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="742" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="3">
<![CDATA[
.preheader700.preheader:1  %tmp_29 = zext i3 %j1 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="743" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader700.preheader:2  %tmp_156 = add i64 %tmp_29, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="744" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="64">
<![CDATA[
.preheader700.preheader:3  %tmp_157 = trunc i64 %tmp_156 to i11

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="745" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader700.preheader:4  %p_shl42_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_157, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="746" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="64">
<![CDATA[
.preheader700.preheader:5  %tmp_158 = trunc i64 %tmp_156 to i14

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="747" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader700.preheader:6  %p_shl43_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_158, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="748" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader700.preheader:7  %tmp_159 = sub i15 %p_shl42_cast, %p_shl43_cast

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="749" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader700.preheader:8  %tmp109 = add i5 %p_shl, %j1_cast

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="750" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="5">
<![CDATA[
.preheader700.preheader:9  %tmp112_cast = zext i5 %tmp109 to i9

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="751" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
.preheader700.preheader:10  br label %.preheader700

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
.preheader702.loopexit:0  br label %.preheader702

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="753" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader700:0  %k1 = phi i3 [ %k_1, %3 ], [ 0, %.preheader700.preheader ]

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="754" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="3">
<![CDATA[
.preheader700:1  %k1_cast = zext i3 %k1 to i9

]]></Node>
<StgValue><ssdm name="k1_cast"/></StgValue>
</operation>

<operation id="755" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader700:2  %exitcond23 = icmp eq i3 %k1, -3

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="756" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader700:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="757" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader700:4  %k_1 = add i3 %k1, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="758" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader700:5  br i1 %exitcond23, label %.preheader701.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp110 = add i9 %k1_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="760" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_54 = add i9 %tmp112_cast, %tmp110

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="761" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="15" op_0_bw="3">
<![CDATA[
:3  %tmp_56_cast = zext i3 %k1 to i15

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="762" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_175 = add i15 %tmp_159, %tmp_56_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="763" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_192_cast = zext i15 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="764" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pool_dot_V_addr = getelementptr [9408 x i32]* @pool_dot_V, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="pool_dot_V_addr"/></StgValue>
</operation>

<operation id="765" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="14">
<![CDATA[
:7  %pool_dot_V_load = load i32* %pool_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="pool_dot_V_load"/></StgValue>
</operation>

<operation id="766" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader701.loopexit:0  br label %.preheader701

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="767" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_55 = zext i9 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="768" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="14">
<![CDATA[
:7  %pool_dot_V_load = load i32* %pool_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name="pool_dot_V_load"/></StgValue>
</operation>

<operation id="769" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fc_in_V_addr = getelementptr [400 x i32]* @fc_in_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="fc_in_V_addr"/></StgValue>
</operation>

<operation id="770" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store i32 %pool_dot_V_load, i32* %fc_in_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader700

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="772" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader699:0  %col4 = phi i7 [ %col_4, %._crit_edge734 ], [ 0, %.preheader699.preheader ]

]]></Node>
<StgValue><ssdm name="col4"/></StgValue>
</operation>

<operation id="773" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader699:1  %exitcond15 = icmp eq i7 %col4, -8

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="774" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader699:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="775" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader699:3  %col_4 = add i7 %col4, 1

]]></Node>
<StgValue><ssdm name="col_4"/></StgValue>
</operation>

<operation id="776" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader699:4  br i1 %exitcond15, label %.preheader698.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_15 = zext i7 %col4 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="778" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="19" op_0_bw="7">
<![CDATA[
:1  %tmp_15_cast1 = zext i7 %col4 to i19

]]></Node>
<StgValue><ssdm name="tmp_15_cast1"/></StgValue>
</operation>

<operation id="779" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="7">
<![CDATA[
:2  %tmp_15_cast = zext i7 %col4 to i8

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="780" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_155 = add i8 %tmp_15_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="781" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_181_cast = zext i8 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="782" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc_bias_V_addr = getelementptr [480 x i32]* @fc_bias_V, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="fc_bias_V_addr"/></StgValue>
</operation>

<operation id="783" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %fc_dot_V_addr = getelementptr [3 x [120 x i32]]* @fc_dot_V, i64 0, i64 1, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="fc_dot_V_addr"/></StgValue>
</operation>

<operation id="784" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
.preheader698.preheader:0  br label %.preheader698

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="786" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_18 = phi i32 [ 0, %4 ], [ %storemerge3, %_ifconv76 ]

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="787" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %row2 = phi i9 [ 0, %4 ], [ %row_4, %_ifconv76 ]

]]></Node>
<StgValue><ssdm name="row2"/></StgValue>
</operation>

<operation id="788" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:2  %phi_mul1 = phi i18 [ 0, %4 ], [ %next_mul1, %_ifconv76 ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="789" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="19" op_0_bw="18">
<![CDATA[
:3  %phi_mul44_cast = zext i18 %phi_mul1 to i19

]]></Node>
<StgValue><ssdm name="phi_mul44_cast"/></StgValue>
</operation>

<operation id="790" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store i32 %p_Val2_18, i32* %fc_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %exitcond22 = icmp eq i9 %row2, -112

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="792" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="793" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %row_4 = add i9 %row2, 1

]]></Node>
<StgValue><ssdm name="row_4"/></StgValue>
</operation>

<operation id="794" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond22, label %._crit_edge734, label %_ifconv76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="9">
<![CDATA[
_ifconv76:0  %tmp_35 = zext i9 %row2 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="796" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv76:1  %next_mul1 = add i18 400, %phi_mul1

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="797" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv76:2  %tmp_170 = add i19 160000, %phi_mul44_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="798" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv76:3  %tmp_171 = add i19 %tmp_170, %tmp_15_cast1

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="799" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="19">
<![CDATA[
_ifconv76:4  %tmp_191_cast = zext i19 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="800" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv76:5  %fc_weight_addr = getelementptr [640000 x i8]* @fc_weight, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr"/></StgValue>
</operation>

<operation id="801" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="20">
<![CDATA[
_ifconv76:6  %weight_1 = load i8* %fc_weight_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="802" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv76:12  %fc_in_V_addr_1 = getelementptr [400 x i32]* @fc_in_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="fc_in_V_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="9">
<![CDATA[
_ifconv76:13  %fc_in_V_load = load i32* %fc_in_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_in_V_load"/></StgValue>
</operation>

<operation id="804" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge734:0  %p_Val2_21 = load i32* %fc_bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="805" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="20">
<![CDATA[
_ifconv76:6  %weight_1 = load i8* %fc_weight_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="806" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="8">
<![CDATA[
_ifconv76:7  %tmp_172 = trunc i8 %weight_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="807" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv76:8  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="808" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv76:9  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="809" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:10  %rev1 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="810" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
_ifconv76:11  %sh_1 = zext i6 %tmp_172 to i32

]]></Node>
<StgValue><ssdm name="sh_1"/></StgValue>
</operation>

<operation id="811" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="9">
<![CDATA[
_ifconv76:13  %fc_in_V_load = load i32* %fc_in_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_in_V_load"/></StgValue>
</operation>

<operation id="812" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:14  %p_Val2_16 = shl i32 %fc_in_V_load, %sh_1

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="813" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:16  %p_Val2_22 = ashr i32 %fc_in_V_load, %sh_1

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="814" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:15  %p_Val2_17 = sub i32 %p_Val2_18, %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="815" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:17  %p_Val2_23 = sub i32 %p_Val2_18, %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="816" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:18  %sel_tmp15 = xor i1 %tmp_173, true

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="817" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:19  %sel_tmp16 = and i1 %rev1, %sel_tmp15

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="818" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:20  %sel_tmp79_v = select i1 %sel_tmp16, i32 %p_Val2_16, i32 %p_Val2_22

]]></Node>
<StgValue><ssdm name="sel_tmp79_v"/></StgValue>
</operation>

<operation id="819" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:21  %sel_tmp17 = add i32 %sel_tmp79_v, %p_Val2_18

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="820" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:22  %sel_tmp18 = and i1 %tmp_173, %tmp_174

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="821" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:23  %sel_tmp19 = select i1 %sel_tmp18, i32 %p_Val2_23, i32 %sel_tmp17

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="822" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv76:24  %sel_tmp20 = and i1 %tmp_173, %rev1

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="823" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:25  %storemerge3 = select i1 %sel_tmp20, i32 %p_Val2_17, i32 %sel_tmp19

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="824" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
_ifconv76:26  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="825" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge734:0  %p_Val2_21 = load i32* %fc_bias_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="826" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge734:1  %tmp_167 = trunc i32 %p_Val2_21 to i31

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="827" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge734:2  %tmp_168 = trunc i32 %p_Val2_18 to i31

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="828" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge734:3  %p_Val2_s_43 = add i32 %p_Val2_18, %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_s_43"/></StgValue>
</operation>

<operation id="829" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge734:4  %p_Val2_cast = add i31 %tmp_167, %tmp_168

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="830" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge734:5  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="831" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge734:6  %p_Val2_s_44 = select i1 %tmp_169, i31 0, i31 %p_Val2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s_44"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="832" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge734:7  %p_Val2_cast_45 = zext i31 %p_Val2_s_44 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_cast_45"/></StgValue>
</operation>

<operation id="833" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
._crit_edge734:8  store i32 %p_Val2_cast_45, i32* %fc_dot_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge734:9  br label %.preheader699

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="835" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader698:0  %col5 = phi i7 [ %col_5, %._crit_edge735 ], [ 0, %.preheader698.preheader ]

]]></Node>
<StgValue><ssdm name="col5"/></StgValue>
</operation>

<operation id="836" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader698:1  %exitcond20 = icmp eq i7 %col5, -44

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="837" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader698:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="838" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader698:3  %col_5 = add i7 %col5, 1

]]></Node>
<StgValue><ssdm name="col_5"/></StgValue>
</operation>

<operation id="839" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader698:4  br i1 %exitcond20, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_23 = zext i7 %col5 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="841" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="19" op_0_bw="7">
<![CDATA[
:1  %tmp_23_cast1 = zext i7 %col5 to i19

]]></Node>
<StgValue><ssdm name="tmp_23_cast1"/></StgValue>
</operation>

<operation id="842" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="7">
<![CDATA[
:2  %tmp_23_cast = zext i7 %col5 to i9

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="843" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_166 = add i9 %tmp_23_cast, 240

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="844" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_188_cast = zext i9 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="845" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc_bias_V_addr_1 = getelementptr [480 x i32]* @fc_bias_V, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="fc_bias_V_addr_1"/></StgValue>
</operation>

<operation id="846" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %fc_dot_V_addr_1 = getelementptr [3 x [120 x i32]]* @fc_dot_V, i64 0, i64 2, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="fc_dot_V_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="849" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_25 = phi i32 [ 0, %6 ], [ %storemerge4, %_ifconv85 ]

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="850" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %row4 = phi i7 [ 0, %6 ], [ %row_5, %_ifconv85 ]

]]></Node>
<StgValue><ssdm name="row4"/></StgValue>
</operation>

<operation id="851" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %phi_mul2 = phi i16 [ 0, %6 ], [ %next_mul2, %_ifconv85 ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="852" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="19" op_0_bw="16">
<![CDATA[
:3  %phi_mul46_cast = zext i16 %phi_mul2 to i19

]]></Node>
<StgValue><ssdm name="phi_mul46_cast"/></StgValue>
</operation>

<operation id="853" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store i32 %p_Val2_25, i32* %fc_dot_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %exitcond26 = icmp eq i7 %row4, -8

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="855" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="856" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %row_5 = add i7 %row4, 1

]]></Node>
<StgValue><ssdm name="row_5"/></StgValue>
</operation>

<operation id="857" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond26, label %._crit_edge735, label %_ifconv85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="7">
<![CDATA[
_ifconv85:0  %tmp_57 = zext i7 %row4 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="859" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv85:1  %next_mul2 = add i16 400, %phi_mul2

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="860" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv85:2  %tmp_190 = add i19 -204288, %phi_mul46_cast

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="861" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv85:3  %tmp_191 = add i19 %tmp_190, %tmp_23_cast1

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="862" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="19">
<![CDATA[
_ifconv85:4  %tmp_201_cast = zext i19 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="863" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv85:5  %fc_weight_addr_1 = getelementptr [640000 x i8]* @fc_weight, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr_1"/></StgValue>
</operation>

<operation id="864" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="20">
<![CDATA[
_ifconv85:6  %weight_2 = load i8* %fc_weight_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2"/></StgValue>
</operation>

<operation id="865" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv85:12  %fc_dot_V_addr_3 = getelementptr [3 x [120 x i32]]* @fc_dot_V, i64 0, i64 1, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="fc_dot_V_addr_3"/></StgValue>
</operation>

<operation id="866" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="2">
<![CDATA[
_ifconv85:13  %fc_dot_V_load = load i32* %fc_dot_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load"/></StgValue>
</operation>

<operation id="867" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge735:0  %p_Val2_26 = load i32* %fc_bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="868" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="20">
<![CDATA[
_ifconv85:6  %weight_2 = load i8* %fc_weight_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2"/></StgValue>
</operation>

<operation id="869" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="8">
<![CDATA[
_ifconv85:7  %tmp_192 = trunc i8 %weight_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="870" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv85:8  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="871" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv85:9  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="872" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv85:10  %rev2 = xor i1 %tmp_194, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="873" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="6">
<![CDATA[
_ifconv85:11  %sh_2 = zext i6 %tmp_192 to i32

]]></Node>
<StgValue><ssdm name="sh_2"/></StgValue>
</operation>

<operation id="874" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="2">
<![CDATA[
_ifconv85:13  %fc_dot_V_load = load i32* %fc_dot_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load"/></StgValue>
</operation>

<operation id="875" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv85:14  %p_Val2_27 = shl i32 %fc_dot_V_load, %sh_2

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="876" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv85:16  %p_Val2_29 = ashr i32 %fc_dot_V_load, %sh_2

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="877" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv85:15  %p_Val2_28 = sub i32 %p_Val2_25, %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="878" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv85:17  %p_Val2_30 = sub i32 %p_Val2_25, %p_Val2_29

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="879" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv85:18  %sel_tmp30 = xor i1 %tmp_193, true

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="880" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv85:19  %sel_tmp31 = and i1 %rev2, %sel_tmp30

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="881" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv85:20  %sel_tmp88_v = select i1 %sel_tmp31, i32 %p_Val2_27, i32 %p_Val2_29

]]></Node>
<StgValue><ssdm name="sel_tmp88_v"/></StgValue>
</operation>

<operation id="882" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv85:21  %sel_tmp32 = add i32 %sel_tmp88_v, %p_Val2_25

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="883" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv85:22  %sel_tmp33 = and i1 %tmp_193, %tmp_194

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="884" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv85:23  %sel_tmp34 = select i1 %sel_tmp33, i32 %p_Val2_30, i32 %sel_tmp32

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="885" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv85:24  %sel_tmp35 = and i1 %tmp_193, %rev2

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="886" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv85:25  %storemerge4 = select i1 %sel_tmp35, i32 %p_Val2_28, i32 %sel_tmp34

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="887" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
_ifconv85:26  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="888" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge735:0  %p_Val2_26 = load i32* %fc_bias_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="889" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge735:1  %tmp_187 = trunc i32 %p_Val2_26 to i31

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="890" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge735:2  %tmp_188 = trunc i32 %p_Val2_25 to i31

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="891" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge735:3  %p_Val2_1 = add i32 %p_Val2_25, %p_Val2_26

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="892" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge735:4  %p_Val2_1_cast = add i31 %tmp_187, %tmp_188

]]></Node>
<StgValue><ssdm name="p_Val2_1_cast"/></StgValue>
</operation>

<operation id="893" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge735:5  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="894" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge735:6  %p_Val2_1_48 = select i1 %tmp_189, i31 0, i31 %p_Val2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1_48"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="895" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge735:7  %p_Val2_1_cast_49 = zext i31 %p_Val2_1_48 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1_cast_49"/></StgValue>
</operation>

<operation id="896" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
._crit_edge735:8  store i32 %p_Val2_1_cast_49, i32* %fc_dot_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge735:9  br label %.preheader698

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="898" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:0  %d_assign_1 = phi double [ %max_value_4, %_ifconv94 ], [ %max_value_6_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="899" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %max_index = phi i32 [ %max_index_2, %_ifconv94 ], [ undef, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_index"/></StgValue>
</operation>

<operation id="900" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %max_index_1 = phi i4 [ %col_6, %_ifconv94 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_index_1"/></StgValue>
</operation>

<operation id="901" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="4">
<![CDATA[
.preheader:3  %max_index_1_cast = zext i4 %max_index_1 to i32

]]></Node>
<StgValue><ssdm name="max_index_1_cast"/></StgValue>
</operation>

<operation id="902" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond21 = icmp eq i4 %max_index_1, -6

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="903" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="904" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %col_6 = add i4 %max_index_1, 1

]]></Node>
<StgValue><ssdm name="col_6"/></StgValue>
</operation>

<operation id="905" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond21, label %10, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_30 = zext i4 %max_index_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="907" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="4">
<![CDATA[
:1  %tmp_30_cast = zext i4 %max_index_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="908" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_186 = add i9 %tmp_30_cast, -152

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="909" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_198_cast = zext i9 %tmp_186 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="910" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_bias_V_addr_2 = getelementptr [480 x i32]* @fc_bias_V, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="fc_bias_V_addr_2"/></StgValue>
</operation>

<operation id="911" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %fc_dot_V_addr_2 = getelementptr [3 x [120 x i32]]* @fc_dot_V, i64 1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="fc_dot_V_addr_2"/></StgValue>
</operation>

<operation id="912" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %max_index

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="914" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_37 = phi i32 [ 0, %8 ], [ %p_Val2_19, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="915" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %row5 = phi i7 [ 0, %8 ], [ %row_6, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="row5"/></StgValue>
</operation>

<operation id="916" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %phi_mul3 = phi i16 [ 0, %8 ], [ %next_mul3, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="917" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="17" op_0_bw="16">
<![CDATA[
:3  %phi_mul48_cast_cast = zext i16 %phi_mul3 to i17

]]></Node>
<StgValue><ssdm name="phi_mul48_cast_cast"/></StgValue>
</operation>

<operation id="918" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store i32 %p_Val2_37, i32* %fc_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %exitcond = icmp eq i7 %row5, -44

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="920" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="921" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %row_6 = add i7 %row5, 1

]]></Node>
<StgValue><ssdm name="row_6"/></StgValue>
</operation>

<operation id="922" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond, label %_ifconv94, label %"operator<<.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
operator<<.exit:1  %next_mul3 = add i16 400, %phi_mul3

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="924" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
operator<<.exit:2  %tmp_217 = add i17 -44288, %phi_mul48_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="925" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator<<.exit:3  %tmp_219 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %tmp_217, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="926" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="17" op_0_bw="17" op_1_bw="13" op_2_bw="4">
<![CDATA[
operator<<.exit:4  %tmp_220 = call i17 @_ssdm_op_BitConcatenate.i17.i13.i4(i13 %tmp_219, i4 %max_index_1)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="927" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="19" op_0_bw="17">
<![CDATA[
operator<<.exit:5  %tmp_222 = sext i17 %tmp_220 to i19

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="928" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="19">
<![CDATA[
operator<<.exit:6  %tmp_221 = zext i19 %tmp_222 to i64

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="929" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator<<.exit:7  %fc_weight_addr_2 = getelementptr [640000 x i8]* @fc_weight, i64 0, i64 %tmp_221

]]></Node>
<StgValue><ssdm name="fc_weight_addr_2"/></StgValue>
</operation>

<operation id="930" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="20">
<![CDATA[
operator<<.exit:8  %weight_3 = load i8* %fc_weight_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3"/></StgValue>
</operation>

<operation id="931" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="9">
<![CDATA[
_ifconv94:0  %p_Val2_38 = load i32* %fc_bias_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="932" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="20">
<![CDATA[
operator<<.exit:8  %weight_3 = load i8* %fc_weight_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3"/></StgValue>
</operation>

<operation id="933" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="8">
<![CDATA[
operator<<.exit:9  %tmp_223 = trunc i8 %weight_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="934" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
operator<<.exit:12  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="935" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="6">
<![CDATA[
operator<<.exit:13  %tmp_117_i_cast = zext i6 %tmp_223 to i7

]]></Node>
<StgValue><ssdm name="tmp_117_i_cast"/></StgValue>
</operation>

<operation id="936" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
operator<<.exit:14  %tmp_118_i = sub i7 0, %tmp_117_i_cast

]]></Node>
<StgValue><ssdm name="tmp_118_i"/></StgValue>
</operation>

<operation id="937" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
operator<<.exit:15  %i_op_assign = select i1 %tmp_225, i7 %tmp_118_i, i7 %tmp_117_i_cast

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="938" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="7">
<![CDATA[
operator<<.exit:16  %tmp_226 = trunc i7 %i_op_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="939" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
operator<<.exit:17  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i_op_assign, i32 6)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="940" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="7">
<![CDATA[
operator<<.exit:0  %tmp_67 = zext i7 %row5 to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="941" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator<<.exit:11  %fc_dot_V_addr_4 = getelementptr [3 x [120 x i32]]* @fc_dot_V, i64 0, i64 2, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="fc_dot_V_addr_4"/></StgValue>
</operation>

<operation id="942" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
operator<<.exit:18  %tmp_68_cast = sub i6 0, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="943" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
operator<<.exit:19  %sh_assign_1 = select i1 %isNeg, i6 %tmp_68_cast, i6 %tmp_226

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="944" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="2">
<![CDATA[
operator<<.exit:21  %fc_dot_V_load_2 = load i32* %fc_dot_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="945" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="6">
<![CDATA[
operator<<.exit:20  %sh_assign_1_cast = zext i6 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="946" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="2">
<![CDATA[
operator<<.exit:21  %fc_dot_V_load_2 = load i32* %fc_dot_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load_2"/></StgValue>
</operation>

<operation id="947" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:22  %tmp_69 = shl i32 %fc_dot_V_load_2, %sh_assign_1_cast

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="948" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:23  %tmp_70 = ashr i32 %fc_dot_V_load_2, %sh_assign_1_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="949" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:24  %storemerge6 = select i1 %isNeg, i32 %tmp_70, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="950" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
operator<<.exit:10  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %weight_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="951" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:25  %mt = sub i32 0, %storemerge6

]]></Node>
<StgValue><ssdm name="mt"/></StgValue>
</operation>

<operation id="952" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:26  %p_Val2_5 = select i1 %tmp_224, i32 %mt, i32 %storemerge6

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="953" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:27  %p_Val2_19 = add i32 %p_Val2_37, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="954" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
operator<<.exit:28  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="955" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="9">
<![CDATA[
_ifconv94:0  %p_Val2_38 = load i32* %fc_bias_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="956" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv94:1  %p_Val2_4 = add i32 %p_Val2_37, %p_Val2_38

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="957" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ifconv94:2  store i32 %p_Val2_4, i32* %fc_dot_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="958" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
_ifconv94:4  %fc_dot_V_load_1 = load i32* getelementptr inbounds ([3 x [120 x i32]]* @fc_dot_V, i64 1, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load_1"/></StgValue>
</operation>

<operation id="959" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv94:5  %tmp_86 = icmp eq i32 %p_Val2_4, 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="960" st_id="105" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="961" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv94:3  %tmp_66 = icmp eq i4 %max_index_1, 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="962" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
_ifconv94:4  %fc_dot_V_load_1 = load i32* getelementptr inbounds ([3 x [120 x i32]]* @fc_dot_V, i64 1, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="fc_dot_V_load_1"/></StgValue>
</operation>

<operation id="963" st_id="106" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>

<operation id="964" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv94:41  %sel_tmp45 = icmp ne i32 %fc_dot_V_load_1, 0

]]></Node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="965" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:42  %sel_tmp46 = and i1 %tmp_66, %sel_tmp45

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="966" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="32">
<![CDATA[
_ifconv94:44  %tmp_218 = trunc i32 %fc_dot_V_load_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="967" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv94:45  %tmp_134 = or i4 %tmp_218, %max_index_1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="968" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv94:46  %tmp_135 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %fc_dot_V_load_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="969" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
_ifconv94:47  %tmp_136 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_135, i4 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="970" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv94:48  %tmp_137 = icmp eq i32 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="971" st_id="107" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="972" st_id="107" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="973" st_id="108" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="974" st_id="108" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="975" st_id="109" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="976" st_id="109" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="977" st_id="110" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="978" st_id="110" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:12  %dp_10 = sitofp i32 %p_Val2_4 to double

]]></Node>
<StgValue><ssdm name="dp_10"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="979" st_id="111" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="980" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:13  %res_V_20 = bitcast double %dp_10 to i64

]]></Node>
<StgValue><ssdm name="res_V_20"/></StgValue>
</operation>

<operation id="981" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv94:14  %exp_V_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_20, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V_12"/></StgValue>
</operation>

<operation id="982" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv94:15  %exp_V_20 = add i11 -22, %exp_V_12

]]></Node>
<StgValue><ssdm name="exp_V_20"/></StgValue>
</operation>

<operation id="983" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv94:16  %p_Result_7 = call i64 @llvm.part.set.i64.i11(i64 %res_V_20, i11 %exp_V_20, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="984" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:17  %dp_11 = bitcast i64 %p_Result_7 to double

]]></Node>
<StgValue><ssdm name="dp_11"/></StgValue>
</operation>

<operation id="985" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv94:18  %p_0_i = select i1 %tmp_86, double 0.000000e+00, double %dp_11

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="986" st_id="112" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="32">
<![CDATA[
_ifconv94:6  %dp_8 = sitofp i32 %fc_dot_V_load_1 to double

]]></Node>
<StgValue><ssdm name="dp_8"/></StgValue>
</operation>

<operation id="987" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:19  %p_0_i_to_int = bitcast double %p_0_i to i64

]]></Node>
<StgValue><ssdm name="p_0_i_to_int"/></StgValue>
</operation>

<operation id="988" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv94:20  %tmp_123 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_0_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="989" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="52" op_0_bw="64">
<![CDATA[
_ifconv94:21  %tmp_215 = trunc i64 %p_0_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="990" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:22  %d_assign_1_to_int = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="d_assign_1_to_int"/></StgValue>
</operation>

<operation id="991" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv94:23  %tmp_125 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %d_assign_1_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="992" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="52" op_0_bw="64">
<![CDATA[
_ifconv94:24  %tmp_216 = trunc i64 %d_assign_1_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="993" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv94:25  %notlhs4 = icmp ne i11 %tmp_123, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="994" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv94:26  %notrhs4 = icmp eq i52 %tmp_215, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="995" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv94:28  %notlhs5 = icmp ne i11 %tmp_125, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="996" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv94:29  %notrhs5 = icmp eq i52 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="997" st_id="112" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv94:32  %tmp_130 = fcmp ogt double %p_0_i, %d_assign_1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="998" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:7  %res_V_19 = bitcast double %dp_8 to i64

]]></Node>
<StgValue><ssdm name="res_V_19"/></StgValue>
</operation>

<operation id="999" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv94:8  %exp_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_19, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_V_8"/></StgValue>
</operation>

<operation id="1000" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv94:9  %exp_V_19 = add i11 -22, %exp_V_8

]]></Node>
<StgValue><ssdm name="exp_V_19"/></StgValue>
</operation>

<operation id="1001" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv94:10  %p_Result_6 = call i64 @llvm.part.set.i64.i11(i64 %res_V_19, i11 %exp_V_19, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1002" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="sel_tmp46" val="1"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64">
<![CDATA[
_ifconv94:11  %dp_9 = bitcast i64 %p_Result_6 to double

]]></Node>
<StgValue><ssdm name="dp_9"/></StgValue>
</operation>

<operation id="1003" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:27  %tmp_127 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1004" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:30  %tmp_128 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1005" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:31  %tmp_129 = and i1 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1006" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:33  %tmp_131 = and i1 %tmp_129, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1007" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:34  %tmp_132 = xor i1 %tmp_131, true

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1008" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:35  %brmerge = or i1 %tmp_86, %tmp_132

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="1009" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="sel_tmp46" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv94:36  %d_assign_3_mux = select i1 %tmp_131, double 0.000000e+00, double %d_assign_1

]]></Node>
<StgValue><ssdm name="d_assign_3_mux"/></StgValue>
</operation>

<operation id="1010" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv94:37  %max_index_mux = select i1 %tmp_131, i32 %max_index_1_cast, i32 %max_index

]]></Node>
<StgValue><ssdm name="max_index_mux"/></StgValue>
</operation>

<operation id="1011" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:38  %sel_tmp42 = xor i1 %tmp_66, true

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="1012" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:39  %sel_tmp43 = and i1 %brmerge, %sel_tmp42

]]></Node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="1013" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="sel_tmp46" val="0"/>
<literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv94:40  %sel_tmp44 = select i1 %sel_tmp43, double %d_assign_3_mux, double %dp_11

]]></Node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="1014" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv94:43  %sel_tmp47 = select i1 %sel_tmp46, double %dp_9, double %sel_tmp44

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="1015" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv94:49  %max_value_4 = select i1 %tmp_137, double 0.000000e+00, double %sel_tmp47

]]></Node>
<StgValue><ssdm name="max_value_4"/></StgValue>
</operation>

<operation id="1016" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv94:50  %sel_tmp48 = select i1 %sel_tmp43, i32 %max_index_mux, i32 %max_index_1_cast

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="1017" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv94:51  %tmp_138 = or i1 %tmp_137, %sel_tmp46

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1018" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv94:52  %max_index_2 = select i1 %tmp_138, i32 0, i32 %sel_tmp48

]]></Node>
<StgValue><ssdm name="max_index_2"/></StgValue>
</operation>

<operation id="1019" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
_ifconv94:53  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
