#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb  8 13:19:13 2024
# Process ID: 242456
# Current directory: /home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.runs/system_rom_sys_0_0_synth_1
# Command line: vivado -log system_rom_sys_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rom_sys_0_0.tcl
# Log file: /home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.runs/system_rom_sys_0_0_synth_1/system_rom_sys_0_0.vds
# Journal file: /home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.runs/system_rom_sys_0_0_synth_1/vivado.jou
# Running On: nticms-ubu20, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 16, Host memory: 32711 MB
#-----------------------------------------------------------
source system_rom_sys_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nticms/Development/TB_SDR/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nticms/Tools/XIL2022/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
Command: synth_design -top system_rom_sys_0_0 -part xczu4cg-sfvc784-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4cg'
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 242475
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nticms/Tools/XIL2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2454.160 ; gain = 236.801 ; free physical = 13824 ; free virtual = 19256
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 155.933
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.934; parent = 2457.133; children = 969.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.gen/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sysid_rom' [/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.gen/sources_1/bd/system/ipshared/c899/sysid_rom.v:37]
INFO: [Synth 8-3876] $readmem data file '/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/mem_init_sys.txt' is read successfully [/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.gen/sources_1/bd/system/ipshared/c899/sysid_rom.v:50]
INFO: [Synth 8-6155] done synthesizing module 'sysid_rom' (0#1) [/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.gen/sources_1/bd/system/ipshared/c899/sysid_rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (0#1) [/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.gen/sources_1/bd/system/ip/system_rom_sys_0_0/synth/system_rom_sys_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2525.098 ; gain = 307.738 ; free physical = 13441 ; free virtual = 18873
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 155.933
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3494.902; parent = 2525.102; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2539.941 ; gain = 322.582 ; free physical = 13602 ; free virtual = 19035
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.251
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3509.746; parent = 2539.945; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2539.941 ; gain = 322.582 ; free physical = 13593 ; free virtual = 19025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.251
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3509.746; parent = 2539.945; children = 969.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.941 ; gain = 0.000 ; free physical = 13739 ; free virtual = 19171
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.848 ; gain = 0.000 ; free physical = 13743 ; free virtual = 19175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.660 ; gain = 23.812 ; free physical = 13754 ; free virtual = 19187
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nticms/Tools/XIL2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.660 ; gain = 472.301 ; free physical = 14840 ; free virtual = 20273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.449; parent = 2657.648; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.660 ; gain = 472.301 ; free physical = 14762 ; free virtual = 20195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.449; parent = 2657.648; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.660 ; gain = 472.301 ; free physical = 14758 ; free virtual = 20191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.449; parent = 2657.648; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.660 ; gain = 472.301 ; free physical = 14669 ; free virtual = 20103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.449; parent = 2657.648; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 513 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2689.660 ; gain = 472.301 ; free physical = 14698 ; free virtual = 20135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1745.425; parent = 1589.492; children = 156.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.449; parent = 2657.648; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.332 ; gain = 877.973 ; free physical = 14243 ; free virtual = 19680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2316.508; parent = 2159.431; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4065.137; parent = 3095.336; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.332 ; gain = 877.973 ; free physical = 14247 ; free virtual = 19684
Synthesis current peak Physical Memory [PSS] (MB): peak = 2316.508; parent = 2159.431; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4065.137; parent = 3095.336; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3114.363 ; gain = 897.004 ; free physical = 14476 ; free virtual = 19913
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.168; parent = 3114.367; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14315 ; free virtual = 19753
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14278 ; free virtual = 19715
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14223 ; free virtual = 19660
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14234 ; free virtual = 19672
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14169 ; free virtual = 19607
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14172 ; free virtual = 19610
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     2|
|3     |LUT5 |    25|
|4     |LUT6 |    43|
|5     |FDRE |    30|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 902.941 ; free physical = 14237 ; free virtual = 19674
Synthesis current peak Physical Memory [PSS] (MB): peak = 2335.925; parent = 2172.401; children = 167.610
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.105; parent = 3120.305; children = 969.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.301 ; gain = 753.223 ; free physical = 14202 ; free virtual = 19639
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3120.309 ; gain = 902.941 ; free physical = 14198 ; free virtual = 19635
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3127.238 ; gain = 0.000 ; free physical = 14335 ; free virtual = 19772
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.969 ; gain = 0.000 ; free physical = 14213 ; free virtual = 19650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7ca27be
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3181.969 ; gain = 1850.312 ; free physical = 14421 ; free virtual = 19859
INFO: [Common 17-1381] The checkpoint '/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.runs/system_rom_sys_0_0_synth_1/system_rom_sys_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_rom_sys_0_0, cache-ID = bcf827370191dbad
INFO: [Common 17-1381] The checkpoint '/home/nticms/Development/TB_SDR/adi/hdl/projects/fmcomms2/tef1002/fmcomms2_tef1002.runs/system_rom_sys_0_0_synth_1/system_rom_sys_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_rom_sys_0_0_utilization_synth.rpt -pb system_rom_sys_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 13:19:36 2024...
