verilog work "basic_gates.v"
