{
  "totalCount" : 5496,
  "totalCountFiltered" : 5496,
  "duration" : 947,
  "indexDuration" : 467,
  "requestDuration" : 740,
  "searchUid" : "fe7269e9-e484-417c-9158-35eac7a0f9fd",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "basicExpression" : null,
  "advancedExpression" : "@latest_version==true",
  "largeExpression" : null,
  "constantExpression" : "@source==prd-document-service-index",
  "disjunctionExpression" : "@latest_version==true (@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e OR @permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9 OR @permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b OR @permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762 OR @permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2)",
  "mandatoryExpression" : null,
  "userIdentities" : [ {
    "name" : "anonymous@coveo.com",
    "provider" : "Email Security Provider",
    "type" : "User"
  } ],
  "rankingExpressions" : [ {
    "expression" : "@content_type==technicalReferenceManual",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@content_type==archDoc",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@content_type==guide",
    "modifier" : 100,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@published>=today-90d",
    "modifier" : 50,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@published>=today-360d",
    "modifier" : 25,
    "isConstant" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
    "modifier" : 16,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
    "modifier" : 14,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==guide",
    "modifier" : 10,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
    "modifier" : 9,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@navigationhierarchiesproducts==architectures",
    "modifier" : 8,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
    "modifier" : 250,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
    "modifier" : 245,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
    "modifier" : 160,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762",
    "modifier" : 111,
    "isConstant" : false,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2",
    "modifier" : 103,
    "isConstant" : false,
    "applyToEveryResult" : true
  } ],
  "rankingExpressionGroups" : [ ],
  "topResults" : [ {
    "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 250,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 245,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 160,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 111,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  }, {
    "expression" : "@permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2",
    "isConstant" : false,
    "matchQuery" : false,
    "matchAdvancedQuery" : true,
    "modifier" : 103,
    "exclusive" : false,
    "includeInFacets" : true,
    "applyToEveryResult" : true
  } ],
  "executionReport" : {
    "duration" : 958,
    "children" : [ {
      "name" : "RequestId",
      "description" : "The id correlating logs for this request",
      "duration" : 0,
      "X-Request-ID" : "0571f916-fab4-4cba-a6cb-5f712b422ba1"
    }, {
      "name" : "Organization ID",
      "description" : "Organization ID",
      "duration" : 0,
      "coveo_organization" : "armlimitedproductionubhpo2y4"
    }, {
      "name" : "PerformAuthentication",
      "description" : "Perform authentication",
      "duration" : 0,
      "configured" : {
        "primary" : "CloudToken"
      },
      "result" : {
        "userIds" : [ {
          "name" : "anonymous@coveo.com",
          "kind" : "User",
          "provider" : "Email Security Provider",
          "infos" : { }
        } ],
        "roles" : [ "queryExecutor" ],
        "queryRestrictions" : {
          "pipeline" : null,
          "filter" : null
        },
        "userGroups" : [ ]
      },
      "children" : [ {
        "name" : "ResolveProviderAuthentication",
        "description" : "Resolve authentication of provider: CloudToken",
        "duration" : 0,
        "result" : {
          "userIds" : [ {
            "name" : "anonymous@coveo.com",
            "kind" : "User",
            "provider" : "Email Security Provider",
            "infos" : { }
          } ],
          "roles" : [ "queryExecutor" ],
          "queryRestrictions" : {
            "pipeline" : null,
            "filter" : null
          },
          "userGroups" : [ ]
        }
      } ]
    }, {
      "name" : "PerformAuthentication",
      "description" : "Perform authentication",
      "duration" : 0,
      "configured" : {
        "secondary" : [ "sso" ],
        "mandatory" : [ ]
      },
      "result" : {
        "userIds" : [ {
          "name" : "anonymous@coveo.com",
          "kind" : "User",
          "provider" : "Email Security Provider",
          "infos" : { }
        } ],
        "roles" : [ "queryExecutor" ],
        "queryRestrictions" : {
          "pipeline" : null,
          "filter" : null
        },
        "userGroups" : [ ]
      },
      "children" : [ {
        "name" : "MergeAuthentications",
        "description" : "Merge authentications (if needed)",
        "duration" : 0,
        "result" : {
          "userIds" : [ {
            "name" : "anonymous@coveo.com",
            "kind" : "User",
            "provider" : "Email Security Provider",
            "infos" : { }
          } ],
          "roles" : [ "queryExecutor" ],
          "queryRestrictions" : {
            "pipeline" : null,
            "filter" : null
          },
          "userGroups" : [ ]
        }
      } ]
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 0,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "ResolvePipeline",
      "description" : "Resolve pipeline",
      "duration" : 3,
      "result" : {
        "pipeline" : "Docs_Hub",
        "pipelineId" : "579c6cdd-a8d6-4825-aab1-6d1c1100cb69",
        "pipelineHash" : "108e6bc08079394de044bd978653a2b1",
        "splitTest" : null,
        "statementGroups" : [ ]
      }
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 1,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "ApplyQueryParamOverrideFeature",
      "description" : "Apply 'queryParamOverride' rules",
      "duration" : 0,
      "applied" : [ ]
    }, {
      "name" : "ResolveContext",
      "description" : "Resolve context",
      "duration" : 1,
      "result" : {
        "userAgent" : {
          "raw" : "Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0",
          "browser" : [ "firefox" ],
          "device" : [ "desktop", "pc", "mac", "osx" ],
          "os" : [ "osx", "mac" ]
        },
        "searchHub" : "Docs_hub",
        "tab" : null,
        "referrer" : "",
        "locale" : "en",
        "context" : { },
        "expressions" : {
          "q" : {
            "original" : "",
            "parsed" : null
          },
          "aq" : {
            "original" : "",
            "parsed" : null
          },
          "cq" : {
            "original" : "",
            "parsed" : null
          },
          "dq" : {
            "original" : "",
            "parsed" : null
          },
          "lq" : {
            "original" : "",
            "parsed" : null
          }
        },
        "enableDuplicateFiltering" : false,
        "filterField" : "@document_id",
        "filterFieldRange" : 3,
        "parentField" : "@itemid",
        "childField" : "@parentitem",
        "recommendation" : null,
        "lowercaseOperators" : false,
        "sortCriteria" : [ "relevancy" ]
      }
    }, {
      "name" : "PreprocessQuery",
      "description" : "Preprocess query",
      "duration" : 28,
      "result" : {
        "in" : {
          "q" : null,
          "aq" : "@latest_version==true",
          "lq" : null,
          "cq" : "@source==prd-document-service-index",
          "dq" : null,
          "mq" : null,
          "parentField" : "@itemid",
          "childField" : "@parentitem",
          "filterField" : "@document_id",
          "filterFieldRange" : 3,
          "enableDuplicateFiltering" : false,
          "numberOfResults" : 50,
          "queryFunctions" : [ ],
          "rankingFunctions" : [ ],
          "sortCriteria" : [ "relevancy" ],
          "rankingExpressions" : [ {
            "expression" : "@content_type==technicalReferenceManual",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==archDoc",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==guide",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-90d",
            "modifier" : 50,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-360d",
            "modifier" : 25,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "modifier" : 14,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==guide",
            "modifier" : 10,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "modifier" : 9,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiesproducts==architectures",
            "modifier" : 8,
            "isConstant" : false,
            "applyToEveryResult" : true
          } ],
          "rankingOverrides" : [ ]
        },
        "out" : {
          "q" : null,
          "aq" : "@latest_version==true",
          "lq" : null,
          "cq" : "@source==prd-document-service-index",
          "dq" : null,
          "mq" : null,
          "parentField" : "@itemid",
          "childField" : "@parentitem",
          "filterField" : "@document_id",
          "filterFieldRange" : 3,
          "enableDuplicateFiltering" : false,
          "numberOfResults" : 50,
          "queryFunctions" : [ ],
          "rankingFunctions" : [ ],
          "sortCriteria" : [ "relevancy" ],
          "rankingExpressions" : [ {
            "expression" : "@content_type==technicalReferenceManual",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==archDoc",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@content_type==guide",
            "modifier" : 100,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-90d",
            "modifier" : 50,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@published>=today-360d",
            "modifier" : 25,
            "isConstant" : true,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "modifier" : 16,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "modifier" : 14,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==guide",
            "modifier" : 10,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "modifier" : 9,
            "isConstant" : false,
            "applyToEveryResult" : true
          }, {
            "expression" : "@navigationhierarchiesproducts==architectures",
            "modifier" : 8,
            "isConstant" : false,
            "applyToEveryResult" : true
          } ],
          "rankingOverrides" : [ ]
        }
      },
      "children" : [ {
        "name" : "ApplyFilterFeature",
        "description" : "Apply 'filter' rules",
        "duration" : 0,
        "applied" : [ {
          "type" : "cq",
          "expressions" : [ "@source==\"prd-document-service-index\"" ]
        }, {
          "type" : "aq",
          "expressions" : [ "@latest_version==\"true\"" ]
        } ]
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 1,
        "result" : {
          "type" : "aq",
          "in" : "@latest_version==\"true\"",
          "out" : "@latest_version==\"true\""
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 1,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "cq",
          "in" : "@source==\"prd-document-service-index\"",
          "out" : "@source==\"prd-document-service-index\""
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "ApplyRankingFeature",
        "description" : "Apply 'ranking' rules",
        "duration" : 0,
        "applied" : [ "boost `@content_type==technicalReferenceManual` by 100", "boost `@content_type==archDoc` by 100", "boost `@content_type==guide` by 100", "boost `@published >= today-90d` by 50", "boost `@published >= today-360d` by 25" ]
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==technicalReferenceManual",
          "out" : "@content_type==technicalReferenceManual"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==archDoc",
          "out" : "@content_type==archDoc"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@content_type==guide",
          "out" : "@content_type==guide"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@published>=today-90d",
          "out" : "@published>=today-90d"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "PreprocessQueryExpression",
        "description" : "Preprocess query expression",
        "duration" : 0,
        "result" : {
          "type" : "other",
          "in" : "@published>=today-360d",
          "out" : "@published>=today-360d"
        },
        "children" : [ {
          "name" : "ApplyThesaurusFeature",
          "description" : "Apply 'thesaurus' rules",
          "duration" : 0,
          "applied" : [ ]
        }, {
          "name" : "ApplyStopWordFeature",
          "description" : "Apply 'stop' rules",
          "duration" : 0,
          "applied" : [ ]
        } ]
      }, {
        "name" : "QueryExtension",
        "description" : "Find and execute query extensions",
        "duration" : 0
      }, {
        "name" : "ApplyTopResultFeature",
        "description" : "Apply 'top' rules",
        "duration" : 0,
        "applied" : [ ]
      }, {
        "name" : "ApplyRankingWeightFeature",
        "description" : "Apply 'rankingweight' rules",
        "duration" : 0,
        "applied" : [ ]
      }, {
        "name" : "CallingRevealTopClicks",
        "description" : "Calling 'topClicks' reveal service",
        "duration" : 14,
        "config" : {
          "model" : "armlimitedproductionubhpo2y4_topclicks_0e95c60e_7d3a_415d_984f_679c6b26da9c",
          "engineVersion" : "~2|~3",
          "modifier" : 250,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "useRefinedQuery" : false,
          "maxResults" : 5,
          "cacheMaximumAge" : "PT10S"
        },
        "basicQueryKeywords" : [ ],
        "largeQueryKeywords" : [ ],
        "userId" : "anonymous@coveo.com",
        "actionHistories" : [ ],
        "userContext" : { },
        "response" : {
          "source" : "reveal",
          "predictions" : [ {
            "document" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
            "score" : 1.0
          }, {
            "document" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
            "score" : 0.982823002223408
          }, {
            "document" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
            "score" : 0.6438418604961439
          }, {
            "document" : "@permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762",
            "score" : 0.4467016774691447
          }, {
            "document" : "@permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2",
            "score" : 0.41341157915644683
          } ],
          "refinedQueries" : [ ],
          "debug" : {"requestId":null,"responseId":"1a4bbc51-24dd-48d3-8cc9-6c58609a1d0a","modelInfo":"{\"modelId\":\"armlimitedproductionubhpo2y4_topclicks_0e95c60e_7d3a_415d_984f_679c6b26da9c\",\"modelName\":\"0e95c60e_7d3a_415d_984f_679c6b26da9c\",\"version\":\"3.45.2\",\"environment\":\"prd\",\"org\":\"armlimitedproductionubhpo2y4\",\"modelVersion\":\"3.45.1667056121\",\"createdDate\":\"2022-10-29T15:59:25.721Z\",\"modelSize\":\"22781\"}","queryParams":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"wordSelection\":\"\",\"lq\":\"\",\"lqWeight\":0.75,\"selectedFacets\":[]}","updatedQueryParameters":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"wordSelection\":\"\",\"lq\":\"\",\"lqWeight\":0.75,\"selectedFacets\":[]}","executionLog":["Context keys not found: originLevel3","Matched user context(s) in model: ."]}
        }
      }, {
        "name" : "EvaluatingTopClicks",
        "description" : "Evaluate 'topClicks' reveal response",
        "duration" : 0,
        "topResults" : [ {
          "expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 250,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 245,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 160,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 111,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        }, {
          "expression" : "@permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2",
          "isConstant" : false,
          "matchQuery" : false,
          "matchAdvancedQuery" : true,
          "modifier" : 103,
          "exclusive" : false,
          "includeInFacets" : true,
          "applyToEveryResult" : true
        } ],
        "refinedQueries" : [ ]
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "CallingRevealFacetSense",
        "description" : "Calling 'facetSense' reveal service",
        "duration" : 11,
        "config" : {
          "customQueryParameters" : {
            "automaticSelection" : {
              "isEnabled" : true
            },
            "rankingBoost" : {
              "isEnabled" : true
            },
            "facetAutoSelect" : { },
            "facetOrdering" : {
              "isEnabled" : true
            },
            "facetValueOrdering" : {
              "isEnabled" : true
            }
          },
          "cacheMaximumAge" : "PT10S"
        },
        "basicQueryKeywords" : [ ],
        "userId" : "anonymous@coveo.com",
        "selectedFacets" : [ ],
        "excludedFacets" : [ ],
        "actionHistories" : [ ],
        "userContext" : { },
        "response" : {
          "facetSenseResults" : {
            "facetOrdering" : [ {
              "field" : "navigationhierarchiescontenttype",
              "score" : 2.5035606502966803
            }, {
              "field" : "navigationhierarchiesproducts",
              "score" : 1.9465563390540712
            }, {
              "field" : "navigationhierarchiesaudience",
              "score" : 0.26325718575718576
            }, {
              "field" : "navigationhierarchiestopics",
              "score" : 0.25210510383757767
            } ],
            "valuesOrdering" : [ {
              "field" : "navigationhierarchiescontenttype",
              "values" : [ {
                "value" : "technical reference manual",
                "score" : 1.0
              }, {
                "value" : "architecture document",
                "score" : 0.8909477852744135
              }, {
                "value" : "guide",
                "score" : 0.6495956673325697
              }, {
                "value" : "user guide",
                "score" : 0.5627434603493875
              }, {
                "value" : "reference guide",
                "score" : 0.35327802215506116
              }, {
                "value" : "application note",
                "score" : 0.2919888303472516
              }, {
                "value" : "datasheet",
                "score" : 0.2781446087773587
              }, {
                "value" : "knowledge base article",
                "score" : 0.27463748308428826
              } ]
            }, {
              "field" : "navigationhierarchiesproducts",
              "values" : [ {
                "value" : "architectures",
                "score" : 0.4954691283542759
              }, {
                "value" : "architectures;cpu architecture;a-profile;armv8-a",
                "score" : 0.47155131885909085
              }, {
                "value" : "architectures;learn the architecture",
                "score" : 0.4650231647693431
              }, {
                "value" : "architectures;cpu architecture",
                "score" : 0.33948156752597075
              }, {
                "value" : " ip products;processors",
                "score" : 0.33411112014503797
              }, {
                "value" : " ip products;processors;cortex-m",
                "score" : 0.31887196881415236
              }, {
                "value" : " architectures",
                "score" : 0.31446062278163195
              }, {
                "value" : "architectures;system architecture;amba",
                "score" : 0.3111346406643446
              } ]
            }, {
              "field" : "navigationhierarchiesaudience",
              "values" : [ {
                "value" : "software developers",
                "score" : 0.3254404389302877
              }, {
                "value" : "embedded software developers",
                "score" : 0.2384198857702541
              }, {
                "value" : "kernel developers",
                "score" : 0.22326518079487387
              } ]
            }, {
              "field" : "navigationhierarchiestopics",
              "values" : [ {
                "value" : "armv8",
                "score" : 0.4210890777371042
              }, {
                "value" : "armv9",
                "score" : 0.2543848546175691
              } ]
            } ],
            "rankingBoost" : [ {
              "field" : "navigationhierarchiescontenttype",
              "value" : "technical reference manual",
              "weight" : 0.3333333333333333
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "architecture document",
              "weight" : 0.2969825950914712
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "guide",
              "weight" : 0.21653188911085655
            }, {
              "field" : "navigationhierarchiescontenttype",
              "value" : "user guide",
              "weight" : 0.18758115344979584
            }, {
              "field" : "navigationhierarchiesproducts",
              "value" : "architectures",
              "weight" : 0.16515637611809197
            } ],
            "automaticSelection" : [ ],
            "suggestions" : [ ]
          },
          "debug" : {"requestId":null,"responseId":"5f0dd55c-7e1c-426e-884d-bf5aa1f11a93","modelInfo":"{\"modelId\":\"armlimitedproductionubhpo2y4_facetsense_a9c615fb_1f7d_4000_a8c3_89c5c059c9d1\",\"modelName\":\"a9c615fb_1f7d_4000_a8c3_89c5c059c9d1\",\"version\":\"1.29.2\",\"environment\":\"prd\",\"org\":\"armlimitedproductionubhpo2y4\",\"modelVersion\":\"1.29.1667137121\",\"createdDate\":\"2022-10-30T14:22:56.992Z\",\"modelSize\":\"10862\"}","queryParams":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{\"automaticSelection\":{\"isEnabled\":true},\"rankingBoost\":{\"isEnabled\":true},\"facetAutoSelect\":{},\"facetOrdering\":{\"isEnabled\":true},\"facetValueOrdering\":{\"isEnabled\":true}},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"selectedFacets\":[]}","updatedQueryParameters":"{\"num\":5,\"debug\":true,\"traceLevel\":1,\"customParameters\":{\"automaticSelection\":{\"isEnabled\":true},\"rankingBoost\":{\"isEnabled\":true},\"facetAutoSelect\":{},\"facetOrdering\":{\"isEnabled\":true},\"facetValueOrdering\":{\"isEnabled\":true}},\"userContext\":{\"originLevel3\":\"\"},\"actionsHistory\":[],\"userId\":\"anonymous@coveo.com\",\"visitorId\":\"\",\"anonymous\":false,\"lang\":\"en\",\"analyticsContext\":{\"documentReferrer\":\"\",\"userAgent\":\"Mozilla/5.0 (Macintosh; Intel Mac OS X 10.14; rv:86.0) Gecko/20100101 Firefox/86.0\",\"userId\":\"anonymous@coveo.com\",\"userIp\":\"8.219.157.170\"},\"q\":\"\",\"filters\":{\"originLevel1\":\"Docs_hub\"},\"selectedFacets\":[]}","executionLog":["Matched user context(s) in model: .","Facet values with score below 0.21637999484440273 will be filtered out.","Missing facet type for field navigationhierarchiestopics and facet value arm assembly language is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiestopics and facet value microcontrollers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiesaudience and facet value kernel developers is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value guide is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value application note is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value datasheet is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value software developer errata notice is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Missing facet type for field navigationhierarchiescontenttype and facet value tutorial is invalid. Supported facet type are: specific, hierarchical. Fallback on specific facet type.","Facets with score below 0.1 will be filtered out.","Retrieving facet value suggestions from automatic suggestion candidates.","No facet value candidates available for field(s): "]}
        }
      }, {
        "name" : "FacetSense",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0
      }, {
        "name" : "ApplyFacetSenseRankingExpressionsFeature",
        "description" : "Apply 'facetSense' rules",
        "duration" : 0,
        "applied" : [ {
          "expressions" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
          "modifier" : "16"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==\"architecture document\"",
          "modifier" : "14"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==guide",
          "modifier" : "10"
        }, {
          "expressions" : "@navigationhierarchiescontenttype==\"user guide\"",
          "modifier" : "9"
        }, {
          "expressions" : "@navigationhierarchiesproducts==architectures",
          "modifier" : "8"
        } ]
      } ]
    }, {
      "name" : "BuildFacetSelectedValueOverride",
      "description" : "Build query overrides based on selected facet selected values",
      "duration" : 0,
      "selectedFacets" : [ ],
      "createdOverrides" : [ ]
    }, {
      "name" : "AddExistingQueryParametersToGroupByOverride",
      "description" : "Add query overrides in the query to each Group By results",
      "duration" : 0,
      "queryExpressions" : {
        "aq" : "@latest_version==true",
        "cq" : "@source==prd-document-service-index"
      },
      "overridesFromExpressions" : [ ]
    }, {
      "name" : "PipelineResolveTriggers",
      "description" : "Resolve triggers",
      "duration" : 0,
      "children" : [ {
        "name" : "ApplyTriggerFeature",
        "description" : "Apply 'trigger' rules",
        "duration" : 0,
        "applied" : [ ]
      } ]
    }, {
      "name" : "IndexOperationV8",
      "description" : "Send query to index",
      "duration" : 917,
      "result" : {
        "in" : {
          "BasicExpression" : "@uri",
          "AdvancedExpression" : "@latest_version==true",
          "ConstantExpression" : "@source==prd-document-service-index",
          "DisjunctionExpression" : "@latest_version==true (@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e OR @permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9 OR @permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b OR @permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762 OR @permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2)",
          "FirstResult" : 1300,
          "NumberOfResults" : 50,
          "SortBy" : "Relevancy",
          "SortByFields" : [ ],
          "CustomFilter" : "@document_id",
          "CustomFilterRange" : 3,
          "ExcerptLength" : 200,
          "SummaryLength" : 0,
          "TimeZoneOffset" : null,
          "EnableWildcards" : false,
          "EnableQuestionMark" : false,
          "EnableDidYouMean" : true,
          "DisableLogging" : false,
          "ParentFieldName" : "@itemid",
          "ChildFieldName" : "@parentitem",
          "EnableDuplicateFiltering" : false,
          "ExtractFirstSentences" : true,
          "EnableRankingInformation" : false,
          "EnableQueryProfiling" : false,
          "TimeZone" : "Asia/Shanghai",
          "TimeOut" : 10,
          "LanguageExpansion" : null,
          "SpecifiedLanguages" : null,
          "PreferredLanguage" : null,
          "EnableMetatermSyntax" : false,
          "BackgroundQuery" : false,
          "RankingExpressions" : [ {
            "Expression" : "@content_type==technicalReferenceManual",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@content_type==archDoc",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@content_type==guide",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 100
          }, {
            "Expression" : "@published>=today-90d",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 50
          }, {
            "Expression" : "@published>=today-360d",
            "IsConstant" : true,
            "IsDeterministic" : true,
            "Modifier" : 25
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"technical reference manual\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 16
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"architecture document\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 14
          }, {
            "Expression" : "@navigationhierarchiescontenttype==guide",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 10
          }, {
            "Expression" : "@navigationhierarchiescontenttype==\"user guide\"",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 9
          }, {
            "Expression" : "@navigationhierarchiesproducts==architectures",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 8
          }, {
            "Expression" : "@permanentid=e74561fccf43ba44cce6c10681198f8b31f10bc7fc29f4fd199fdf08330e",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 250
          }, {
            "Expression" : "@permanentid=6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 245
          }, {
            "Expression" : "@permanentid=d19d547a1425fbb04186af3b728a61b674eec200651781ccc979df8f179b",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 160
          }, {
            "Expression" : "@permanentid=4d1a012b6ab858a0f2c22475b8fafb5f6b4eb770eb6fa244329c61636762",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 111
          }, {
            "Expression" : "@permanentid=acb65d9f38a0f7ce9eefaa776f8dfebd357bfe802abd2630dff676f00ab2",
            "IsConstant" : false,
            "IsDeterministic" : true,
            "Modifier" : 103
          } ],
          "RankingFunctions" : [ ],
          "QueryFunctions" : [ ],
          "RankingOverrides" : [ ],
          "Facets" : [ ],
          "AutomaticFacetsRequest" : { }
        },
        "out" : {
          "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
          "logEntryId" : "212532558052966086",
          "serverTime" : 467,
          "requestTime" : 740,
          "totalCount" : 5496,
          "totalCountFiltered" : 5496,
          "groupByCount" : 0
        }
      }
    }, {
      "name" : "FacetResultPostProcessingEvaluationReport",
      "description" : "Post process the result through the processors pipeline",
      "duration" : 0,
      "Index Scores" : [ ],
      "children" : [ {
        "name" : "FacetSense ML score assigning",
        "description" : "Processing facet result: FacetSense ML score assigning",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Setting more values available",
        "description" : "Processing facet result: Setting more values available",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Apply selection from request",
        "description" : "Processing facet result: Apply selection from request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Adding optional facet IDs",
        "description" : "Processing facet result: Adding optional facet IDs",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Freezing facet values if any",
        "description" : "Processing facet result: Freezing facet values if any",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reordering values based on facet sense",
        "description" : "Processing facet result: Reordering values based on facet sense",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Retaining selected values based on request",
        "description" : "Processing facet result: Retaining selected values based on request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet range values based on sort criteria",
        "description" : "Processing facet result: Reorder facet range values based on sort criteria",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values using custom sort",
        "description" : "Processing facet result: Reorder facet values using custom sort",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values pushing selected values on top",
        "description" : "Processing facet result: Reorder facet values pushing selected values on top",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Truncate extra values in request",
        "description" : "Processing facet result: Truncate extra values in request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using index score",
        "description" : "Processing facet result: Reorder facets using index score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using ML score",
        "description" : "Processing facet result: Reorder facets using ML score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      } ]
    }, {
      "name" : "FacetResultPostProcessingEvaluationReport",
      "description" : "Post process the result through the processors pipeline",
      "duration" : 0,
      "Index Scores" : [ ],
      "children" : [ {
        "name" : "FacetSense ML score assigning",
        "description" : "Processing facet result: FacetSense ML score assigning",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Setting more values available",
        "description" : "Processing facet result: Setting more values available",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Apply selection from request",
        "description" : "Processing facet result: Apply selection from request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Adding optional facet IDs",
        "description" : "Processing facet result: Adding optional facet IDs",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Freezing facet values if any",
        "description" : "Processing facet result: Freezing facet values if any",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reordering values based on facet sense",
        "description" : "Processing facet result: Reordering values based on facet sense",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Retaining selected values based on request",
        "description" : "Processing facet result: Retaining selected values based on request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet range values based on sort criteria",
        "description" : "Processing facet result: Reorder facet range values based on sort criteria",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values using custom sort",
        "description" : "Processing facet result: Reorder facet values using custom sort",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facet values pushing selected values on top",
        "description" : "Processing facet result: Reorder facet values pushing selected values on top",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Truncate extra values in request",
        "description" : "Processing facet result: Truncate extra values in request",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using index score",
        "description" : "Processing facet result: Reorder facets using index score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      }, {
        "name" : "Reorder facets using ML score",
        "description" : "Processing facet result: Reorder facets using ML score",
        "duration" : 0,
        "changed" : false,
        "in" : [ ],
        "out" : [ ]
      } ]
    } ]
  },
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdWtodWdjcGhxc2J2dXU1aDZ2b3prZHNwYm0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm CortexA510 Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "firstSentences" : "Arm CortexA510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright  2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "firstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
        "document_number" : "PJ02607EXP-1901056752-266",
        "document_version" : "0102",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "5294261",
        "sysurihash" : "TsDJQI2yu7YXo6",
        "urihash" : "TsDJQI2yu7YXo6",
        "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "systransactionid" : 988378,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1656374400000,
        "topparentid" : 5294261,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656441872000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665584403000,
        "permanentid" : "79c47db7fcf0da4a47eb77c5f61bfc66880d616e4ce5143a71a036255f49",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb4c10b334256d9ea8d28d",
        "transactionid" : 988378,
        "title" : "Arm CortexA510 Core Software Optimization Guide ",
        "products" : [ "Cortex-A510" ],
        "date" : 1665584403000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "PJ02607EXP-1901056752-266:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665584403863400271,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665584372234,
        "syssize" : 193,
        "sysdate" : 1665584403000,
        "haslayout" : "1",
        "topparent" : "5294261",
        "label_version" : "0102",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294261,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Processor products" ],
        "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665584403000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJ02607EXP-1901056752-266/0102/?lang=en",
        "modified" : 1656441872000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665584403863400271,
        "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en",
      "Excerpt" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF ... Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510",
      "FirstSentences" : "Arm Cortex\\u2011A510 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm CortexA510 Core Software Optimization Guide ArmV9 Cortex-A510"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexA510 Core Software Optimization Guide ",
      "document_number" : "PJ02607EXP-1901056752-266",
      "document_version" : "0102",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "5294261",
      "sysauthor" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "sysurihash" : "vO1IBtpLhkFbVHOk",
      "urihash" : "vO1IBtpLhkFbVHOk",
      "sysuri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "systransactionid" : 910258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5294261,
      "numberofpages" : 71,
      "sysconcepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5294261,
      "parentitem" : "62bb4c10b334256d9ea8d28d",
      "concepts" : "latencies ; Base register ; Data Cache ; memory access ; done ; instructions ; Contiguous ; core configurations ; documentation ; vector datapaths ; arm ; system failure ; pipelines ; L2 cache ; software performance ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5294261",
      "sysindexeddate" : 1656441914000,
      "permanentid" : "fa6b752462c886fc801fbdb253cff6190ac74318277d0c1b7689d230c509",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb4c10b334256d9ea8d28f",
      "transactionid" : 910258,
      "title" : "Arm CortexA510 Core Software Optimization Guide ",
      "date" : 1656441914000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJ02607EXP-1901056752-266:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656441914342448067,
      "sysisattachment" : "5294261",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 5294261,
      "size" : 1276879,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656441901028,
      "syssize" : 1276879,
      "sysdate" : 1656441914000,
      "topparent" : "5294261",
      "author" : "Gordon Glennie;Zoltan.Kurtos@arm.com",
      "label_version" : "0102",
      "systopparentid" : 5294261,
      "content_description" : "This document describes aspects of the Cortex-A510 core micro-architecture that influence software performance.",
      "wordcount" : 2287,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656441914000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656441914342448067,
      "uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb4c10b334256d9ea8d28f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJ02607EXP-1901056752-266/0102/en/pdf/arm_cortex_a510_core_software_optimization_guide.pdf",
    "Excerpt" : "OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A ... You shall be responsible for ensuring that any use, duplication or disclosure of this ... (LES-PRE-20349)",
    "FirstSentences" : "Arm CortexA510 Core Revision: r1p2 Software Optimization Guide Issue 5.0 Non-Confidential Copyright  2021-2022 Arm Limited (or its affiliates). All rights reserved. PJ02607EXP-1901056752-266"
  }, {
    "title" : "Arm Cortex-M23 Safety Certificate",
    "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-M23 Safety Certificate",
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M23 Safety Certificate",
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M23 Safety Certificate ",
          "document_number" : "FS-71-220-21-0797",
          "document_version" : "0100",
          "content_type" : "Functional Safety Certificate",
          "systopparent" : "4954625",
          "sysurihash" : "NqlSHC5bkOAeWZMB",
          "urihash" : "NqlSHC5bkOAeWZMB",
          "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1642982460000,
          "topparentid" : 4954625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643031466000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149699000,
          "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
          "syslanguage" : [ "English" ],
          "itemid" : "61eeabaa2b845d1c28eb3b9a",
          "transactionid" : 864277,
          "title" : "Arm Cortex-M23 Safety Certificate ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649149699000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "FS-71-220-21-0797:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149699389547931,
          "navigationhierarchiescontenttype" : "Functional Safety Certificate",
          "size" : 152,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149441799,
          "syssize" : 152,
          "sysdate" : 1649149699000,
          "haslayout" : "1",
          "topparent" : "4954625",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4954625,
          "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149699000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/FS-71-220-21-0797/0100/?lang=en",
          "modified" : 1643031466000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149699389547931,
          "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M23 Safety Certificate",
        "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M23 Safety Certificate ",
        "document_number" : "FS-71-220-21-0797",
        "document_version" : "0100",
        "content_type" : "Functional Safety Certificate",
        "systopparent" : "4954625",
        "sysurihash" : "VxuDTiHJMFSk5pC7",
        "urihash" : "VxuDTiHJMFSk5pC7",
        "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "validityscore" : 0.0,
        "published" : 1642982460000,
        "topparentid" : 4954625,
        "numberofpages" : 1,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 4954625,
        "parentitem" : "61eeabaa2b845d1c28eb3b9a",
        "documenttype" : "pdf",
        "isattachment" : "4954625",
        "sysindexeddate" : 1649149699000,
        "permanentid" : "64528b17c4645144ad1da8e896cc1c258237bed156c7d00e45a98fe48954",
        "itemid" : "61eeabaa2b845d1c28eb3b9c",
        "transactionid" : 864277,
        "title" : "Arm Cortex-M23 Safety Certificate ",
        "date" : 1649149699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "FS-71-220-21-0797:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149699170002826,
        "sysisattachment" : "4954625",
        "navigationhierarchiescontenttype" : "Functional Safety Certificate",
        "sysattachmentparentid" : 4954625,
        "size" : 80366,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149442889,
        "syssize" : 80366,
        "sysdate" : 1649149699000,
        "topparent" : "4954625",
        "label_version" : "r1p0",
        "systopparentid" : 4954625,
        "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
        "wordcount" : 0,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149699000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "sysrowid" : 1649149699170002826,
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M23 Safety Certificate",
      "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-M23 Safety Certificate ",
      "document_number" : "FS-71-220-21-0797",
      "document_version" : "0100",
      "content_type" : "Functional Safety Certificate",
      "systopparent" : "4954625",
      "sysurihash" : "NqlSHC5bkOAeWZMB",
      "urihash" : "NqlSHC5bkOAeWZMB",
      "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1642982460000,
      "topparentid" : 4954625,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643031466000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149699000,
      "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
      "syslanguage" : [ "English" ],
      "itemid" : "61eeabaa2b845d1c28eb3b9a",
      "transactionid" : 864277,
      "title" : "Arm Cortex-M23 Safety Certificate ",
      "products" : [ "Cortex-M23" ],
      "date" : 1649149699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "FS-71-220-21-0797:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149699389547931,
      "navigationhierarchiescontenttype" : "Functional Safety Certificate",
      "size" : 152,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149441799,
      "syssize" : 152,
      "sysdate" : 1649149699000,
      "haslayout" : "1",
      "topparent" : "4954625",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4954625,
      "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149699000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/FS-71-220-21-0797/0100/?lang=en",
      "modified" : 1643031466000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149699389547931,
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M23 Safety Certificate",
    "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
  }, {
    "title" : "How do I configure multiple instances of ISP ACT server?",
    "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "firstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure multiple instances of ISP ACT server? ",
      "document_number" : "ka005051",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5233942",
      "sysurihash" : "nOsjbAECbPNELTD9",
      "urihash" : "nOsjbAECbPNELTD9",
      "sysuri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "systransactionid" : 870537,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650021407000,
      "topparentid" : 5233942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1650021458000,
      "sysconcepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604" ],
      "concepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "documenttype" : "html",
      "sysindexeddate" : 1650021527000,
      "permanentid" : "1ac0abbf78ad6ce0dd77afa70e9efc51750fd61bc969d54fe1b4af3d8488",
      "syslanguage" : [ "English" ],
      "itemid" : "6259545264e3265f7c90b30b",
      "transactionid" : 870537,
      "title" : "How do I configure multiple instances of ISP ACT server? ",
      "products" : [ "IV006", "Mali-C71AE" ],
      "date" : 1650021527000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005051:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650021527567305777,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6157,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650021496347,
      "syssize" : 6157,
      "sysdate" : 1650021527000,
      "haslayout" : "1",
      "topparent" : "5233942",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5233942,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera", "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650021527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005051/1-0/?lang=en",
      "modified" : 1650021458000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650021527567305777,
      "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure multiple instances of ISP ACT server?",
    "Uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "Excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "FirstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ..."
  }, {
    "title" : "Arm RAN Acceleration Library Release Note",
    "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "excerpt" : "Copyright  2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright  2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Release Note",
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "clickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "firstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Release Note ",
        "document_number" : "107561",
        "document_version" : "22-04",
        "content_type" : "Release Note",
        "systopparent" : "5242327",
        "sysurihash" : "jk5U7uqEPe9b2NxA",
        "urihash" : "jk5U7uqEPe9b2NxA",
        "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "systransactionid" : 919663,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1651104000000,
        "topparentid" : 5242327,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651149076000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657898864000,
        "permanentid" : "48062da30d4faf330e0175508f312aca3d5aea7802217d4f225d2544636c",
        "syslanguage" : [ "English" ],
        "itemid" : "626a89147e121f01fd22e322",
        "transactionid" : 919663,
        "title" : "Arm RAN Acceleration Library Release Note ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1657898864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "5G", "AArch64", "Networking" ],
        "document_id" : "107561:22-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657898864333593838,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657898858794,
        "syssize" : 180,
        "sysdate" : 1657898864000,
        "haslayout" : "1",
        "topparent" : "5242327",
        "label_version" : "22.04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242327,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657898864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107561/22-04/?lang=en",
        "modified" : 1651149076000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1657898864333593838,
        "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Release Note",
      "Uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "Excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "FirstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm RAN Acceleration Library Release Note ",
      "document_number" : "107561",
      "document_version" : "22-04",
      "content_type" : "Release Note",
      "systopparent" : "5242327",
      "sysauthor" : "Arm",
      "sysurihash" : "IOKTgFOgG0meVUS",
      "urihash" : "IOKTgFOgG0meVUS",
      "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "systransactionid" : 877822,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651104000000,
      "topparentid" : 5242327,
      "numberofpages" : 12,
      "sysconcepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 5242327,
      "parentitem" : "626a89147e121f01fd22e322",
      "concepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "documenttype" : "pdf",
      "isattachment" : "5242327",
      "sysindexeddate" : 1651149131000,
      "permanentid" : "1fd88e4ced088b727ae4a1d898e2a35fd672f009f1c1c9bf807c37fdb1f6",
      "syslanguage" : [ "English" ],
      "itemid" : "626a89147e121f01fd22e324",
      "transactionid" : 877822,
      "title" : "Arm RAN Acceleration Library Release Note ",
      "subject" : "Release Notes",
      "date" : 1651149131000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107561:22-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651149131301741232,
      "sysisattachment" : "5242327",
      "navigationhierarchiescontenttype" : "Release Note",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 5242327,
      "size" : 293574,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651149086576,
      "syssubject" : "Release Notes",
      "syssize" : 293574,
      "sysdate" : 1651149131000,
      "topparent" : "5242327",
      "author" : "Arm",
      "label_version" : "22.04",
      "systopparentid" : 5242327,
      "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
      "wordcount" : 618,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651149131000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651149131301741232,
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm RAN Acceleration Library Release Note",
    "Uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "Excerpt" : "Copyright  2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright  2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ..."
  }, {
    "title" : "Get started with Performance Advisor",
    "uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "excerpt" : "1.1 ... and regulations to assure that this document or any portion thereof is not exported, ... All rights reserved. ... Copyright  2022 Arm Limited (or its aliates). ... Product Status",
    "firstSentences" : "Get started with Performance Advisor 1.1 Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102478_0101_00_en Get started with Performance Advisor Get ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Get started with Performance Advisor",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Get started with Performance Advisor ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "Oyc83jPW5iwDSbA",
        "urihash" : "Oyc83jPW5iwDSbA",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c825",
        "transactionid" : 910105,
        "title" : "Get started with Performance Advisor ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608779260039,
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "size" : 4361,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 4361,
        "sysdate" : 1656424608000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608779260039,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Get started with Performance Advisor",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
    },
    "childResults" : [ {
      "title" : "Generate a performance report",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "excerpt" : "Generate a performance report Do the following: In a terminal, navigate to the location of your ... This file is usually a Streamline .apc directory but can also be a .zip file that has been ...",
      "firstSentences" : "Generate a performance report Do the following: In a terminal, navigate to the location of your Streamline capture file. This file is usually a Streamline .apc directory but can also be a .zip ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbA",
          "urihash" : "Oyc83jPW5iwDSbA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generate a performance report ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "7FH2xkIbboe4ocg",
        "urihash" : "7FH2xkIbboe4ocg",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "report ; captures ; apc ; command ; screenshots ; game ; professional edition ; Mobile Studio ; command-line entry ; user guide ; system-wide ; Double-click ; SlowFrames ; MyGameProfile ; build-name ; application-name",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "report ; captures ; apc ; command ; screenshots ; game ; professional edition ; Mobile Studio ; command-line entry ; user guide ; system-wide ; Double-click ; SlowFrames ; MyGameProfile ; build-name ; application-name",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "d900c612244dd3e94ccec4cea02c38862e1ab7af1f4fd35566dd0b394264",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c82a",
        "transactionid" : 910105,
        "title" : "Generate a performance report ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608034366796,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 1948,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 1948,
        "sysdate" : 1656424608000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Generate-a-performance-report?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608034366796,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
        "syscollection" : "default"
      },
      "Title" : "Generate a performance report",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Generate-a-performance-report?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Generate-a-performance-report",
      "Excerpt" : "Generate a performance report Do the following: In a terminal, navigate to the location of your ... This file is usually a Streamline .apc directory but can also be a .zip file that has been ...",
      "FirstSentences" : "Generate a performance report Do the following: In a terminal, navigate to the location of your Streamline capture file. This file is usually a Streamline .apc directory but can also be a .zip ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Overview",
      "excerpt" : "Overview To get quick analytics on how your Android application performs on your target device, use ... This tutorial describes how to: Run the Python script lwi_me.py to set up the device ...",
      "firstSentences" : "Overview To get quick analytics on how your Android application performs on your target device, use Performance Advisor to turn a Streamline capture into an easy-to-read performance summary. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbA",
          "urihash" : "Oyc83jPW5iwDSbA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "6CsMzMETFDMZAVVN",
        "urihash" : "6CsMzMETFDMZAVVN",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "Performance Advisor ; script lwi ; py ; format ; capture ; Android ; frame data ; layer library ; relevant OpenGL ; command-line documentation ; Professional edition",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "Performance Advisor ; script lwi ; py ; format ; capture ; Android ; frame data ; layer library ; relevant OpenGL ; command-line documentation ; Professional edition",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424608000,
        "permanentid" : "c71bc097a7769f24700177d5c791c7a145ea471592bc230ae6feafa69350",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c827",
        "transactionid" : 910105,
        "title" : "Overview ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424608000890232,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 1129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 1129,
        "sysdate" : 1656424607000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Overview?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424608000890232,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Overview",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Overview",
      "Excerpt" : "Overview To get quick analytics on how your Android application performs on your target device, use ... This tutorial describes how to: Run the Python script lwi_me.py to set up the device ...",
      "FirstSentences" : "Overview To get quick analytics on how your Android application performs on your target device, use Performance Advisor to turn a Streamline capture into an easy-to-read performance summary. This ..."
    }, {
      "title" : "Command-line options",
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "printableUri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "clickUri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "excerpt" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line ... Refer to the following topics in the Performance Advisor user guide for full ...",
      "firstSentences" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line options to control how they run. Refer to the following topics in the Performance ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Get started with Performance Advisor",
        "uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Get started with Performance Advisor ",
          "document_number" : "102478",
          "document_version" : "0101",
          "content_type" : "Getting Started Guide",
          "systopparent" : "5292621",
          "sysurihash" : "Oyc83jPW5iwDSbA",
          "urihash" : "Oyc83jPW5iwDSbA",
          "sysuri" : "https://developer.arm.com/documentation/102478/0101/en",
          "systransactionid" : 910105,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656288000000,
          "topparentid" : 5292621,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424548000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424608000,
          "permanentid" : "f175467469a69ac6c3b175c9797afff5300c5d52fc2820bd5982e7f2f8c2",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb0864b334256d9ea8c825",
          "transactionid" : 910105,
          "title" : "Get started with Performance Advisor ",
          "products" : [ "Streamline for Android", "Performance Advisor" ],
          "date" : 1656424608000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
          "document_id" : "102478:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424608779260039,
          "navigationhierarchiescontenttype" : "Getting Started Guide",
          "size" : 4361,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424580412,
          "syssize" : 4361,
          "sysdate" : 1656424608000,
          "haslayout" : "1",
          "topparent" : "5292621",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292621,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424608000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102478/0101/?lang=en",
          "modified" : 1656424548000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424608779260039,
          "uri" : "https://developer.arm.com/documentation/102478/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Get started with Performance Advisor",
        "Uri" : "https://developer.arm.com/documentation/102478/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/102478/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Get started with Performance Advisor 1.1 Release information Issue Date Confidentiality Change 0101-00 27 June 2022 Non-Confidential LWI directory update This document is protected by copyright ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Command-line options ",
        "document_number" : "102478",
        "document_version" : "0101",
        "content_type" : "Getting Started Guide",
        "systopparent" : "5292621",
        "sysurihash" : "RzrYnqGcuNhQ2GF7",
        "urihash" : "RzrYnqGcuNhQ2GF7",
        "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
        "systransactionid" : 910105,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656288000000,
        "topparentid" : 5292621,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424548000,
        "sysconcepts" : "command-line options ; py ; lwi ; Advisor user ; command",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
        "attachmentparentid" : 5292621,
        "parentitem" : "62bb0864b334256d9ea8c825",
        "concepts" : "command-line options ; py ; lwi ; Advisor user ; command",
        "documenttype" : "html",
        "isattachment" : "5292621",
        "sysindexeddate" : 1656424607000,
        "permanentid" : "5b38e9ecba286e07f1b0e90c69aa4bfcc101f6e49a648fc51b809eea0dae",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb0864b334256d9ea8c82c",
        "transactionid" : 910105,
        "title" : "Command-line options ",
        "products" : [ "Streamline for Android", "Performance Advisor" ],
        "date" : 1656424607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "Performance", "Application software", "OpenGL ES", "Optimization", "Profiling", "Vulkan" ],
        "document_id" : "102478:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424607869903889,
        "sysisattachment" : "5292621",
        "navigationhierarchiescontenttype" : "Getting Started Guide",
        "sysattachmentparentid" : 5292621,
        "size" : 554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424580412,
        "syssize" : 554,
        "sysdate" : 1656424607000,
        "haslayout" : "1",
        "topparent" : "5292621",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292621,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102478/0101/Command-line-options?lang=en",
        "modified" : 1656424548000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424607869903889,
        "uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
        "syscollection" : "default"
      },
      "Title" : "Command-line options",
      "Uri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "ClickUri" : "https://developer.arm.com/documentation/102478/0101/Command-line-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/Command-line-options",
      "Excerpt" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line ... Refer to the following topics in the Performance Advisor user guide for full ...",
      "FirstSentences" : "Command-line options The connection script lwi_me.py and the pa command both accept a range of command-line options to control how they run. Refer to the following topics in the Performance ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Get started with Performance Advisor ",
      "document_number" : "102478",
      "document_version" : "0101",
      "content_type" : "Getting Started Guide",
      "systopparent" : "5292621",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "TyViN2Zse8THxVg",
      "urihash" : "TyViN2Zse8THxVg",
      "sysuri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
      "keywords" : "4048058, Streamline Performance Analyzer, Streamline for Android",
      "systransactionid" : 910105,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656288000000,
      "topparentid" : 5292621,
      "numberofpages" : 15,
      "sysconcepts" : "lwi ; documentation ; Performance Advisor ; capture file ; professional edition ; arm ; script ; Android Studio ; user guide ; terminal window ; frame data ; JSON format ; party patents ; screenshots ; Temporarily ; report",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|5eec7241e24a5e02d07b270f" ],
      "attachmentparentid" : 5292621,
      "parentitem" : "62bb0864b334256d9ea8c825",
      "concepts" : "lwi ; documentation ; Performance Advisor ; capture file ; professional edition ; arm ; script ; Android Studio ; user guide ; terminal window ; frame data ; JSON format ; party patents ; screenshots ; Temporarily ; report",
      "documenttype" : "pdf",
      "isattachment" : "5292621",
      "sysindexeddate" : 1656424608000,
      "permanentid" : "3e69e41d26af44cc2dbf7bcfc2cb9bf697131a8a51e67f646a18939187c6",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb0864b334256d9ea8c82e",
      "transactionid" : 910105,
      "title" : "Get started with Performance Advisor ",
      "subject" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "date" : 1656424608000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102478:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656424608609570363,
      "sysisattachment" : "5292621",
      "navigationhierarchiescontenttype" : "Getting Started Guide",
      "sysattachmentparentid" : 5292621,
      "size" : 1175848,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656424582983,
      "syssubject" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "syssize" : 1175848,
      "sysdate" : 1656424608000,
      "topparent" : "5292621",
      "author" : "Arm Ltd.",
      "label_version" : "1.1",
      "systopparentid" : 5292621,
      "content_description" : "This tutorial describes how to generate a performance summary with Performance Advisor.",
      "wordcount" : 619,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Performance Advisor", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656424608000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656424608609570363,
      "uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Get started with Performance Advisor",
    "Uri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb0864b334256d9ea8c82e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102478/0101/en/pdf/get_started_with_performance_advisor_tutorial_102478_0101_00_en.pdf",
    "Excerpt" : "1.1 ... and regulations to assure that this document or any portion thereof is not exported, ... All rights reserved. ... Copyright  2022 Arm Limited (or its aliates). ... Product Status",
    "FirstSentences" : "Get started with Performance Advisor 1.1 Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102478_0101_00_en Get started with Performance Advisor Get ..."
  }, {
    "title" : "Mali-G78 performance counter reference",
    "uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "excerpt" : "Document ID: 102626_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Mali-G78 Performance Counters 1.0 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102626_0100_en Mali-G78 Performance Counters Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G78 performance counter reference",
      "uri" : "https://developer.arm.com/documentation/102626/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102626/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en",
      "excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "firstSentences" : "Mali-G78 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G78 GPU, which is part of the Valhall ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G78 performance counter reference ",
        "document_number" : "102626",
        "document_version" : "0100",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "4857910",
        "sysurihash" : "8l8ovqf4QQyEWxK",
        "urihash" : "8l8ovqf4QQyEWxK",
        "sysuri" : "https://developer.arm.com/documentation/102626/0100/en",
        "systransactionid" : 920922,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645056000000,
        "topparentid" : 4857910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645097978000,
        "sysconcepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; optimizations ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; counters ; workloads ; expressions ; rendering ; template ; G78 ; Valhall Job Manager ; external memory ; fragment queue",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24" ],
        "concepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; optimizations ; memory system ; MaliCoreLoadStoreCyclesPartialReadCycles ; counters ; workloads ; expressions ; rendering ; template ; G78 ; Valhall Job Manager ; external memory ; fragment queue",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658180561000,
        "permanentid" : "b8ef6dfe0ca505184208d0a47ac17efb66a727ffa3eab98c2c33cf9a4892",
        "syslanguage" : [ "English" ],
        "itemid" : "620e33fa9ae8726b321114ae",
        "transactionid" : 920922,
        "title" : "Mali-G78 performance counter reference ",
        "products" : [ "Mali-G78 GPU" ],
        "date" : 1658180561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102626:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658180561377103771,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 61694,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658180536402,
        "syssize" : 61694,
        "sysdate" : 1658180561000,
        "haslayout" : "1",
        "topparent" : "4857910",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857910,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
        "wordcount" : 1213,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658180561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102626/0100/?lang=en",
        "modified" : 1645695033000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658180561377103771,
        "uri" : "https://developer.arm.com/documentation/102626/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G78 performance counter reference",
      "Uri" : "https://developer.arm.com/documentation/102626/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102626/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102626/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en",
      "Excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "FirstSentences" : "Mali-G78 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G78 GPU, which is part of the Valhall ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G78 performance counter reference ",
      "document_number" : "102626",
      "document_version" : "0100",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "4857910",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "GSLGCN9gOmxMi5N",
      "urihash" : "GSLGCN9gOmxMi5N",
      "sysuri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
      "keywords" : "Mali-G78 GPU",
      "systransactionid" : 877790,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1645056000000,
      "topparentid" : 4857910,
      "numberofpages" : 43,
      "sysconcepts" : "GPU ; counters ; workloads ; optimization opportunities ; non-fragment ; shader cores ; utilization ; memory system ; optimizations ; counter increments ; data paths ; CPU ; functional units ; arm ; Job Manager ; bound applications",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24" ],
      "attachmentparentid" : 4857910,
      "parentitem" : "620e33fa9ae8726b321114ae",
      "concepts" : "GPU ; counters ; workloads ; optimization opportunities ; non-fragment ; shader cores ; utilization ; memory system ; optimizations ; counter increments ; data paths ; CPU ; functional units ; arm ; Job Manager ; bound applications",
      "documenttype" : "pdf",
      "isattachment" : "4857910",
      "sysindexeddate" : 1651143230000,
      "permanentid" : "b1c79d28d22c39929cbb16966f42fce1ef6e8a45ec28701170a4c75f6ae7",
      "syslanguage" : [ "English" ],
      "itemid" : "620e33fb9ae8726b321114ca",
      "transactionid" : 877790,
      "title" : "Mali-G78 performance counter reference ",
      "subject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "date" : 1651143230000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102626:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651143230139873609,
      "sysisattachment" : "4857910",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 4857910,
      "size" : 391381,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651143223481,
      "syssubject" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "syssize" : 391381,
      "sysdate" : 1651143230000,
      "topparent" : "4857910",
      "author" : "Arm Ltd.",
      "label_version" : "0100",
      "systopparentid" : 4857910,
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G78 GPU. This GPU is part of the Mali Valhall architecture family.",
      "wordcount" : 1528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651143230000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651143230139873609,
      "uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Mali-G78 performance counter reference",
    "Uri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114ca",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102626/0100/en/pdf/mali-g78_performance_counters_reference_guide_102626_0100_en.pdf",
    "Excerpt" : "Document ID: 102626_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Mali-G78 Performance Counters 1.0 Reference Guide Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 102626_0100_en Mali-G78 Performance Counters Reference ..."
  }, {
    "title" : "Arm Mobile Studio tools fail with a license error",
    "uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "clickUri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "excerpt" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile ... The possible causes for this are described here. ... If you are unsure, unset this variable.",
    "firstSentences" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile Studio tools will fail with a licensing error. The possible causes for this are described here. Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mobile Studio FAQs",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mobile Studio FAQs ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "6QsWi5Y0VpqJnCa",
        "urihash" : "6QsWi5Y0VpqJnCa",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1656424343000,
        "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb6624988",
        "transactionid" : 910102,
        "title" : "Arm Mobile Studio FAQs ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424343000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424343891176547,
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "size" : 4297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 4297,
        "sysdate" : 1656424343000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424343000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424343891176547,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio FAQs",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "Blank sections in Performance Advisor FPS chart",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "excerpt" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, ... Figure 1. FPS summary chart showing blank sections Condition Affected releases: All.",
      "firstSentences" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, some sections of the FPS chart are shown in white, instead of showing a color to indicate the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCa",
          "urihash" : "6QsWi5Y0VpqJnCa",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Blank sections in Performance Advisor FPS chart ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "HpkYgZQtqeEWHM8Q",
        "urihash" : "HpkYgZQtqeEWHM8Q",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "Performance Advisor ; chart ; cause ; report ; scheduling ; main-thread option ; Mobile Studio ; workload boundaries ; Frame markers ; Unknown regions ; Affected releases ; type of boundness ; u2018unknown ; vertex-bound ; fragment-bound",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "Performance Advisor ; chart ; cause ; report ; scheduling ; main-thread option ; Mobile Studio ; workload boundaries ; Frame markers ; Unknown regions ; Affected releases ; type of boundness ; u2018unknown ; vertex-bound ; fragment-bound",
        "documenttype" : "html",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424346000,
        "permanentid" : "6f81130a43a67bf3ce2e53d39c552f59e2e7bbddc529ea7d7ae285f93150",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb6624990",
        "transactionid" : 910102,
        "title" : "Blank sections in Performance Advisor FPS chart ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424346000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424346936262382,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 1253,
        "sysdate" : 1656424346000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424346000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424346936262382,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
        "syscollection" : "default"
      },
      "Title" : "Blank sections in Performance Advisor FPS chart",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Blank-sections-in-Performance-Advisor-FPS-chart?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Blank-sections-in-Performance-Advisor-FPS-chart",
      "Excerpt" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, ... Figure 1. FPS summary chart showing blank sections Condition Affected releases: All.",
      "FirstSentences" : "Blank sections in Performance Advisor FPS chart When generating a report with Performance Advisor, some sections of the FPS chart are shown in white, instead of showing a color to indicate the ..."
    }, {
      "title" : "Cannot import Performance Advisor JSON into ELK",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "clickUri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "excerpt" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance ... Condition Affected releases: 2020.1 Cause Elasticsearch does not process JSON files that ...",
      "firstSentences" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance Advisor has generated into an Elasticsearch database, the import fails. Condition Affected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCa",
          "urihash" : "6QsWi5Y0VpqJnCa",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cannot import Performance Advisor JSON into ELK ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysurihash" : "iBtJAx5F6CANkc",
        "urihash" : "iBtJAx5F6CANkc",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656424294000,
        "sysconcepts" : "JSON files ; Cause Elasticsearch ; Performance Advisor ; newlines ; import ; id ; u2019t ; Alternatively ; python3 prepare-json-for-elastic-search ; acceptable format ; Python script ; Workaround Download ; Arm Mobile Studio ; Affected releases ; Content-Type",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "JSON files ; Cause Elasticsearch ; Performance Advisor ; newlines ; import ; id ; u2019t ; Alternatively ; python3 prepare-json-for-elastic-search ; acceptable format ; Python script ; Workaround Download ; Arm Mobile Studio ; Affected releases ; Content-Type",
        "documenttype" : "html",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424345000,
        "permanentid" : "362a2d1849404d51980fb700e181ecb439ad9aaa0a5daf54dca7ebcbba46",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076631ea212bb662498c",
        "transactionid" : 910102,
        "title" : "Cannot import Performance Advisor JSON into ELK ",
        "products" : [ "Arm Mobile Studio" ],
        "date" : 1656424345000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424345876200119,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1781,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424309397,
        "syssize" : 1781,
        "sysdate" : 1656424345000,
        "haslayout" : "1",
        "topparent" : "5292588",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "document_revision" : "0102-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424345000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
        "modified" : 1656424294000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424345876200119,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
        "syscollection" : "default"
      },
      "Title" : "Cannot import Performance Advisor JSON into ELK",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Cannot-import-Performance-Advisor-JSON-into-ELK?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Cannot-import-Performance-Advisor-JSON-into-ELK",
      "Excerpt" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance ... Condition Affected releases: 2020.1 Cause Elasticsearch does not process JSON files that ...",
      "FirstSentences" : "Cannot import Performance Advisor JSON into ELK When trying to import JSON reports that Performance Advisor has generated into an Elasticsearch database, the import fails. Condition Affected ..."
    }, {
      "title" : "Arm Mobile Studio FAQs",
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "excerpt" : "Document ID: 102718_0102_00_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "firstSentences" : "Arm Mobile Studio 1.2 FAQs Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102718_0102_00_en Arm Mobile Studio FAQs Arm Mobile Studio FAQs Copyright  ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Mobile Studio FAQs",
        "uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Mobile Studio FAQs ",
          "document_number" : "102718",
          "document_version" : "0102",
          "content_type" : "Frequently Asked Questions",
          "systopparent" : "5292588",
          "sysurihash" : "6QsWi5Y0VpqJnCa",
          "urihash" : "6QsWi5Y0VpqJnCa",
          "sysuri" : "https://developer.arm.com/documentation/102718/0102/en",
          "systransactionid" : 910102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656424294000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1656424343000,
          "permanentid" : "41f71b81f268f399602d43e7de8c932ac5111bae7f204307b9764d8ff02a",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb076631ea212bb6624988",
          "transactionid" : 910102,
          "title" : "Arm Mobile Studio FAQs ",
          "products" : [ "Arm Mobile Studio" ],
          "date" : 1656424343000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102718:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1656424343891176547,
          "navigationhierarchiescontenttype" : "Frequently Asked Questions",
          "size" : 4297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656424309397,
          "syssize" : 4297,
          "sysdate" : 1656424343000,
          "haslayout" : "1",
          "topparent" : "5292588",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292588,
          "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
          "document_revision" : "0102-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656424343000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102718/0102/?lang=en",
          "modified" : 1656424294000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1656424343891176547,
          "uri" : "https://developer.arm.com/documentation/102718/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Mobile Studio FAQs",
        "Uri" : "https://developer.arm.com/documentation/102718/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/102718/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Mobile Studio FAQs 1.2 Release information Issue Date Confidentiality Change 0102-00 28 June 2022 Non-Confidential LWI directory update This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mobile Studio FAQs ",
        "document_number" : "102718",
        "document_version" : "0102",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5292588",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "l0qsDIoTQbPKqf7A",
        "urihash" : "l0qsDIoTQbPKqf7A",
        "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
        "keywords" : "a44ead2, Arm Mobile Studio",
        "systransactionid" : 910102,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292588,
        "numberofpages" : 41,
        "sysconcepts" : "applications ; Performance Advisor ; py script ; Arm Mobile Studio ; android ; Related information ; Offline Compiler ; lwi ; Mobile Studio ; environment variables ; JSON files ; adb command ; Elasticsearch ; Starter Edition ; third party ; licensing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
        "attachmentparentid" : 5292588,
        "parentitem" : "62bb076631ea212bb6624988",
        "concepts" : "applications ; Performance Advisor ; py script ; Arm Mobile Studio ; android ; Related information ; Offline Compiler ; lwi ; Mobile Studio ; environment variables ; JSON files ; adb command ; Elasticsearch ; Starter Edition ; third party ; licensing",
        "documenttype" : "pdf",
        "isattachment" : "5292588",
        "sysindexeddate" : 1656424345000,
        "permanentid" : "13e79b16c7943dbbdb5769bd2fe137adb294bb4e27cf85c30a78d889c585",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb076731ea212bb66249ab",
        "transactionid" : 910102,
        "title" : "Arm Mobile Studio FAQs ",
        "subject" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "date" : 1656424345000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102718:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656424345342135378,
        "sysisattachment" : "5292588",
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "sysattachmentparentid" : 5292588,
        "size" : 1091329,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656424311998,
        "syssubject" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "syssize" : 1091329,
        "sysdate" : 1656424345000,
        "topparent" : "5292588",
        "author" : "Arm Ltd.",
        "label_version" : "1.2",
        "systopparentid" : 5292588,
        "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
        "wordcount" : 1142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656424345000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656424345342135378,
        "uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Mobile Studio FAQs",
      "Uri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62bb076731ea212bb66249ab",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/pdf/arm_mobile_studio_faqs_102718_0102_00_en.pdf",
      "Excerpt" : "Document ID: 102718_0102_00_en ... English version of the Agreement shall prevail. ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
      "FirstSentences" : "Arm Mobile Studio 1.2 FAQs Non-Condential Copyright  2022 Arm Limited (or its aliates). All rights reserved. Issue 00 102718_0102_00_en Arm Mobile Studio FAQs Arm Mobile Studio FAQs Copyright  ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Mobile Studio tools fail with a license error ",
      "document_number" : "102718",
      "document_version" : "0102",
      "content_type" : "Frequently Asked Questions",
      "systopparent" : "5292588",
      "sysurihash" : "Dde3iqfI91Vw4uXR",
      "urihash" : "Dde3iqfI91Vw4uXR",
      "sysuri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
      "systransactionid" : 910102,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656424294000,
      "sysconcepts" : "Mobile Studio ; environment variables ; Starter Edition ; licensing ; build ; Solution Check ; take precedence ; automatically detected ; misconfiguration ; configuration",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c" ],
      "attachmentparentid" : 5292588,
      "parentitem" : "62bb076631ea212bb6624988",
      "concepts" : "Mobile Studio ; environment variables ; Starter Edition ; licensing ; build ; Solution Check ; take precedence ; automatically detected ; misconfiguration ; configuration",
      "documenttype" : "html",
      "isattachment" : "5292588",
      "sysindexeddate" : 1656424347000,
      "permanentid" : "04559f9759158478caef87143c99a84012dd04a66c105e204adbdc8aa848",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb076631ea212bb662498b",
      "transactionid" : 910102,
      "title" : "Arm Mobile Studio tools fail with a license error ",
      "products" : [ "Arm Mobile Studio" ],
      "date" : 1656424346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102718:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656424346985790725,
      "sysisattachment" : "5292588",
      "navigationhierarchiescontenttype" : "Frequently Asked Questions",
      "sysattachmentparentid" : 5292588,
      "size" : 2028,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656424309397,
      "syssize" : 2028,
      "sysdate" : 1656424346000,
      "haslayout" : "1",
      "topparent" : "5292588",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292588,
      "content_description" : "FAQs and troubleshooting advice for Arm Mobile Studio",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio" ],
      "document_revision" : "0102-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656424347000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
      "modified" : 1656424294000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656424346985790725,
      "uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
      "syscollection" : "default"
    },
    "Title" : "Arm Mobile Studio tools fail with a license error",
    "Uri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "PrintableUri" : "https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "ClickUri" : "https://developer.arm.com/documentation/102718/0102/Arm-Mobile-Studio-tools-fail-with-a-license-error?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102718/0102/en/Arm-Mobile-Studio-tools-fail-with-a-license-error",
    "Excerpt" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile ... The possible causes for this are described here. ... If you are unsure, unset this variable.",
    "FirstSentences" : "Arm Mobile Studio tools fail with a license error If licensing is not set correctly, Arm Mobile Studio tools will fail with a licensing error. The possible causes for this are described here. Arm ..."
  }, {
    "title" : "Arm Log4j security response",
    "uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004940/1-0/en",
    "excerpt" : "Note: Arm Development Studio is a separate product from DS-5 and therefore requires a ... Unaffected: All other versions. ... The analytics feature is permanently disabled server-side in Arm.",
    "firstSentences" : "Article ID: KA004940 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Arm Compiler 5, Arm Compiler 6, Arm Compiler for Linux, Arm Development Studio, Arm Forge, Arm Log4j ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Log4j security response ",
      "document_number" : "ka004940",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4899568",
      "sysurihash" : "5OOd8bOKSZH5TMsY",
      "urihash" : "5OOd8bOKSZH5TMsY",
      "sysuri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
      "systransactionid" : 910095,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656421246000,
      "topparentid" : 4899568,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656421326000,
      "sysconcepts" : "analytics feature ; residual risk ; disabled server-side ; Development Studio ; environment variable ; data collection ; vulnerabilities ; Log4j ; FlexNet Publisher ; Viz Unaffected ; Graphics Analyzer ; Arm-based devices ; programming languages ; Java runtimes",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c", "5fbba11bcd74e712c4497246|5eec7240e24a5e02d07b270c", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d5e24a5e02d07b273f", "5eec70d4e24a5e02d07b26b4|5eec70d5e24a5e02d07b26b8|5eec715ee24a5e02d07b26c6", "5fbba124cd74e712c4497249|5eec715ee24a5e02d07b26c6", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5eec70d4e24a5e02d07b26b5|5eec70d4e24a5e02d07b26b6", "5eec70d4e24a5e02d07b26b5|5eec70d4e24a5e02d07b26b6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c" ],
      "concepts" : "analytics feature ; residual risk ; disabled server-side ; Development Studio ; environment variable ; data collection ; vulnerabilities ; Log4j ; FlexNet Publisher ; Viz Unaffected ; Graphics Analyzer ; Arm-based devices ; programming languages ; Java runtimes",
      "documenttype" : "html",
      "sysindexeddate" : 1656421371000,
      "permanentid" : "b0fa9fb185071e7576906720d8973ae854267fa4723b58a5597b9eb54166",
      "syslanguage" : [ "English" ],
      "itemid" : "62bafbceb334256d9ea8c7eb",
      "transactionid" : 910095,
      "title" : "Arm Log4j security response ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Linux", "Arm Development Studio", "Arm Forge", "Arm Log4j Vulnerabilities", "Arm Mobile Studio", "BX301A01B", "BX304L01B", "BX304X07X", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "DS-5 Development Studio", "DS000", "DS100", "DS500", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DSAV1", "DSAV1-KD-01004", "DSAV1-KD-01006", "DSAV1-KD-01007", "DSAV1-KD-03003", "DSAV1-KD-03004", "DSAV1-KD-04005", "DSAV1-KD-04006", "DSAV1-KD-04007", "DSHC0", "DSHVE", "EM000", "EM080", "EM081", "EM08M", "EM08S", "EM08V", "EM090", "FM000", "FM000-KT-00008", "FM00A", "FM00B", "FM00CF", "FM00CN", "FM00MF", "FM00SF", "FM00SN", "FM083", "FM084", "FMFM00CRYPT", "Fast Models", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "SD401", "SYSOC", "SYSOC-KS-40001", "Socrates", "TX004X07X", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "XX518", "XX583", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP" ],
      "date" : 1656421371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004940:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656421371107038269,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5774,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656421353398,
      "syssize" : 5774,
      "sysdate" : 1656421371000,
      "haslayout" : "1",
      "topparent" : "4899568",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4899568,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 250,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Arm Security Center|Arm Log4j Vulnerabilities", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Debug Tools|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms", "Tools and Software|Open Source Software|GNU Toolchain", "Compilers|GNU Toolchain", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|IP Configuration Tools|Socrates", "IP Configuration Tools|Socrates", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "Tools and Software", "Tools and Software|IP Configuration Tools", "Tools and Software|IP Configuration Tools|Socrates", "Tools and Software|Open Source Software", "Tools and Software|Open Source Software|GNU Toolchain", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models", "Tools and Software|Simulation Models|Fixed Virtual Platforms", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Arm Security Center", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "21",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656421371000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004940/1-0/?lang=en",
      "modified" : 1656421326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656421371107038269,
      "uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Log4j security response",
    "Uri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004940/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004940/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004940/1-0/en",
    "Excerpt" : "Note: Arm Development Studio is a separate product from DS-5 and therefore requires a ... Unaffected: All other versions. ... The analytics feature is permanently disabled server-side in Arm.",
    "FirstSentences" : "Article ID: KA004940 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Arm Compiler 5, Arm Compiler 6, Arm Compiler for Linux, Arm Development Studio, Arm Forge, Arm Log4j ..."
  }, {
    "title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one?",
    "uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005118/1-0/en",
    "excerpt" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential ... ANSWER Keil confirms at LICENSE: Merge FlexNet License Files (arm.com) that merging ... KBA",
    "firstSentences" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Flex License QUESTION Is it possible to merge a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Is it possible to merge a 1-year limited Flex license with a perpetual one? ",
      "document_number" : "ka005118",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292586",
      "sysurihash" : "4gkp9m2ldJdtEtEw",
      "urihash" : "4gkp9m2ldJdtEtEw",
      "sysuri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
      "systransactionid" : 910092,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656419800000,
      "topparentid" : 5292586,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656419873000,
      "sysconcepts" : "FlexLM ; dat file ; Flex ; expiry ; mind",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3" ],
      "concepts" : "FlexLM ; dat file ; Flex ; expiry ; mind",
      "documenttype" : "html",
      "sysindexeddate" : 1656419902000,
      "permanentid" : "6ccf40ece4b2bb1f0ab376e59b083f472e94a84db36aab68afae093c56c9",
      "syslanguage" : [ "English" ],
      "itemid" : "62baf62131ea212bb6624983",
      "transactionid" : 910092,
      "title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one? ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1656419902000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005118:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656419902408086758,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 784,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656419893958,
      "syssize" : 784,
      "sysdate" : 1656419902000,
      "haslayout" : "1",
      "topparent" : "5292586",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292586,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656419902000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005118/1-0/?lang=en",
      "modified" : 1656419873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656419902408086758,
      "uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it possible to merge a 1-year limited Flex license with a perpetual one?",
    "Uri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005118/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005118/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005118/1-0/en",
    "Excerpt" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential ... ANSWER Keil confirms at LICENSE: Merge FlexNet License Files (arm.com) that merging ... KBA",
    "FirstSentences" : "Article ID: KA005118 Applies To: Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Flex License QUESTION Is it possible to merge a ..."
  }, {
    "title" : "Debug the Linux Application and Kernel",
    "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "excerpt" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE- ... Debug the Hello World Linux application This section explains how to debug a Linux ...",
    "firstSentences" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE-A. Create the Hello World Linux application Create and modify a project for an Arm\\u00AE ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "NS2JHwdxvdHKdAr8",
        "urihash" : "NS2JHwdxvdHKdAr8",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "systransactionid" : 905501,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655722828000,
        "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b717e121f01fd22df75",
        "transactionid" : 905501,
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1655722828000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655722828929600587,
        "navigationhierarchiescontenttype" : "Workbook",
        "size" : 5180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655722787946,
        "syssize" : 5180,
        "sysdate" : 1655722828000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655722828000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/?lang=en",
        "modified" : 1655722776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655722828929600587,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Configure Arm Debugger for the Linux kernel debug project",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "excerpt" : "Click OK. ... The Commands view shows the debug output. ... Next steps Debug the Linux kernel: Pre-MMU stage. Configure Arm Debugger for the Linux kernel debug project",
      "firstSentences" : "Configure Arm Debugger for the Linux kernel debug project Describes how to configure Arm\\u00AE Debugger for the Linux kernel, and begin debugging the kernel using breakpoints. Before you begin You ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configure Arm Debugger for the Linux kernel debug project ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "b5SfI1y8ilAcm6W",
        "urihash" : "b5SfI1y8ilAcm6W",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "Linux kernel ; Arm Debugger ; view ; breakpoints ; target ; entry ; Host Path ; head ; execution ; read init ; setup tasks ; Connection Type ; Procedure Power-up ; workspace ; g59b38c3",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "Linux kernel ; Arm Debugger ; view ; breakpoints ; target ; entry ; Host Path ; head ; execution ; read init ; setup tasks ; Connection Type ; Procedure Power-up ; workspace ; g59b38c3",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071947000,
        "permanentid" : "f07b0d57514675d35630816ccb09f58b7faa55a8f05f7b38b85d52b6efd7",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df93",
        "transactionid" : 877344,
        "title" : "Configure Arm Debugger for the Linux kernel debug project ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071947000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071947081155000,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 2484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881770,
        "syssize" : 2484,
        "sysdate" : 1651071947000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 192,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071947081155000,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
        "syscollection" : "default"
      },
      "Title" : "Configure Arm Debugger for the Linux kernel debug project",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel/Configure-Arm-Debugger-for-the-Linux-kernel-debug-project",
      "Excerpt" : "Click OK. ... The Commands view shows the debug output. ... Next steps Debug the Linux kernel: Pre-MMU stage. Configure Arm Debugger for the Linux kernel debug project",
      "FirstSentences" : "Configure Arm Debugger for the Linux kernel debug project Describes how to configure Arm\\u00AE Debugger for the Linux kernel, and begin debugging the kernel using breakpoints. Before you begin You ..."
    }, {
      "title" : "Store the Cortex-M image on an SD Card",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "excerpt" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start ... Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "firstSentences" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start-up. Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Store the Cortex-M image on an SD Card ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "sJEsUnwcldh9Pa0l",
        "urihash" : "sJEsUnwcldh9Pa0l",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "card ; BIN ; Cortex-M ; boot partition ; start-up ; execution ; u00AE",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "card ; BIN ; Cortex-M ; boot partition ; start-up ; execution ; u00AE",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071946000,
        "permanentid" : "cd84740da3fa1370a3120755050a09e5cfea034c94723c4b4936016b26d6",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df98",
        "transactionid" : 877344,
        "title" : "Store the Cortex-M image on an SD Card ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071946000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071946837924573,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 442,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881755,
        "syssize" : 442,
        "sysdate" : 1651071946000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071946837924573,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
        "syscollection" : "default"
      },
      "Title" : "Store the Cortex-M image on an SD Card",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card",
      "Excerpt" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start ... Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ...",
      "FirstSentences" : "Store the Cortex-M image on an SD Card Store the Cortex\\u00AE-M image on an SD card for execution at start-up. Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf ..."
    }, {
      "title" : "Create a Cortex-M binary image (BIN)",
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "excerpt" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "firstSentences" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "document_number" : "102021",
          "document_version" : "2022-0",
          "content_type" : "Workbook",
          "systopparent" : "5241679",
          "sysurihash" : "NS2JHwdxvdHKdAr8",
          "urihash" : "NS2JHwdxvdHKdAr8",
          "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "systransactionid" : 905501,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5241679,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071857000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; implementations ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1655722828000,
          "permanentid" : "aa38bc78e252b14658adfc77dfc7434eda0531658cccad812bcd86b9e376",
          "syslanguage" : [ "English" ],
          "itemid" : "62695b717e121f01fd22df75",
          "transactionid" : 905501,
          "title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1655722828000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "102021:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655722828929600587,
          "navigationhierarchiescontenttype" : "Workbook",
          "size" : 5180,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655722787946,
          "syssize" : 5180,
          "sysdate" : 1655722828000,
          "haslayout" : "1",
          "topparent" : "5241679",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5241679,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655722828000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102021/2022-0/?lang=en",
          "modified" : 1655722776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655722828929600587,
          "uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Heterogeneous system debug with Arm Development Studio",
        "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Development Studio Heterogeneous system debug with Arm\\u00AE Development Studio Version 2022.0 Release information Issue Date Confidentiality Change 2000-01 3 July 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Create a Cortex-M binary image (BIN) ",
        "document_number" : "102021",
        "document_version" : "2022-0",
        "content_type" : "Workbook",
        "systopparent" : "5241679",
        "sysurihash" : "etT0kAaQOn4UEs4",
        "urihash" : "etT0kAaQOn4UEs4",
        "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
        "systransactionid" : 877344,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5241679,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071857000,
        "sysconcepts" : "Blinky ; Build ; select ; BIN file ; Explorer view ; heterogenous system ; card ; axf ; Post-build ; right-click ; applications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5241679,
        "parentitem" : "62695b717e121f01fd22df75",
        "concepts" : "Blinky ; Build ; select ; BIN file ; Explorer view ; heterogenous system ; card ; axf ; Post-build ; right-click ; applications",
        "documenttype" : "html",
        "isattachment" : "5241679",
        "sysindexeddate" : 1651071946000,
        "permanentid" : "ccabf18207d59425e6615863ae35c0c1b877d184098993fdf90ccf657204",
        "syslanguage" : [ "English" ],
        "itemid" : "62695b737e121f01fd22df99",
        "transactionid" : 877344,
        "title" : "Create a Cortex-M binary image (BIN) ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1651071946000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "102021:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651071946572258665,
        "sysisattachment" : "5241679",
        "navigationhierarchiescontenttype" : "Workbook",
        "sysattachmentparentid" : 5241679,
        "size" : 889,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651071881755,
        "syssize" : 889,
        "sysdate" : 1651071946000,
        "haslayout" : "1",
        "topparent" : "5241679",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5241679,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651071946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
        "modified" : 1651071857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651071946572258665,
        "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
        "syscollection" : "default"
      },
      "Title" : "Create a Cortex-M binary image (BIN)",
      "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Store-the-Cortex-M-image-on-an-SD-Card/Create-a-Cortex-M-binary-image--BIN-",
      "Excerpt" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ...",
      "FirstSentences" : "Create a Cortex-M binary image (BIN) Create a binary image (BIN) with the fromelf utility application. Before you begin Create the Cortex\\u00AE-M project by following the steps in Debug ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debug the Linux Application and Kernel ",
      "document_number" : "102021",
      "document_version" : "2022-0",
      "content_type" : "Workbook",
      "systopparent" : "5241679",
      "sysurihash" : "5O5anSpvhGfxL6o",
      "urihash" : "5O5anSpvhGfxL6o",
      "sysuri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
      "systransactionid" : 877344,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651017600000,
      "topparentid" : 5241679,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651071857000,
      "sysconcepts" : "Linux kernel ; u00AE Debugger ; post-MMU stage ; breakpoints ; single-step ; pre-MMU ; view details ; level symbols ; set watchpoints ; target hardware",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "attachmentparentid" : 5241679,
      "parentitem" : "62695b717e121f01fd22df75",
      "concepts" : "Linux kernel ; u00AE Debugger ; post-MMU stage ; breakpoints ; single-step ; pre-MMU ; view details ; level symbols ; set watchpoints ; target hardware",
      "documenttype" : "html",
      "isattachment" : "5241679",
      "sysindexeddate" : 1651071947000,
      "permanentid" : "b69c8393fed8eae34d261557f919eb85cc08813720106543c50fde75f67d",
      "syslanguage" : [ "English" ],
      "itemid" : "62695b737e121f01fd22df8f",
      "transactionid" : 877344,
      "title" : "Debug the Linux Application and Kernel ",
      "products" : [ "Arm Development Studio" ],
      "date" : 1651071947000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
      "document_id" : "102021:2022-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651071947137072100,
      "sysisattachment" : "5241679",
      "navigationhierarchiescontenttype" : "Workbook",
      "sysattachmentparentid" : 5241679,
      "size" : 1253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651071881770,
      "syssize" : 1253,
      "sysdate" : 1651071947000,
      "haslayout" : "1",
      "topparent" : "5241679",
      "label_version" : "2022.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5241679,
      "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
      "content_description" : "This workbook describes how to set up and debug the NXP i.MX7 SABRE board development board with Arm Development Studio. It takes you through the process of installing a Linux image, and then guides you through a debug session with bare-metal and Linux applications.",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2022.0-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651071947000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
      "modified" : 1651071857000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651071947137072100,
      "uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
      "syscollection" : "default"
    },
    "Title" : "Debug the Linux Application and Kernel",
    "Uri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "PrintableUri" : "https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "ClickUri" : "https://developer.arm.com/documentation/102021/2022-0/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102021/2022-0/en/Debug-applications-on-a-heterogenous-system/Debug-the-Linux-Application-and-Kernel",
    "Excerpt" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE- ... Debug the Hello World Linux application This section explains how to debug a Linux ...",
    "FirstSentences" : "Debug the Linux Application and Kernel Create and debug a Linux Kernel project on Arm\\u00AE Cortex\\u00AE-A. Create the Hello World Linux application Create and modify a project for an Arm\\u00AE ..."
  }, {
    "title" : "Corstone-1000 PSA Level 2 Ready",
    "uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "excerpt" : "Date ... Description ... The Corstone-1000 is evaluated while implemented on an Field-Programmable Gate Array ... The purpose of this evaluation was to verify if the Target of Evaluation (TOE) ...",
    "firstSentences" : "Corstone-1000 PSA Level 2 Ready Prepared for Classification Project number Document ID Document type Document version EAN Date Arm Public 20200272 20200272-D1 Evaluation Technical Report 1.1 N/A",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Corstone-1000 PSA Level 2 Ready",
      "uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "firstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Corstone-1000 PSA Level 2 Ready ",
        "document_number" : "107636",
        "document_version" : "0101",
        "content_type" : "Report",
        "systopparent" : "5294745",
        "sysurihash" : "sk1VDgJf1MJZENSU",
        "urihash" : "sk1VDgJf1MJZENSU",
        "sysuri" : "https://developer.arm.com/documentation/107636/0101/en",
        "systransactionid" : 910570,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1646179200000,
        "topparentid" : 5294745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656516583000,
        "sysconcepts" : "PSA ; Corstone",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "concepts" : "PSA ; Corstone",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656521073000,
        "permanentid" : "1d88c2c440ee8c4a039dce50714d04ab096d7fcee2ab07dcf425443ce727",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc6fe731ea212bb66256b5",
        "transactionid" : 910570,
        "title" : "Corstone-1000 PSA Level 2 Ready ",
        "products" : [ "Corstone-1000" ],
        "date" : 1656521073000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security", "Platform Security Architecture (PSA)", "Arm Total Solutions for IoT", "IoT" ],
        "document_id" : "107636:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656521073301537098,
        "navigationhierarchiescontenttype" : "Report",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656521014031,
        "syssize" : 157,
        "sysdate" : 1656521073000,
        "haslayout" : "1",
        "topparent" : "5294745",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294745,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656521073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107636/0101/?lang=en",
        "modified" : 1656520991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656521073301537098,
        "uri" : "https://developer.arm.com/documentation/107636/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Corstone-1000 PSA Level 2 Ready",
      "Uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "Excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "FirstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT"
    },
    "childResults" : [ {
      "title" : "Corstone-1000 PSA Level 2 Ready",
      "uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "firstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Corstone-1000 PSA Level 2 Ready ",
        "document_number" : "107636",
        "document_version" : "0101",
        "content_type" : "Report",
        "systopparent" : "5294745",
        "sysurihash" : "sk1VDgJf1MJZENSU",
        "urihash" : "sk1VDgJf1MJZENSU",
        "sysuri" : "https://developer.arm.com/documentation/107636/0101/en",
        "systransactionid" : 910570,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1646179200000,
        "topparentid" : 5294745,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656516583000,
        "sysconcepts" : "PSA ; Corstone",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "concepts" : "PSA ; Corstone",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656521073000,
        "permanentid" : "1d88c2c440ee8c4a039dce50714d04ab096d7fcee2ab07dcf425443ce727",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc6fe731ea212bb66256b5",
        "transactionid" : 910570,
        "title" : "Corstone-1000 PSA Level 2 Ready ",
        "products" : [ "Corstone-1000" ],
        "date" : 1656521073000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security", "Platform Security Architecture (PSA)", "Arm Total Solutions for IoT", "IoT" ],
        "document_id" : "107636:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1656521073301537098,
        "navigationhierarchiescontenttype" : "Report",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656521014031,
        "syssize" : 157,
        "sysdate" : 1656521073000,
        "haslayout" : "1",
        "topparent" : "5294745",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294745,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656521073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107636/0101/?lang=en",
        "modified" : 1656520991000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656521073301537098,
        "uri" : "https://developer.arm.com/documentation/107636/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Corstone-1000 PSA Level 2 Ready",
      "Uri" : "https://developer.arm.com/documentation/107636/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/107636/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en",
      "Excerpt" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT",
      "FirstSentences" : "Corstone-1000 PSA Level 2 Ready This document is only available in a PDF version. Click Download to view. Corstone-1000 PSA Level 2 Ready Corstone-1000SoCIoT"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Corstone-1000 PSA Level 2 Ready ",
      "document_number" : "107636",
      "document_version" : "0101",
      "content_type" : "Report",
      "systopparent" : "5294745",
      "sysauthor" : "Riscure (nils)",
      "sysurihash" : "7Paucgh2VWrHuGC",
      "urihash" : "7Paucgh2VWrHuGC",
      "sysuri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
      "systransactionid" : 910570,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646179200000,
      "topparentid" : 5294745,
      "numberofpages" : 51,
      "sysconcepts" : "TOE ; D1 Corstone ; peripherals ; ETR v1 ; PSA L2R ; configuration ; documentation ; security functions ; potential vulnerabilities ; security evaluations ; Riscure ; report ; laboratories ; vulnerability analysis ; Certified Attack ; certification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
      "attachmentparentid" : 5294745,
      "parentitem" : "62bc6fe731ea212bb66256b5",
      "concepts" : "TOE ; D1 Corstone ; peripherals ; ETR v1 ; PSA L2R ; configuration ; documentation ; security functions ; potential vulnerabilities ; security evaluations ; Riscure ; report ; laboratories ; vulnerability analysis ; Certified Attack ; certification",
      "documenttype" : "pdf",
      "isattachment" : "5294745",
      "sysindexeddate" : 1656521074000,
      "permanentid" : "4a2c3e8926a125c8e3e18c91c329b5653d5d5b250c2a68561b17600b9131",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc6fe731ea212bb66256b7",
      "transactionid" : 910570,
      "title" : "Corstone-1000 PSA Level 2 Ready ",
      "subject" : "Corstone-1000 PSA Level 2 Ready",
      "date" : 1656521074000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107636:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656521074636299706,
      "sysisattachment" : "5294745",
      "navigationhierarchiescontenttype" : "Report",
      "sysattachmentparentid" : 5294745,
      "size" : 938115,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656521016273,
      "syssubject" : "Corstone-1000 PSA Level 2 Ready",
      "syssize" : 938115,
      "sysdate" : 1656521074000,
      "topparent" : "5294745",
      "author" : "Riscure (nils)",
      "label_version" : "1.1",
      "systopparentid" : 5294745,
      "content_description" : "This report presents the results of Riscure's PSA Level 2 Ready evaluation of Corstone-1000.",
      "wordcount" : 1445,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656521074000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656521074636299706,
      "uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Corstone-1000 PSA Level 2 Ready",
    "Uri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bc6fe731ea212bb66256b7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107636/0101/en/pdf/20200272-D1-Arm-Corstone-1000-PSA-Level-2-Ready-ETR-v1.1.pdf",
    "Excerpt" : "Date ... Description ... The Corstone-1000 is evaluated while implemented on an Field-Programmable Gate Array ... The purpose of this evaluation was to verify if the Target of Evaluation (TOE) ...",
    "FirstSentences" : "Corstone-1000 PSA Level 2 Ready Prepared for Classification Project number Document ID Document type Document version EAN Date Arm Public 20200272 20200272-D1 Evaluation Technical Report 1.1 N/A"
  }, {
    "title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts?",
    "uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005116/1-0/en",
    "excerpt" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: ... In this case, I want to know: Do I have to implement an Async bridge? ... A pulse extender is enough.",
    "firstSentences" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: Customer Non-confidential Summary In our system design, SPI and PPI signals are edge-triggered and come from a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts? ",
      "document_number" : "ka005116",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292563",
      "sysurihash" : "meaMML2NynSHQJpF",
      "urihash" : "meaMML2NynSHQJpF",
      "sysuri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
      "systransactionid" : 910019,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656408173000,
      "topparentid" : 5292563,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656408207000,
      "sysconcepts" : "pulses ; Async bridge ; signals ; GIC ; spi ; clock domains ; ppi ; Technical Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "concepts" : "pulses ; Async bridge ; signals ; GIC ; spi ; clock domains ; ppi ; Technical Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1656408220000,
      "permanentid" : "0484a6de5a4d173cb2b86d15b794e95478e82f00b2be2d58d3d22253f30e",
      "syslanguage" : [ "English" ],
      "itemid" : "62bac88fb334256d9ea8c7e4",
      "transactionid" : 910019,
      "title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts? ",
      "products" : [ "CoreLink GIC-600", "CoreLink GIC-700", "PL690", "PL691", "PL693", "PL693-PRU", "PL693-TRM", "ZB564", "ZB565", "ZB686", "ZB687", "ZB688", "ZB689" ],
      "date" : 1656408220000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005116:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656408220554017070,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1279,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656408218823,
      "syssize" : 1279,
      "sysdate" : 1656408220000,
      "haslayout" : "1",
      "topparent" : "5292563",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292563,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656408220000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005116/1-0/?lang=en",
      "modified" : 1656408207000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656408220554017070,
      "uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When SPI and PPI signals are edge-triggered and come from a different clock domain, how should I connect the interrupts?",
    "Uri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005116/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005116/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005116/1-0/en",
    "Excerpt" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: ... In this case, I want to know: Do I have to implement an Async bridge? ... A pulse extender is enough.",
    "FirstSentences" : "Article ID: KA005116 Applies To: CoreLink GIC-600, CoreLink GIC-700 Confidentiality: Customer Non-confidential Summary In our system design, SPI and PPI signals are edge-triggered and come from a ..."
  }, {
    "title" : "Installing Keil MDK for STMicroelectronics Edition",
    "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "excerpt" : "Open the dialog File  License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKsZLY",
        "urihash" : "p2LtcCsdijKsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    },
    "childResults" : [ {
      "title" : "Installing Keil MDK for STMicroelectronics Edition",
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "firstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
        "document_number" : "kan344",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "5233282",
        "sysurihash" : "p2LtcCsdijKsZLY",
        "urihash" : "p2LtcCsdijKsZLY",
        "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "systransactionid" : 869147,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1649808000000,
        "topparentid" : 5233282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649844097000,
        "sysconcepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "concepts" : "STMicroelectronics devices ; M0 ; cores ; Cortex ; STM32 CubeMX ; peripherals",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649844277000,
        "permanentid" : "c64f944326363d70c5da8f65ec37e59de2cf21a988df0679eb066fc7c0a7",
        "syslanguage" : [ "English" ],
        "itemid" : "62569f8164e3265f7c90b2e6",
        "transactionid" : 869147,
        "title" : "Installing Keil MDK for STMicroelectronics Edition ",
        "products" : [ "Keil MDK" ],
        "date" : 1649844276000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "kan344:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649844276947809999,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 812,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649844125204,
        "syssize" : 812,
        "sysdate" : 1649844276000,
        "haslayout" : "1",
        "topparent" : "5233282",
        "label_version" : "v1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5233282,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649844277000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/kan344/1-0/?lang=en",
        "modified" : 1649844097000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649844276947809999,
        "uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Installing Keil MDK for STMicroelectronics Edition",
      "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/kan344/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en",
      "Excerpt" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 ... This edition includes the Arm C\\/C++ Compiler, the Keil RTX5 real-time operating ...",
      "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition Keil Application Note 344 Keil MDK for STM32F0\\/G0\\/L0 and BlueNRG-1\\/2\\/LP\\/LPS provides software developers working with STM32 and BlueNRG ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Installing Keil MDK for STMicroelectronics Edition ",
      "document_number" : "kan344",
      "document_version" : "1-0",
      "content_type" : "Application Note",
      "systopparent" : "5233282",
      "sysauthor" : "Christopher Seidl",
      "sysurihash" : "H8i84bMzY1FcG2zN",
      "urihash" : "H8i84bMzY1FcG2zN",
      "sysuri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "systransactionid" : 869147,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649808000000,
      "topparentid" : 5233282,
      "numberofpages" : 4,
      "sysconcepts" : "installations ; folder ; Tick Launch Vision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "attachmentparentid" : 5233282,
      "parentitem" : "62569f8164e3265f7c90b2e6",
      "concepts" : "installations ; folder ; Tick Launch Vision ; Keil ; desired destination ; contact information ; administration rights ; one-year term ; Activation guide ; STM32 CubeMX ; peripherals",
      "documenttype" : "pdf",
      "isattachment" : "5233282",
      "sysindexeddate" : 1649844277000,
      "permanentid" : "c1986db4ef425a1aa356d3480d037005256b0c828d1848b620dc312ec557",
      "syslanguage" : [ "English" ],
      "itemid" : "62569f8164e3265f7c90b2e8",
      "transactionid" : 869147,
      "title" : "Installing Keil MDK for STMicroelectronics Edition ",
      "date" : 1649844277000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "kan344:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649844277716367361,
      "sysisattachment" : "5233282",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5233282,
      "size" : 271061,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649844126878,
      "syssize" : 271061,
      "sysdate" : 1649844277000,
      "topparent" : "5233282",
      "author" : "Christopher Seidl",
      "label_version" : "v1.0",
      "systopparentid" : 5233282,
      "content_description" : "This application note explains how to install Keil MDK for Cortex-M0/M0+ based devices from STMicroelectronics.",
      "wordcount" : 228,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649844277000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649844277716367361,
      "uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
      "syscollection" : "default"
    },
    "Title" : "Installing Keil MDK for STMicroelectronics Edition",
    "Uri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62569f8164e3265f7c90b2e8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan344/1-0/en/pdf/apnt_344.pdf",
    "Excerpt" : "Open the dialog File  License Management. and select the Single-User License tab. ... 2. To activate the product, enter the LIC in the field New License ID Code (LIC) of ... Management. 3.",
    "FirstSentences" : "Installing Keil MDK for STMicroelectronics Edition KAN 344, Spring 2022, V 1.0 Abstract keil-feedback@arm.com Keil MDK for STM32F0/G0/L0 and BlueNRG-1/2/LP/LPS provides software developers working ..."
  }, {
    "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "firstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "document_number" : "ka001773",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849485",
      "sysurihash" : "Nl1mMnGepxngqc5",
      "urihash" : "Nl1mMnGepxngqc5",
      "sysuri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "systransactionid" : 903620,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655363975000,
      "topparentid" : 3849485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655364023000,
      "sysconcepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "frame file ; reference data ; execution script ; command ; test bench ; Cmodel ; run ; c55 ; Read Image Signal Processor ; behaviors",
      "documenttype" : "html",
      "sysindexeddate" : 1655364056000,
      "permanentid" : "4ca7ecc4b5f3092e6a0d30bca1856c30772cb081673d981c8ab876c7a3d0",
      "syslanguage" : [ "English" ],
      "itemid" : "62aad9b7b334256d9ea8b60d",
      "transactionid" : 903620,
      "title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases? ",
      "products" : [ "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55" ],
      "date" : 1655364056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001773:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655364056004549218,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6932,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655364043678,
      "syssize" : 6932,
      "sysdate" : 1655364056000,
      "haslayout" : "1",
      "topparent" : "3849485",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849485,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 325,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655364056000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001773/1-0/?lang=en",
      "modified" : 1655364023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655364056004549218,
      "uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I use Mali-C52/C32 and Mali-C55 ISP Cmodel to generate reference data for creating new testcases?",
    "Uri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001773/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001773/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001773/1-0/en",
    "Excerpt" : "In C52\\/C32: Header:\\n\\n#ISP1.width.height.depth.type.layers\\n\\n0001920\\n\\n0001080\\n\\ ... vdata0 vdata1 vdata2 For example, the first 32-byte bin data after the header is as follows: ... KBA",
    "FirstSentences" : "Article ID: KA001773 Applies To: Mali-C32, Mali-C52, Mali-C55 Confidentiality: Customer Non-confidential Answer 1. Run Cmodel. In the hardware release package, you can find Cmodel files for Linux ..."
  }, {
    "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    },
    "childResults" : [ {
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "document_number" : "107603",
        "document_version" : "0100",
        "content_type" : "Product Comparison Table",
        "systopparent" : "5277144",
        "sysurihash" : "lfyhuN0ctMaKUYue",
        "urihash" : "lfyhuN0ctMaKUYue",
        "sysuri" : "https://developer.arm.com/documentation/107603/0100/en",
        "systransactionid" : 899652,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654646400000,
        "topparentid" : 5277144,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654692128000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654692157000,
        "permanentid" : "92deb3f0b11d627bff7bf731d96ec5e1cae9f7e0603d54ff4da3f7748170",
        "syslanguage" : [ "English" ],
        "itemid" : "62a09920b334256d9ea8b312",
        "transactionid" : 899652,
        "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
        "products" : [ "Mali-C32", "Mali-C52", "Mali-C71", "Mali-C71AE", "Mali-C55" ],
        "date" : 1654692157000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Image Signal Processors (ISPs)",
        "navigationhierarchiestopics" : [ "IoT", "Industrial", "Automotive", "Artificial intelligence", "Machine Learning", "Endpoint AI", "Image processing", "Image recognition", "Computer vision", "ADAS", "Autonomous driving system", "Digital cockpit", "Functional Safety", "Arm Total Solutions for IoT" ],
        "document_id" : "107603:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654692157431826323,
        "navigationhierarchiescontenttype" : "Product Comparison Table",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654692144135,
        "syssize" : 255,
        "sysdate" : 1654692157000,
        "haslayout" : "1",
        "topparent" : "5277144",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277144,
        "navigationhierarchiescategories" : [ "Processor products", "IoT" ],
        "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654692157000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107603/0100/?lang=en",
        "modified" : 1654692128000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654692157431826323,
        "uri" : "https://developer.arm.com/documentation/107603/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
      "Uri" : "https://developer.arm.com/documentation/107603/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/107603/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en",
      "Excerpt" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table This document is only available in a PDF version. Click Download to view. Arm Mali Image Signal Processor (ISP) Comparison Table Mali Image ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "document_number" : "107603",
      "document_version" : "0100",
      "content_type" : "Product Comparison Table",
      "systopparent" : "5277144",
      "sysurihash" : "jzSyyzfKsV0fLmWk",
      "urihash" : "jzSyyzfKsV0fLmWk",
      "sysuri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "systransactionid" : 899652,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277144,
      "numberofpages" : 1,
      "sysconcepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "attachmentparentid" : 5277144,
      "parentitem" : "62a09920b334256d9ea8b312",
      "concepts" : "virtual cameras ; arm ; real-time ; rights reserved ; extended level ; manager today ; assistance systems ; smart displays ; vision applications ; consumer devices ; processing capabilities ; Mali family of ISPs ; graphics-and-multimedia",
      "documenttype" : "pdf",
      "isattachment" : "5277144",
      "sysindexeddate" : 1654692157000,
      "permanentid" : "5f4d2e017593ff7f279f2c3f56a00c3b1e6d7c5321ea5cc0b4f6b19f43ce",
      "syslanguage" : [ "English" ],
      "itemid" : "62a09920b334256d9ea8b314",
      "transactionid" : 899652,
      "title" : "Arm Mali Image Signal Processor (ISP) Comparison Table ",
      "date" : 1654692157000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107603:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Embedded Software Developers", "Graphics Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654692157536293373,
      "sysisattachment" : "5277144",
      "navigationhierarchiescontenttype" : "Product Comparison Table",
      "sysattachmentparentid" : 5277144,
      "size" : 66882,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654692146206,
      "syssize" : 66882,
      "sysdate" : 1654692157000,
      "topparent" : "5277144",
      "label_version" : "1.0",
      "systopparentid" : 5277144,
      "content_description" : "The Mali image signal processor (ISP) comparison table. These ISPs are found in various vision and display applications for IoT, industrial and automotive.",
      "wordcount" : 203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654692157000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654692157536293373,
      "uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Mali Image Signal Processor (ISP) Comparison Table",
    "Uri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a09920b334256d9ea8b314",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107603/0100/en/pdf/Arm_Mali_ISP_Comparison_Table_V1.pdf",
    "Excerpt" : "AXI3, AHB-lite ... No ... N/A ... Mali-C55 ... Multi-sensor ... Up to 8 cameras ... RGGB 48Mpix (8192 x 6144) ... Sinter 2.6 or Sinter Lite ... Temper 4 ... Yes (optional) Iridix v8.1 ... 16",
    "FirstSentences" : "Arm Mali Image Signal Processor (ISP) Comparison Table The Mali family of ISPs brings next-generation image processing capabilities to commercial, industrial and consumer devices. These offer a ..."
  }, {
    "title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "firstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "document_number" : "ka005025",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5152665",
      "sysurihash" : "tahsG7bOLgocN81B",
      "urihash" : "tahsG7bOLgocN81B",
      "sysuri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "systransactionid" : 917181,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530507000,
      "topparentid" : 5152665,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530589000,
      "sysconcepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "v4l2 ; isp ; kernel ; APIs ; caps ; m2m ; querycap ; nsystem ; mandatory ; Subdevice notifier ; interface ; handler ; reference",
      "documenttype" : "html",
      "sysindexeddate" : 1657530679000,
      "permanentid" : "3e946ce666025fe28d49acb36df284802866e988d496c8f860128c0df17c",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe8dd31ea212bb6625f52",
      "transactionid" : 917181,
      "title" : "How do I modify the ISP driver to support Linux kernel 5.x? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005025:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530679071081635,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4947,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530606406,
      "syssize" : 4947,
      "sysdate" : 1657530679000,
      "haslayout" : "1",
      "topparent" : "5152665",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5152665,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005025/1-0/?lang=en",
      "modified" : 1657530589000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530679071081635,
      "uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I modify the ISP driver to support Linux kernel 5.x?",
    "Uri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005025/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005025/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005025/1-0/en",
    "Excerpt" : "vfd->ioctl_ops = &isp_v4l2_m2m_ioctl_ops;\\n ... vfd->vfl_dir = VFL_DIR_RX;\\n ... goto free_res;\\n }\\n }\\n#else\\n g_subdevs.notifier.subdevs = (struct v4l2_async_subdev **)&g_subdevs. ... KBA",
    "FirstSentences" : "Article ID: KA005025 Applies To: Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary Without V4L2 support, the ISP reference driver does not use many kernel APIs, and ..."
  }, {
    "title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "firstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "document_number" : "ka004803",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4707351",
      "sysurihash" : "kLjTDiBiiTWTG4j",
      "urihash" : "kLjTDiBiiTWTG4j",
      "sysuri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657530380000,
      "topparentid" : 4707351,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530445000,
      "sysconcepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "FPGA prototyping ; encryption ; log file ; Synplify Pro ; synthesis tool ; Vivado ; script ; Synopsys ; execution window ; importing pre-synthesized ; attention",
      "documenttype" : "html",
      "sysindexeddate" : 1657530554000,
      "permanentid" : "23a8ee1ee8e409a44a33d72d5611f262c8ba145dd8946181b666a1edfd5b",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe84db334256d9ea8e4da",
      "transactionid" : 917180,
      "title" : "How do I synthesize with encrypted RTL in FPGA prototyping? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530554000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004803:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530554321375093,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3043,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530477203,
      "syssize" : 3043,
      "sysdate" : 1657530554000,
      "haslayout" : "1",
      "topparent" : "4707351",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4707351,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530554000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004803/1-0/?lang=en",
      "modified" : 1657530445000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530554321375093,
      "uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I synthesize with encrypted RTL in FPGA prototyping?",
    "Uri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004803/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004803/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004803/1-0/en",
    "Excerpt" : "For example, steps to generate netlist file by using Synplify Pro are as follows: 1. ... Import Netlist file in Vivado directly by using one of the following: GUI The add_files command ... KBA",
    "FirstSentences" : "Article ID: KA004803 Applies To: Mali-C32, Mali-C52, Mali-C55, Mali-C71AE Confidentiality: Customer Non-confidential Summary In the Arm ISP release bundle, the source RTL code is encrypted by ..."
  }, {
    "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "document_number" : "ka004951",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4936898",
      "sysurihash" : "4RIQw9n8lL2fjuQW",
      "urihash" : "4RIQw9n8lL2fjuQW",
      "sysuri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "systransactionid" : 917180,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657530426000,
      "topparentid" : 4936898,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657530491000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6f02e24a5e02d07b2608", "6036864bd6f3ea0b00e84795|5eec6f02e24a5e02d07b2608", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657530553000,
      "permanentid" : "11de0538ae1095352633afeaf66ee3de42afac81bbe4872e152cf5b184a1",
      "syslanguage" : [ "English" ],
      "itemid" : "62cbe87bb334256d9ea8e4e3",
      "transactionid" : 917180,
      "title" : "How do I configure a PWL companded sensor and evaluate the de-companding error? ",
      "products" : [ "IV006", "IV009", "IV009-GRP", "IV020", "IV020-GRP", "IV021", "Mali-C55", "Mali-C71AE" ],
      "date" : 1657530553000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004951:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657530553498476254,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657530502086,
      "syssize" : 63,
      "sysdate" : 1657530553000,
      "haslayout" : "1",
      "topparent" : "4936898",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4936898,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "Mali Image Signal Processors|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C71AE", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C32", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657530553000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004951/1-0/?lang=en",
      "modified" : 1657530491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657530553498476254,
      "uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure a PWL companded sensor and evaluate the de-companding error?",
    "Uri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004951/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004951/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004951/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Cx51 Product Brief",
    "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "firstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIyzRP",
        "urihash" : "4GSe7hZ6PKIyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "Cx51 Product Brief",
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "printableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "clickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cx51 Product Brief ",
        "document_number" : "CX51PB",
        "document_version" : "9-6",
        "content_type" : "Product Information",
        "systopparent" : "5314233",
        "sysurihash" : "4GSe7hZ6PKIyzRP",
        "urihash" : "4GSe7hZ6PKIyzRP",
        "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "systransactionid" : 921290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1658188800000,
        "topparentid" : 5314233,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658236604000,
        "sysconcepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
        "concepts" : "Cx51 product ; development tools ; benefits of the C51 ; features",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1658236634000,
        "permanentid" : "9129185838bbb34ccc971ebbfa549ca67eb20a293f46172eba0ea7aa1dbc",
        "syslanguage" : [ "English" ],
        "itemid" : "62d6aebc31ea212bb66276fc",
        "transactionid" : 921290,
        "title" : "Cx51 Product Brief ",
        "products" : [ "PK51", "DK251" ],
        "date" : 1658236634000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Integrated Development Environments (IDEs)",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "CX51PB:9-6:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658236634419129365,
        "navigationhierarchiescontenttype" : "Product Information",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658236631690,
        "syssize" : 226,
        "sysdate" : 1658236634000,
        "haslayout" : "1",
        "topparent" : "5314233",
        "label_version" : "v9.60a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5314233,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658236634000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/CX51PB/9-6/?lang=en",
        "modified" : 1658236604000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658236634419129365,
        "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
        "syscollection" : "default"
      },
      "Title" : "Cx51 Product Brief",
      "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en",
      "ClickUri" : "https://developer.arm.com/documentation/CX51PB/9-6/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en",
      "Excerpt" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 ... This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cx51 Product Brief The Keil Cx51 product brief describes the features and benefits of the C51 and the C251 development tools. This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cx51 Product Brief ",
      "document_number" : "CX51PB",
      "document_version" : "9-6",
      "content_type" : "Product Information",
      "systopparent" : "5314233",
      "sysauthor" : "Tracy Robinson",
      "sysurihash" : "J2l3zuLBtBF7Pa",
      "urihash" : "J2l3zuLBtBF7Pa",
      "sysuri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "systransactionid" : 921290,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1658188800000,
      "topparentid" : 5314233,
      "numberofpages" : 4,
      "sysconcepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; Vision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220" ],
      "attachmentparentid" : 5314233,
      "parentitem" : "62d6aebc31ea212bb66276fc",
      "concepts" : "Keil Cx51 Compiler ; memory ; linker ; accesses ; target hardware ; Vision debugger ; single-chip ; CPU ; LX51 Extended ; code banking ; programming ; input signals ; ACALL instructions ; applications ; functionality ; environment",
      "documenttype" : "pdf",
      "isattachment" : "5314233",
      "sysindexeddate" : 1658236634000,
      "permanentid" : "b6546e635b8c541521a4c60e4a39dad7c188ea27a585c263850c2dc9e5e7",
      "syslanguage" : [ "English" ],
      "itemid" : "62d6aebc31ea212bb66276fe",
      "transactionid" : 921290,
      "title" : "Cx51 Product Brief ",
      "date" : 1658236634000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "CX51PB:9-6:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658236634652349607,
      "sysisattachment" : "5314233",
      "navigationhierarchiescontenttype" : "Product Information",
      "sysattachmentparentid" : 5314233,
      "size" : 1648836,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658236633743,
      "syssize" : 1648836,
      "sysdate" : 1658236634000,
      "topparent" : "5314233",
      "author" : "Tracy Robinson",
      "label_version" : "v9.60a",
      "systopparentid" : 5314233,
      "content_description" : "The Cx51 product brochure describes the features and benefits of the C51 Development Tools and the C251 Development Tools.",
      "wordcount" : 570,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658236634000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658236634652349607,
      "uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cx51 Product Brief",
    "Uri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62d6aebc31ea212bb66276fe",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/CX51PB/9-6/en/pdf/cx51.pdf",
    "Excerpt" : "The Cx51 Compiler gives complete access to all hardware components within your C ... LX51 Extended Linker ... The standard Code Banking Linker lets you increase the program space of a classic ...",
    "FirstSentences" : "Cx51 8051/251 Development Tools The Keil Cx51 ANSI C Complier supports all classic and extended 8051 device variants. Compiler extensions provide full access to all CPU resources and support up to ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C55?",
    "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C55? ",
      "document_number" : "ka005117",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5292514",
      "sysurihash" : "Nc8pDWW5tN98xGP4",
      "urihash" : "Nc8pDWW5tN98xGP4",
      "sysuri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "systransactionid" : 909966,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403709000,
      "topparentid" : 5292514,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403778000,
      "sysconcepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|629f560f88ec4003c0ccdb01" ],
      "concepts" : "YUV formats ; C55 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403806000,
      "permanentid" : "a2b21d9c855340388f127cb5c99616b2f15064a2ab2715ff89f9d365d3d8",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab742b334256d9ea8c7d2",
      "transactionid" : 909966,
      "title" : "How do I configure the YUV output in Mali-C55? ",
      "products" : [ "IV021", "Mali-C55" ],
      "date" : 1656403806000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005117:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403806626348233,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4055,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403788198,
      "syssize" : 4055,
      "sysdate" : 1656403806000,
      "haslayout" : "1",
      "topparent" : "5292514",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292514,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55", "Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C55" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403806000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005117/1-0/?lang=en",
      "modified" : 1656403778000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403806626348233,
      "uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C55?",
    "Uri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005117/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005117/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005117/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA005117 Applies To: Mali-C55 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "How do I configure the YUV output in Mali-C52?",
    "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "firstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure the YUV output in Mali-C52? ",
      "document_number" : "ka001777",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849486",
      "sysurihash" : "18B8C2pbYdaXPDPf",
      "urihash" : "18B8C2pbYdaXPDPf",
      "sysuri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "systransactionid" : 909965,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656403543000,
      "topparentid" : 3849486,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656403663000,
      "sysconcepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606" ],
      "concepts" : "YUV formats ; C52 ; Mali ; hardware blocks ; dma writer ; Base modes ; UV channels ; Plane select ; viewer tools ; address stored ; horizontal downsample ; color matrix ; Related Information ; conversion formula ; ISP pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1656403701000,
      "permanentid" : "9becfc24b8436f27183c39c6b378d769030e8d4c2218d8532512edab7e2c",
      "syslanguage" : [ "English" ],
      "itemid" : "62bab6cf31ea212bb6624952",
      "transactionid" : 909965,
      "title" : "How do I configure the YUV output in Mali-C52? ",
      "products" : [ "IV009", "IV009-GRP" ],
      "date" : 1656403701000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001777:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1656403701481589803,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4054,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656403689360,
      "syssize" : 4054,
      "sysdate" : 1656403701000,
      "haslayout" : "1",
      "topparent" : "3849486",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849486,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Graphics and Multimedia Processors|Mali ISPs|Mali-C52", "Mali Image Signal Processors|Mali-C52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali ISPs", "IP Products|Graphics and Multimedia Processors|Mali ISPs|Mali-C52" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656403701000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001777/1-0/?lang=en",
      "modified" : 1656403663000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656403701481589803,
      "uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the YUV output in Mali-C52?",
    "Uri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001777/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001777/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001777/1-0/en",
    "Excerpt" : "DMA output format Take NV21 outputs, for example: Base mode is set at 13, and Plane ... You can get the UV channel outputs by reading the address stored at the bank0_base parameter. ... KBA",
    "FirstSentences" : "Article ID: KA001777 Applies To: Mali-C52 Confidentiality: Customer Non-confidential Answer Sorted by subsampling intervals in horizontal and vertical directions, there are the following YUV ..."
  }, {
    "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright  2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFM",
        "urihash" : "avQt2l4QWkOKFM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFM",
        "urihash" : "avQt2l4QWkOKFM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "document_number" : "ddi0557",
      "document_version" : "ab",
      "content_type" : "Architecture Document",
      "systopparent" : "4956720",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9ZYJac4rb4jTkR",
      "urihash" : "9ZYJac4rb4jTkR",
      "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "systransactionid" : 861257,
      "copyright" : "Copyright 2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595427374000,
      "topparentid" : 4956720,
      "numberofpages" : 954,
      "sysconcepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4956720,
      "parentitem" : "5fb7d32ed77dd807b9a80c5f",
      "concepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "documenttype" : "pdf",
      "isattachment" : "4956720",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "5f7e9a514079b2f9bb72709a03bd271eb62f7490ad033202a08178b633aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7d32fd77dd807b9a80c61",
      "transactionid" : 861257,
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "date" : 1648717494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0557:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717494318282154,
      "sysisattachment" : "4956720",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956720,
      "size" : 4954870,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717471001,
      "syssize" : 4954870,
      "sysdate" : 1648717494000,
      "topparent" : "4956720",
      "author" : "ARM Limited",
      "label_version" : "A.b",
      "systopparentid" : 4956720,
      "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
      "wordcount" : 5339,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717494318282154,
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright  2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ..."
  }, {
    "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-condential Copyright  2021 Arm Limited or its afliates. All rights reserved. Document number: DEN0065",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "document_number" : "den0065",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "5044378",
        "sysurihash" : "hf01vPavLvA2fE1",
        "urihash" : "hf01vPavLvA2fE1",
        "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "systransactionid" : 975392,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1633392000000,
        "topparentid" : 5044378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633439404000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664358103000,
        "permanentid" : "588fa13a16d814ef4096f8e47a2a35dadb8863909548c76c87cd96a9a6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "615c4eacac265639eac51ca0",
        "transactionid" : 975392,
        "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "products" : [ "ACPI" ],
        "date" : 1664358103000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0065:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664358103582935481,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664358102579,
        "syssize" : 223,
        "sysdate" : 1664358103000,
        "haslayout" : "1",
        "topparent" : "5044378",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5044378,
        "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664358103000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0065/1-0/?lang=en",
        "modified" : 1647450857000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664358103582935481,
        "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "Excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "document_number" : "den0065",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "5044378",
      "sysurihash" : "Ht4ICQiS8TemYap",
      "urihash" : "Ht4ICQiS8TemYap",
      "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1633392000000,
      "topparentid" : 5044378,
      "numberofpages" : 38,
      "sysconcepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5044378,
      "parentitem" : "615c4eacac265639eac51ca0",
      "concepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5044378",
      "sysindexeddate" : 1649151168000,
      "permanentid" : "5e66725824052989023337a462f836c3342c3ca3856f1b6865a38e08af02",
      "syslanguage" : [ "English" ],
      "itemid" : "615c4eacac265639eac51ca2",
      "transactionid" : 864310,
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "date" : 1649151168000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0065:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151168896890468,
      "sysisattachment" : "5044378",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5044378,
      "size" : 566920,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150964555,
      "syssize" : 566920,
      "sysdate" : 1649151168000,
      "topparent" : "5044378",
      "label_version" : "1.0",
      "systopparentid" : 5044378,
      "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151168000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151168896890468,
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "Excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-condential Copyright  2021 Arm Limited or its afliates. All rights reserved. Document number: DEN0065"
  }, {
    "title" : "ARM instruction set",
    "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "firstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FSwlPw5b",
        "urihash" : "nfJCP63FSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "SMI",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "firstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FSwlPw5b",
          "urihash" : "nfJCP63FSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMI ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "2FjFiEqI1JKMLD50",
        "urihash" : "2FjFiEqI1JKMLD50",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "20fe7d5718f85cbd56fb0a7e58783f1b0b6c37217a8cd96ca9172b3a0255",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee97",
        "transactionid" : 905459,
        "title" : "SMI ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365753001203,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 1406,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 115,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365753001203,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "syscollection" : "default"
      },
      "Title" : "SMI",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "Excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "FirstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ..."
    }, {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FSwlPw5b",
        "urihash" : "nfJCP63FSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    }, {
      "title" : "Software interrupt",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "firstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FSwlPw5b",
          "urihash" : "nfJCP63FSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Software interrupt ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "TFYqvYVR35xvzgKu",
        "urihash" : "TFYqvYVR35xvzgKu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "3da28c7946cc8e143d2ac8d1c97020f9081c12c93cb80d4f46bbf6524267",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee8c",
        "transactionid" : 905459,
        "title" : "Software interrupt ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365319907709,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353776,
        "syssize" : 1352,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365319907709,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "Excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "FirstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ..."
    } ],
    "totalNumberOfChildResults" : 87,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM instruction set ",
      "document_number" : "ddi0309",
      "document_version" : "f",
      "content_type" : "Architecture Document",
      "systopparent" : "3495968",
      "sysurihash" : "XuUq9jA2wppJJqam",
      "urihash" : "XuUq9jA2wppJJqam",
      "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "systransactionid" : 905459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158925761000,
      "topparentid" : 3495968,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910651000,
      "sysconcepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
      "attachmentparentid" : 3495968,
      "parentitem" : "5f1067bb0daa596235e7ee6f",
      "concepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "documenttype" : "html",
      "isattachment" : "3495968",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655721367000,
      "permanentid" : "36fe206016635168b1c247761bea62d879b8863bda755ed39d3e2c85a28d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1067bb0daa596235e7ee96",
      "transactionid" : 905459,
      "title" : "ARM instruction set ",
      "products" : [ "CPU architecture", "Armv6" ],
      "date" : 1655721367000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "ddi0309:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655721367914159338,
      "sysisattachment" : "3495968",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3495968,
      "size" : 676,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655721353792,
      "syssize" : 676,
      "sysdate" : 1655721367000,
      "haslayout" : "1",
      "topparent" : "3495968",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495968,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655721367000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "modified" : 1655721340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655721367914159338,
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "syscollection" : "default"
    },
    "Title" : "ARM instruction set",
    "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "Excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified.",
    "FirstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ..."
  }, {
    "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "excerpt" : "Words and logos marked with  or  are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Armv8-M Security Extensions: Requirements on Development Tools Version: 1.1  Copyright Arm Limited or its affiliates 2019. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "document_number" : "ecm0359818",
        "document_version" : "11",
        "content_type" : "Architecture Document",
        "systopparent" : "4616829",
        "sysurihash" : "9nadkRO7h7WJSZi",
        "urihash" : "9nadkRO7h7WJSZi",
        "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "systransactionid" : 972972,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595578105000,
        "topparentid" : 4616829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595578417000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1664181547000,
        "permanentid" : "d3a21ff71433e5b3fc462c030c0ddfb8853501cb349be543e14582423399",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1a983120b7cf4bc524d9c3",
        "transactionid" : 972972,
        "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "products" : [ "Armv8-M" ],
        "date" : 1664181547000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ecm0359818:11:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664181547448987399,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 263,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664181477354,
        "syssize" : 263,
        "sysdate" : 1664181547000,
        "haslayout" : "1",
        "topparent" : "4616829",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616829,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664181547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0359818/11/?lang=en",
        "modified" : 1650381796000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664181547448987399,
        "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "Excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "document_number" : "ecm0359818",
      "document_version" : "11",
      "content_type" : "Architecture Document",
      "systopparent" : "4616829",
      "sysauthor" : "Arm",
      "sysurihash" : "B23jBBadz7UOdPf",
      "urihash" : "B23jBBadz7UOdPf",
      "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "keywords" : "ACLE ABI CMSE Armv8-M Armv8.1-M Security Extensions toolchain requirements compiler linker",
      "systransactionid" : 872100,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595578105000,
      "topparentid" : 4616829,
      "numberofpages" : 30,
      "sysconcepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4616829,
      "parentitem" : "5f1a983120b7cf4bc524d9c3",
      "concepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "documenttype" : "pdf",
      "isattachment" : "4616829",
      "sysindexeddate" : 1650381839000,
      "permanentid" : "3be39312728cf784fd1b42d905f5fe9995a481b12ff1ea94bcb99ed9e417",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1a983120b7cf4bc524d9c5",
      "transactionid" : 872100,
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "date" : 1650381839000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0359818:11:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381839118905786,
      "sysisattachment" : "4616829",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4616829,
      "size" : 506507,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381814642,
      "syssize" : 506507,
      "sysdate" : 1650381839000,
      "topparent" : "4616829",
      "author" : "Arm",
      "label_version" : "1.1",
      "systopparentid" : 4616829,
      "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
      "wordcount" : 1318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381839000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381839118905786,
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "Excerpt" : "Words and logos marked with  or  are registered trademarks or trademarks of Arm ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Armv8-M Security Extensions: Requirements on Development Tools Version: 1.1  Copyright Arm Limited or its affiliates 2019. All ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "firstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright  2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "document_number" : "ihi0064",
      "document_version" : "h",
      "content_type" : "Architecture Document",
      "systopparent" : "4420325",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uiv6dEXdR9cFyUq8",
      "urihash" : "uiv6dEXdR9cFyUq8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "keywords" : "CoreSight, CoreSight Architecture, CoreSight SoC Components, On-chip Debug & Trace, Trace Macrocells (ETM)",
      "systransactionid" : 872093,
      "copyright" : "Copyright 2012-2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1610710688000,
      "topparentid" : 4420325,
      "numberofpages" : 568,
      "sysconcepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4420325,
      "parentitem" : "60017fbb3f22832ff1d68729",
      "concepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "documenttype" : "pdf",
      "isattachment" : "4420325",
      "sysindexeddate" : 1650381420000,
      "permanentid" : "46034e15c998efbae23cf54d1bc3f9089576e9120d5185a3cfbb7ffc9f4a",
      "syslanguage" : [ "English" ],
      "itemid" : "60017fbb3f22832ff1d6872b",
      "transactionid" : 872093,
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "subject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "date" : 1650381419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0064:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381419285109034,
      "sysisattachment" : "4420325",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4420325,
      "size" : 5116034,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381402030,
      "syssubject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "syssize" : 5116034,
      "sysdate" : 1650381419000,
      "topparent" : "4420325",
      "author" : "ARM Limited",
      "label_version" : "ETMv4.6",
      "systopparentid" : 4420325,
      "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
      "wordcount" : 5288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381419285109034,
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "Excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. Incorporation of ETMv4.5 architecture. Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "FirstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright  2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ..."
  }, {
    "title" : "Arm PCI Configuration Space Access Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function denition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "firstSentences" : "Arm PCI Conguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-condential Notice This document is a Beta version of a specication undergoing review by Arm partners.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    },
    "childResults" : [ {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
      "document_number" : "den0115",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5043512",
      "sysurihash" : "u9dNG2kvZBD0jGO",
      "urihash" : "u9dNG2kvZBD0jGO",
      "sysuri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "systransactionid" : 917827,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1620000060000,
      "topparentid" : 5043512,
      "numberofpages" : 17,
      "sysconcepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5043512,
      "parentitem" : "60c9d96b0320e92fa40b364c",
      "concepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "documenttype" : "pdf",
      "isattachment" : "5043512",
      "sysindexeddate" : 1657643361000,
      "permanentid" : "45578c843e7a87885db102b8978409b6a0465dd6832017cb33f20e88637a",
      "syslanguage" : [ "English" ],
      "itemid" : "60c9d96c0320e92fa40b364e",
      "transactionid" : 917827,
      "title" : "Arm PCI Configuration Space Access Firmware Interface ",
      "date" : 1657643361000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0115:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1657643361848971253,
      "sysisattachment" : "5043512",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043512,
      "size" : 92917,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643342210,
      "syssize" : 92917,
      "sysdate" : 1657643361000,
      "topparent" : "5043512",
      "label_version" : "1.0BET1",
      "systopparentid" : 5043512,
      "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
      "wordcount" : 649,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643361000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643361848971253,
      "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm PCI Configuration Space Access Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "Excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function denition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "FirstSentences" : "Arm PCI Conguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-condential Notice This document is a Beta version of a specication undergoing review by Arm partners."
  }, {
    "title" : "ARM Management Mode Interface Specification System Software on ARM",
    "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "firstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM Management Mode Interface Specification Document number: ARM DEN 0060A Copyright  2016 ARM Limited or its affiliates Copyright  2016 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zPhYtx",
        "urihash" : "JH16trux3zPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    },
    "childResults" : [ {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 220,
      "percentScore" : 33.375504,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zPhYtx",
        "urihash" : "JH16trux3zPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
      "document_number" : "den0060",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5022740",
      "sysauthor" : "Achin.Gupta@arm.com",
      "sysurihash" : "OAENYIMXQRl",
      "urihash" : "OAENYIMXQRl",
      "sysuri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "systransactionid" : 917814,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481850061000,
      "topparentid" : 5022740,
      "numberofpages" : 12,
      "sysconcepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "syscompany" : "ARM Ltd",
      "attachmentparentid" : 5022740,
      "parentitem" : "5ed11e40ca06a95ce53f905a",
      "concepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "documenttype" : "pdf",
      "isattachment" : "5022740",
      "sysindexeddate" : 1657642921000,
      "permanentid" : "77a07a434152004c8df1d889a41906f871782c8d9e99ecfa42b6631ee9fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905c",
      "transactionid" : 917814,
      "title" : "ARM Management Mode Interface Specification System Software on ARM ",
      "date" : 1657642921000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0060:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657642921752656988,
      "sysisattachment" : "5022740",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "company" : "ARM Ltd",
      "sysattachmentparentid" : 5022740,
      "size" : 107213,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657642917166,
      "syssize" : 107213,
      "sysdate" : 1657642921000,
      "topparent" : "5022740",
      "author" : "Achin.Gupta@arm.com",
      "label_version" : "1.0",
      "systopparentid" : 5022740,
      "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
      "wordcount" : 659,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657642921000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657642921752656988,
      "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Management Mode Interface Specification System Software on ARM",
    "Uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. Non-Confidential ARM DEN 0060A",
    "FirstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM Management Mode Interface Specification Document number: ARM DEN 0060A Copyright  2016 ARM Limited or its affiliates Copyright  2016 ..."
  }, {
    "title" : "Arm Server Base Manageability Requirements 1.1",
    "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "firstSentences" : "Arm Server Base Manageability Requirements 1.1 Platform Design Document Non-condential Copyright  2021 Arm Limited or its afliates. All rights reserved. Document number: DEN0069C Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 220,
    "percentScore" : 33.375504,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Manageability Requirements 1.1",
      "uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "firstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
        "document_number" : "den0069",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5038839",
        "sysurihash" : "2VlUzmLmNOVcPDN",
        "urihash" : "2VlUzmLmNOVcPDN",
        "sysuri" : "https://developer.arm.com/documentation/den0069/c/en",
        "systransactionid" : 885096,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613001600000,
        "topparentid" : 5038839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613135033000,
        "sysconcepts" : "Manageability Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Manageability Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652193313000,
        "permanentid" : "58bc8b4b21e2bdeca5f07497c0a8451770229aea024bc6eb763dbd6d8794",
        "syslanguage" : [ "English" ],
        "itemid" : "60267cb92c40871302af4465",
        "transactionid" : 885096,
        "title" : "Arm Server Base Manageability Requirements 1.1 ",
        "products" : [ "SBMR", "Software Standards" ],
        "date" : 1652193313000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0069:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652193313663171250,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652193275110,
        "syssize" : 172,
        "sysdate" : 1652193313000,
        "haslayout" : "1",
        "topparent" : "5038839",
        "label_version" : "1.1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5038839,
        "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652193313000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0069/c/?lang=en",
        "modified" : 1651596691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1652193313663171250,
        "uri" : "https://developer.arm.com/documentation/den0069/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Manageability Requirements 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "Excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "FirstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
      "document_number" : "den0069",
      "document_version" : "c",
      "content_type" : "Architecture Document",
      "systopparent" : "5038839",
      "sysurihash" : "8pgSthgghVHCHRuC",
      "urihash" : "8pgSthgghVHCHRuC",
      "sysuri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "systransactionid" : 880518,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613001600000,
      "topparentid" : 5038839,
      "numberofpages" : 59,
      "sysconcepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 5038839,
      "parentitem" : "60267cb92c40871302af4465",
      "concepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "documenttype" : "pdf",
      "isattachment" : "5038839",
      "sysindexeddate" : 1651596741000,
      "permanentid" : "6b3c2f3f3aff143bae557558460e97ddfea3a4bcb489ebcd1b71b71f106d",
      "syslanguage" : [ "English" ],
      "itemid" : "60267cba2c40871302af4467",
      "transactionid" : 880518,
      "title" : "Arm Server Base Manageability Requirements 1.1 ",
      "date" : 1651596741000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0069:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651596741067683924,
      "sysisattachment" : "5038839",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5038839,
      "size" : 941299,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651596696828,
      "syssize" : 941299,
      "sysdate" : 1651596741000,
      "topparent" : "5038839",
      "label_version" : "1.1 (C)",
      "systopparentid" : 5038839,
      "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
      "wordcount" : 1854,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651596741000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651596741067683924,
      "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Manageability Requirements 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "FirstSentences" : "Arm Server Base Manageability Requirements 1.1 Platform Design Document Non-condential Copyright  2021 Arm Limited or its afliates. All rights reserved. Document number: DEN0069C Release ..."
  }, {
    "title" : "Specifications",
    "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "clickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "excerpt" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications.",
    "firstSentences" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications. Specifications Musca-A Test Chip Board",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "WalcggJfVf4hd9i5",
        "urihash" : "WalcggJfVf4hd9i5",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610081000,
        "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb61",
        "transactionid" : 1003721,
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610081000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610081126437213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073574,
        "syssize" : 6417,
        "sysdate" : 1666610081000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610081126437213,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Electrical specifications",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "excerpt" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A ... Electrical specifications Musca-A Test Chip Board",
      "firstSentences" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A board power supply rails and maximum current loads. Electrical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Electrical specifications ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "zFVhy56PH22rkx8",
        "urihash" : "zFVhy56PH22rkx8",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Musca-A board ; electrical specifications ; supply rails ; loads",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "Musca-A board ; electrical specifications ; supply rails ; loads",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610078000,
        "permanentid" : "76864a67951e08371f89b88dbf102859916319a24d65d526b1d1341b1559",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26869ca04df4095c1cba9",
        "transactionid" : 1003721,
        "title" : "Electrical specifications ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610078895707737,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 235,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073445,
        "syssize" : 235,
        "sysdate" : 1666610078000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Specifications/Electrical-specifications?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610078895707737,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
        "syscollection" : "default"
      },
      "Title" : "Electrical specifications",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications/Electrical-specifications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications/Electrical-specifications",
      "Excerpt" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A ... Electrical specifications Musca-A Test Chip Board",
      "FirstSentences" : "Electrical specifications The electrical specifications of the Musca-A board are as follows: See Power for information on the Musca-A board power supply rails and maximum current loads. Electrical ..."
    }, {
      "title" : "Arduino Shield expansion",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "excerpt" : "6-channel 3V3 analog from Shield to Musca-A board. ... Reset. ... MR stands for Master Receiver. ... Related references Location of components Arduino Shield expansion Musca-A Test Chip Board",
      "firstSentences" : "Arduino Shield expansion The Musca-A board supports custom system and peripheral design by providing one Arduino Shield interface. Overview of the Arduino Shield expansion interface The Arduino ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arduino Shield expansion ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "iINgmVLqlNBd0OI",
        "urihash" : "iINgmVLqlNBd0OI",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "Arduino Shield ; Musca-A board ; custom ; pin functions ; power ; registers ; control ; decoupling capacitance ; reference pins",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "Arduino Shield ; Musca-A board ; custom ; pin functions ; power ; registers ; control ; decoupling capacitance ; reference pins",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610079000,
        "permanentid" : "8126948ee45a5445558240a1d73daa556560e808e07540d3fd7593f09f88",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb77",
        "transactionid" : 1003721,
        "title" : "Arduino Shield expansion ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610078000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610079002973310,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 2129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073555,
        "syssize" : 2129,
        "sysdate" : 1666610078000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610079000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610079002973310,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
        "syscollection" : "default"
      },
      "Title" : "Arduino Shield expansion",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Hardware-description/Arduino-Shield-expansion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Hardware-description/Arduino-Shield-expansion",
      "Excerpt" : "6-channel 3V3 analog from Shield to Musca-A board. ... Reset. ... MR stands for Master Receiver. ... Related references Location of components Arduino Shield expansion Musca-A Test Chip Board",
      "FirstSentences" : "Arduino Shield expansion The Musca-A board supports custom system and peripheral design by providing one Arduino Shield interface. Overview of the Arduino Shield expansion interface The Arduino ..."
    }, {
      "title" : "CMSDK timer",
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "printableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "clickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "excerpt" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in ...",
      "firstSentences" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in the Non- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "document_number" : "101107",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3465700",
          "sysurihash" : "WalcggJfVf4hd9i5",
          "urihash" : "WalcggJfVf4hd9i5",
          "sysuri" : "https://developer.arm.com/documentation/101107/0000/en",
          "systransactionid" : 1003721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576591867000,
          "topparentid" : 3465700,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1605527656000,
          "sysconcepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
          "concepts" : "Confidentiality ; Proprietary ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610081000,
          "permanentid" : "1f0ea9737baf49411a145413b08c6b2053313b622cf1046cfe51098605eb",
          "syslanguage" : [ "English" ],
          "itemid" : "5fb26868ca04df4095c1cb61",
          "transactionid" : 1003721,
          "title" : "Arm Musca-A Test Chip and Board Technical Reference Manual ",
          "products" : [ "Musca-A Test Chip Board" ],
          "date" : 1666610081000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101107:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610081126437213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6417,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666610073574,
          "syssize" : 6417,
          "sysdate" : 1666610081000,
          "haslayout" : "1",
          "topparent" : "3465700",
          "label_version" : "02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465700,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Musca-A test chip and all board variants.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101107/0000/?lang=en",
          "modified" : 1666610040000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610081126437213,
          "uri" : "https://developer.arm.com/documentation/101107/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-A Test Chip and Board Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101107/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101107/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Musca-A Test Chip and Board Technical Reference Manual Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CMSDK timer ",
        "document_number" : "101107",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3465700",
        "sysurihash" : "NwcdYHKt7YijHo3",
        "urihash" : "NwcdYHKt7YijHo3",
        "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
        "systransactionid" : 1003721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576591867000,
        "topparentid" : 3465700,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605527656000,
        "sysconcepts" : "control registers ; F000 ; base memory ; S32KCLK clock",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
        "attachmentparentid" : 3465700,
        "parentitem" : "5fb26868ca04df4095c1cb61",
        "concepts" : "control registers ; F000 ; base memory ; S32KCLK clock",
        "documenttype" : "html",
        "isattachment" : "3465700",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610079000,
        "permanentid" : "eb23a64561375ee09bd30bc1bd365fbf78d0cddd78c03d4d8af55f29287c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb26868ca04df4095c1cb91",
        "transactionid" : 1003721,
        "title" : "CMSDK timer ",
        "products" : [ "Musca-A Test Chip Board" ],
        "date" : 1666610079000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101107:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610079059265487,
        "sysisattachment" : "3465700",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465700,
        "size" : 469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666610073465,
        "syssize" : 469,
        "sysdate" : 1666610079000,
        "haslayout" : "1",
        "topparent" : "3465700",
        "label_version" : "02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465700,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Musca-A test chip and all board variants.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610079000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
        "modified" : 1666610040000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610079059265487,
        "uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
        "syscollection" : "default"
      },
      "Title" : "CMSDK timer",
      "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Programmers-model/System-control-element/CMSDK-timer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Programmers-model/System-control-element/CMSDK-timer",
      "Excerpt" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in ...",
      "FirstSentences" : "CMSDK timer The System Control Element implements a CMSDK watchdog timer running on the S32KCLK clock. The base memory addresses of the CMSDK timer control registers are: 0x4002_F000 in the Non- ..."
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Specifications ",
      "document_number" : "101107",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3465700",
      "sysurihash" : "B9WB18uNVSA5jpn",
      "urihash" : "B9WB18uNVSA5jpn",
      "sysuri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
      "systransactionid" : 1003721,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1576591867000,
      "topparentid" : 3465700,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1605527656000,
      "sysconcepts" : "specifications ; Musca-A board",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271c" ],
      "attachmentparentid" : 3465700,
      "parentitem" : "5fb26868ca04df4095c1cb61",
      "concepts" : "specifications ; Musca-A board",
      "documenttype" : "html",
      "isattachment" : "3465700",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610078000,
      "permanentid" : "03c64236dbee4ecac1bbf0105da3ba28b4e6d3f2e432198d2cec384bbe98",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb26869ca04df4095c1cba8",
      "transactionid" : 1003721,
      "title" : "Specifications ",
      "products" : [ "Musca-A Test Chip Board" ],
      "date" : 1666610078000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "101107:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610078954639424,
      "sysisattachment" : "3465700",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465700,
      "size" : 186,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666610073445,
      "syssize" : 186,
      "sysdate" : 1666610078000,
      "haslayout" : "1",
      "topparent" : "3465700",
      "label_version" : "02",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465700,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Musca-A test chip and all board variants.",
      "wordcount" : 15,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-A Test Chip Board" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610078000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101107/0000/Specifications?lang=en",
      "modified" : 1666610040000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610078954639424,
      "uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
      "syscollection" : "default"
    },
    "Title" : "Specifications",
    "Uri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "PrintableUri" : "https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "ClickUri" : "https://developer.arm.com/documentation/101107/0000/Specifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101107/0000/en/Specifications",
    "Excerpt" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications.",
    "FirstSentences" : "Specifications This appendix contains electrical specifications of the Musca-A board. It contains the following section: Electrical specifications. Specifications Musca-A Test Chip Board"
  }, {
    "title" : "Contents of the MB directory",
    "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "firstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "CwejCF6XsE9Wt1ej",
        "urihash" : "CwejCF6XsE9Wt1ej",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610006000,
        "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1443",
        "transactionid" : 1003719,
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610006478653482,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 5839,
        "sysdate" : 1666610006000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 394,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610006478653482,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "firstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "NxOJHyFAKndfDov",
        "urihash" : "NxOJHyFAKndfDov",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "command-line interface ; LogicTile daughterboard ; Juno motherboard ; V2M ; Configuration Controller ; supports system ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "b782d65556a35fcaaf37b16ba1969275e8290ec4915f8915dba57f8661ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1480",
        "transactionid" : 1003719,
        "title" : "Command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008927098122,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 502,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008927098122,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface",
      "Excerpt" : "Command-line interface This section describes the V2M-Juno motherboard command-line ... This section contains the following subsections: Overview of the V2M-Juno motherboard ... EEPROM menu.",
      "FirstSentences" : "Command-line interface This section describes the V2M-Juno motherboard command-line interface that supports system command-line input to the MCC and to the Daughterboard Configuration Controller ..."
    }, {
      "title" : "EEPROM menu",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "firstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "EEPROM menu ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "Ab9HtB1qpinQqS3",
        "urihash" : "Ab9HtB1qpinQqS3",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "EEPROMs ; settings ; V2M ; QUIT ; EXIT ; configuration ; filename ; production",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "e8e264655a680107728390a9b8a57e14b9509ade4fb646d72711a4f223fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1485",
        "transactionid" : 1003719,
        "title" : "EEPROM menu ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008875241149,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 1113,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 1113,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008875241149,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
        "syscollection" : "default"
      },
      "Title" : "EEPROM menu",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/eeprom-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/eeprom-menu",
      "Excerpt" : "ERASERANGE [0] start end Erase EEPROM between start and end. ... Display this help. ... READRANGE [0] [start] [end] Read EEPROM between start and end. EEPROM menu Juno Development Board",
      "FirstSentences" : "EEPROM menu Enter EEPROM at the main menu to switch to the EEPROM submenu. The contents of the V2M-Juno motherboard EEPROMs identify the specific board variant and might contain data to load to ..."
    }, {
      "title" : "Overview of the LogicTile daughterboard command-line interface",
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "firstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "document_number" : "100113",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3435629",
          "sysurihash" : "CwejCF6XsE9Wt1ej",
          "urihash" : "CwejCF6XsE9Wt1ej",
          "sysuri" : "https://developer.arm.com/documentation/100113/0000/en",
          "systransactionid" : 1003719,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532692686000,
          "topparentid" : 3435629,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585155017000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; Non-Confidential ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666610006000,
          "permanentid" : "86383f14ceca13d46d54c59b9329d3b9d47df737bb565e5bb3146e8f7e2c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b8bc97158f500bd5c1443",
          "transactionid" : 1003719,
          "title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1666610006000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "100113:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666610006478653482,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609986890,
          "syssize" : 5839,
          "sysdate" : 1666610006000,
          "haslayout" : "1",
          "topparent" : "3435629",
          "label_version" : "07",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435629,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
          "wordcount" : 394,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666610006000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100113/0000/?lang=en",
          "modified" : 1666609956000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666610006478653482,
          "uri" : "https://developer.arm.com/documentation/100113/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100113/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100113/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their respective owners. ... All rights reserved. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm Versatile Express Juno Development Platform (V2M-Juno) Technical Reference Manual Copyright 2014-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview of the LogicTile daughterboard command-line interface ",
        "document_number" : "100113",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3435629",
        "sysurihash" : "bwk13d3W2eyYkU1R",
        "urihash" : "bwk13d3W2eyYkU1R",
        "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "systransactionid" : 1003719,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532692686000,
        "topparentid" : 3435629,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585155017000,
        "sysconcepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3435629,
        "parentitem" : "5e7b8bc97158f500bd5c1443",
        "concepts" : "LogicTile daughterboard ; command-line interface ; settings ; control ; UART1 ; workstation ; Reference Manual ; software flow ; takes effect ; representing",
        "documenttype" : "html",
        "isattachment" : "3435629",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666610008000,
        "permanentid" : "d099504b2a61a274950e7586b4d826f150595f480fec8a65ff1c4c60bb40",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b8bc97158f500bd5c1482",
        "transactionid" : 1003719,
        "title" : "Overview of the LogicTile daughterboard command-line interface ",
        "products" : [ "Juno Development Board" ],
        "date" : 1666610008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "100113:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666610008828827871,
        "sysisattachment" : "3435629",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435629,
        "size" : 741,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609986890,
        "syssize" : 741,
        "sysdate" : 1666610008000,
        "haslayout" : "1",
        "topparent" : "3435629",
        "label_version" : "07",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435629,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666610008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
        "modified" : 1666609956000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666610008828827871,
        "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Overview of the LogicTile daughterboard command-line interface",
      "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/command-line-interface/overview-of-the-logictile-daughterboard-command-line-interface",
      "Excerpt" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to ... You must set the option in the config.txt to TRUE to enter LogicTile daughterboard ...",
      "FirstSentences" : "Overview of the LogicTile daughterboard command-line interface You must connect a workstation to UART1 to input system commands to the Daughterboard Configuration Controller on the LogicTile ..."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Contents of the MB directory ",
      "document_number" : "100113",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3435629",
      "sysurihash" : "9liYelyWx3nn6MjF",
      "urihash" : "9liYelyWx3nn6MjF",
      "sysuri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "systransactionid" : 1003720,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532692686000,
      "topparentid" : 3435629,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585155017000,
      "sysconcepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3435629,
      "parentitem" : "5e7b8bc97158f500bd5c1443",
      "concepts" : "Juno motherboard ; BIOS image ; configuration ; V2M ; HBI ; LogicTile daughterboards ; Management IC ; nTITLE",
      "documenttype" : "html",
      "isattachment" : "3435629",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666610032000,
      "permanentid" : "f4783dbdc7f52e1dd8d9bdab180157f767ea735798f436c224687e3a74d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b8bc97158f500bd5c1476",
      "transactionid" : 1003720,
      "title" : "Contents of the MB directory ",
      "products" : [ "Juno Development Board" ],
      "date" : 1666610032000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "100113:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666610032960694113,
      "sysisattachment" : "3435629",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435629,
      "size" : 2193,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609986890,
      "syssize" : 2193,
      "sysdate" : 1666610032000,
      "haslayout" : "1",
      "topparent" : "3435629",
      "label_version" : "07",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435629,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book describes the Versatile Express Juno Development Platform, the V2M-Juno motherboard. This development board contains the development chip, the Juno Arm Development Platform SoC, version r0.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666610032000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
      "modified" : 1666609956000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666610032960694113,
      "uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
      "syscollection" : "default"
    },
    "Title" : "Contents of the MB directory",
    "Uri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "PrintableUri" : "https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "ClickUri" : "https://developer.arm.com/documentation/100113/0000/configuration/configuration-files/contents-of-the-mb-directory?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100113/0000/en/configuration/configuration-files/contents-of-the-mb-directory",
    "Excerpt" : ";MB BIOS IMAGE \\r\\n\\r\\n[FPGAS]\\r\\nMBIOFPGA: io_v114.bit ... ;OSC10 IOFPGA UART (RSVD)\\r\\nOSC11: 7.37 ... ;OSC11 Juno UARTCLK (UART clock) Contents of the MB directory Juno Development Board",
    "FirstSentences" : "Contents of the MB directory The MB directory contains files that relate to the MCC and to other components on the V2M-Juno motherboard, but not the Juno Arm Development Platform SoC. The MB ..."
  }, {
    "title" : "Authentication requirements for replicators",
    "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "firstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Components Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Components Technical Reference Manual ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "zWtM7wZM9YxH9rx",
        "urihash" : "zWtM7wZM9YxH9rx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085576000,
        "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
        "syslanguage" : [ "English" ],
        "itemid" : "610171999ebe3a7dbd3a8002",
        "transactionid" : 863777,
        "title" : "CoreSight Components Technical Reference Manual ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085576567293202,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2638,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 2638,
        "sysdate" : 1649085576000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 202,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085576567293202,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Components Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Outgoing ATB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "firstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtM7wZM9YxH9rx",
          "urihash" : "zWtM7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Outgoing ATB interfaces ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "6s9Z37exrFKCceR5",
        "urihash" : "6s9Z37exrFKCceR5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085669000,
        "permanentid" : "9630389a02ab1bb5fe0d77ab4695e10cf98cd4725e88156e7b9045d703c0",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a8085",
        "transactionid" : 863780,
        "title" : "Outgoing ATB interfaces ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085669000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085669754176629,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 150,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 150,
        "sysdate" : 1649085669000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085669000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085669754176629,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Outgoing ATB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "Excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "FirstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components"
    }, {
      "title" : "TPIU CoreSight management registers",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "firstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtM7wZM9YxH9rx",
          "urihash" : "zWtM7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU CoreSight management registers ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "xiGhvR5MJJzN7no",
        "urihash" : "xiGhvR5MJJzN7no",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "ebc744af4f6a05b02563bb4ef69ba7a84ca90578017391676727787ec33a",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a6",
        "transactionid" : 863774,
        "title" : "TPIU CoreSight management registers ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435547561316,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 2227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428675,
        "syssize" : 2227,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435547561316,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "syscollection" : "default"
      },
      "Title" : "TPIU CoreSight management registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "Excerpt" : "[8:6] 3'b010 FIFO size in powers of 2. A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "FirstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ..."
    }, {
      "title" : "Current Port Size Register, 0x004",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "firstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtM7wZM9YxH9rx",
          "urihash" : "zWtM7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Current Port Size Register, 0x004 ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "GDl4TQfkXKgvrJ2",
        "urihash" : "GDl4TQfkXKgvrJ2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "12dd1c509ebe9fe8a0933a0bcbc0738f5b39ac0f474608f51c364795025d",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a9",
        "transactionid" : 863774,
        "title" : "Current Port Size Register, 0x004 ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435803157103,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428645,
        "syssize" : 791,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435803157103,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "syscollection" : "default"
      },
      "Title" : "Current Port Size Register, 0x004",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "Excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "FirstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ..."
    } ],
    "totalNumberOfChildResults" : 227,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Authentication requirements for replicators ",
      "document_number" : "ddi0314",
      "document_version" : "h",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3494660",
      "sysurihash" : "gNXmZ4HocfcQV6Ut",
      "urihash" : "gNXmZ4HocfcQV6Ut",
      "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1247184000000,
      "topparentid" : 3494660,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627484569000,
      "sysconcepts" : "replicators ; inputs capable ; Authentication requirements",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
      "attachmentparentid" : 3494660,
      "parentitem" : "610171999ebe3a7dbd3a8002",
      "concepts" : "replicators ; inputs capable ; Authentication requirements",
      "documenttype" : "html",
      "isattachment" : "3494660",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085669000,
      "permanentid" : "831328a6e80eba0324dd03e98bf4777aaca2cedac5fe4213adcfceb862e9",
      "syslanguage" : [ "English" ],
      "itemid" : "6101719b9ebe3a7dbd3a8089",
      "transactionid" : 863780,
      "title" : "Authentication requirements for replicators ",
      "products" : [ "CoreSight Components" ],
      "date" : 1649085669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0314:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085669838219750,
      "sysisattachment" : "3494660",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494660,
      "size" : 177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085429096,
      "syssize" : 177,
      "sysdate" : 1649085669000,
      "haslayout" : "1",
      "topparent" : "3494660",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494660,
      "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "modified" : 1639043014000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085669838219750,
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "syscollection" : "default"
    },
    "Title" : "Authentication requirements for replicators",
    "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "Excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "FirstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components"
  }, {
    "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED AS IS. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm Cortex-R52 Processor Revision: r1p3 Technical Reference Manual Copyright  20162020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm Cortex-R52 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfle",
        "urihash" : "cFj8gJyjJMQbfle",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfle",
        "urihash" : "cFj8gJyjJMQbfle",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "The debug model",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "firstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfle",
          "urihash" : "cFj8gJyjJMQbfle",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The debug model ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "KVsLI5YkwDlXkQDU",
        "urihash" : "KVsLI5YkwDlXkQDU",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "a26fe6cd12c2f0165c03bfd5fc147ef69878f7cccc3799645f7a66694340",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe9f86e16515cdc2479",
        "transactionid" : 905448,
        "title" : "The debug model ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871375512122,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 2667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845057,
        "syssize" : 2667,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871375512122,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "syscollection" : "default"
      },
      "Title" : "The debug model",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "Excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "FirstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ..."
    }, {
      "title" : "Cross trigger register summary",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "firstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfle",
          "urihash" : "cFj8gJyjJMQbfle",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross trigger register summary ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "GqYAH2IAxqkbJyH",
        "urihash" : "GqYAH2IAxqkbJyH",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "153eaaec2dd7d15f04b41a457492765669ccce9d28d752334566f51e76f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905feaf86e16515cdc24b3",
        "transactionid" : 905448,
        "title" : "Cross trigger register summary ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871316198582,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 3477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845088,
        "syssize" : 3477,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 226,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871316198582,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cross trigger register summary",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "Excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "FirstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ..."
    } ],
    "totalNumberOfChildResults" : 563,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "document_number" : "100026",
      "document_version" : "0103",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5035168",
      "sysauthor" : "ARM",
      "sysurihash" : "0mtqQ4GX7M5kM",
      "urihash" : "0mtqQ4GX7M5kM",
      "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "keywords" : "Real-Time, Cortex-R, Cortex-R52",
      "systransactionid" : 905448,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595970165000,
      "topparentid" : 5035168,
      "numberofpages" : 694,
      "sysconcepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
      "attachmentparentid" : 5035168,
      "parentitem" : "5f905fe6f86e16515cdc2351",
      "concepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5035168",
      "sysindexeddate" : 1655720873000,
      "permanentid" : "af5eda39a7dc5ecabcea2ef4c31eb43cc972a2c6803c912243f0a61ca823",
      "syslanguage" : [ "English" ],
      "itemid" : "5f905fedf86e16515cdc25e2",
      "transactionid" : 905448,
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "subject" : "This book is for the Cortex-R52 processor.",
      "date" : 1655720872000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100026:0103:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655720872061865944,
      "sysisattachment" : "5035168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5035168,
      "size" : 4125273,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655720852149,
      "syssubject" : "This book is for the Cortex-R52 processor.",
      "syssize" : 4125273,
      "sysdate" : 1655720872000,
      "topparent" : "5035168",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 5035168,
      "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 6852,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655720873000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655720872061865944,
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED AS IS. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm Cortex-R52 Processor Revision: r1p3 Technical Reference Manual Copyright  20162020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm Cortex-R52 Processor"
  }, {
    "title" : "AArch32 UNPREDICTABLE Behaviors",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "firstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krUm6BIsNjAjyOA",
        "urihash" : "krUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f0a3736a0d2e8627dc",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788409488710,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718020,
        "syssize" : 4390,
        "sysdate" : 1655114788000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788409488710,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "UNPREDICTABLE instructions within an IT Block",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "firstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "UNPREDICTABLE instructions within an IT Block ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "z531H2WpMymysJ",
        "urihash" : "z531H2WpMymysJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "4b7dfcbc7a942a71968e0ecc8af52a5b8842bc5cf58aa0c15a6ef0b9b16a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c14",
        "transactionid" : 902345,
        "title" : "UNPREDICTABLE instructions within an IT Block ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785769360464,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 542,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785769360464,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "syscollection" : "default"
      },
      "Title" : "UNPREDICTABLE instructions within an IT Block",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "Excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "FirstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ..."
    }, {
      "title" : "Debug events",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "firstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug events ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "RuKgG2E5Cw0XJJJ",
        "urihash" : "RuKgG2E5Cw0XJJJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "d4053cd9f7b75f894bd350ef7bd04b9a1bec2d80ffb2e26f82943b2cb2f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b05",
        "transactionid" : 902345,
        "title" : "Debug events ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785738516378,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 366,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785738516378,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "syscollection" : "default"
      },
      "Title" : "Debug events",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "Excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "FirstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception."
    }, {
      "title" : "External access permissions to debug registers",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "firstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krUm6BIsNjAjyOA",
          "urihash" : "krUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External access permissions to debug registers ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "OJtq8Kxnn3K3NhDz",
        "urihash" : "OJtq8Kxnn3K3NhDz",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "6c65f73c479e78747db8eaeec193f1db88226dd6a3a475316511ed3f4266",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b04",
        "transactionid" : 902345,
        "title" : "External access permissions to debug registers ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785605680435,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 1464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 1464,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785605680435,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "syscollection" : "default"
      },
      "Title" : "External access permissions to debug registers",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "Excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "FirstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ..."
    } ],
    "totalNumberOfChildResults" : 568,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch32 UNPREDICTABLE Behaviors ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysurihash" : "5WvAZpTbexJLSPip",
      "urihash" : "5WvAZpTbexJLSPip",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543164718000,
      "topparentid" : 4818485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585318384000,
      "sysconcepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818485,
      "parentitem" : "5e7e09f0a3736a0d2e8627dc",
      "concepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "documenttype" : "html",
      "isattachment" : "4818485",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114785000,
      "permanentid" : "d74da27b4eff5f6975363943a9dcc06bb658dc2573ae2f2c93f8f4eea033",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f5a3736a0d2e862c12",
      "transactionid" : 902345,
      "title" : "AArch32 UNPREDICTABLE Behaviors ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114785000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100442:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114785882447979,
      "sysisattachment" : "4818485",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818485,
      "size" : 470,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114718020,
      "syssize" : 470,
      "sysdate" : 1655114785000,
      "haslayout" : "1",
      "topparent" : "4818485",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818485,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114785000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "modified" : 1655114708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114785882447979,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "syscollection" : "default"
    },
    "Title" : "AArch32 UNPREDICTABLE Behaviors",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "Excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "FirstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright  20172020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm CoreSight System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "275t99x03h2yhLH",
        "urihash" : "275t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "275t99x03h2yhLH",
          "urihash" : "275t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rHwFrpWUw",
        "urihash" : "vDl14rHwFrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "275t99x03h2yhLH",
          "urihash" : "275t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "275t99x03h2yhLH",
          "urihash" : "275t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVHD54f7",
        "urihash" : "NvwGt6rrVHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright  20172020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm CoreSight System- ..."
  }, {
    "title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "excerpt" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features ... Bit field descriptions MVFR2_EL1 is a 32-bit register. ... 0x4 Supports: Floating-point selection.",
    "firstSentences" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR2_EL1 is a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkeM37bh9f3i8",
        "urihash" : "skgkeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114787000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f50",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114787000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114787340904733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773549,
        "syssize" : 4472,
        "sysdate" : 1655114787000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114787000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114787340904733,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "excerpt" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 The MVFR0_EL1 describes the features provided by the AArch64 Advanced SIMD and ... Bit field descriptions MVFR0_EL1 is a 32-bit register.",
      "firstSentences" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 The MVFR0_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0_EL1 is a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkeM37bh9f3i8",
          "urihash" : "skgkeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "Uzqt6o5n2kIBnaEV",
        "urihash" : "Uzqt6o5n2kIBnaEV",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "hardware ; floating-point ; rounding modes ; Reference Manual Armv8 ; VFPv3 ; register bank ; Advanced SIMD ; exception trapping ; assignments FPRound",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "hardware ; floating-point ; rounding modes ; Reference Manual Armv8 ; VFPv3 ; register bank ; Advanced SIMD ; exception trapping ; assignments FPRound",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149780000,
        "permanentid" : "97f2d2f863f009d3bf1884f83ae0ee483d28de3c5c1a5a7b958b0f32ee86",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f5d",
        "transactionid" : 864279,
        "title" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1649149780000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149780560684591,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2022,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149770480,
        "syssize" : 2022,
        "sysdate" : 1649149780000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1?lang=en",
        "modified" : 1648225274000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149780560684591,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr0-el1--media-and-vfp-feature-register-0--el1",
      "Excerpt" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 The MVFR0_EL1 describes the features provided by the AArch64 Advanced SIMD and ... Bit field descriptions MVFR0_EL1 is a 32-bit register.",
      "FirstSentences" : "MVFR0_EL1, Media and VFP Feature Register 0, EL1 The MVFR0_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0_EL1 is a ..."
    }, {
      "title" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "excerpt" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 The MVFR1_EL1 describes the features provided by the AArch64 Advanced SIMD and ... Bit field descriptions MVFR1_EL1 is a 32-bit register.",
      "firstSentences" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 The MVFR1_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR1_EL1 is a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkeM37bh9f3i8",
          "urihash" : "skgkeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "hREcIuBWbGkohHZr",
        "urihash" : "hREcIuBWbGkohHZr",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "Advanced SIMD ; unit supports ; MVFR1 ; EL1 ; processing instructions ; NaN ; assignments SIMDFMAC ; FPDNaN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "Advanced SIMD ; unit supports ; MVFR1 ; EL1 ; processing instructions ; NaN ; assignments SIMDFMAC ; FPDNaN",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149781000,
        "permanentid" : "bb656d3e1de0b11da245c2762fbab3d0b37c84d5cf77777e89348254f781",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f5e",
        "transactionid" : 864279,
        "title" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1649149781000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149781339034753,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149770480,
        "syssize" : 2111,
        "sysdate" : 1649149781000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1?lang=en",
        "modified" : 1648225274000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149781339034753,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
        "syscollection" : "default"
      },
      "Title" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr1-el1--media-and-vfp-feature-register-1--el1",
      "Excerpt" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 The MVFR1_EL1 describes the features provided by the AArch64 Advanced SIMD and ... Bit field descriptions MVFR1_EL1 is a 32-bit register.",
      "FirstSentences" : "MVFR1_EL1, Media and VFP Feature Register 1, EL1 The MVFR1_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR1_EL1 is a ..."
    }, {
      "title" : "FPSR, Floating-point Status Register",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/fpsr--floating-point-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "excerpt" : "This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written ... Usage constraints Accessing the FPSR To access the FPSR: MRS <Xt>, FPSR; Read FPSR ...",
      "firstSentences" : "FPSR, Floating-point Status Register The FPSR provides floating-point system status information. Bit field descriptions FPSR is a 32-bit register. Figure 2-2 FPSR bit assignments N, [31] Negative ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkeM37bh9f3i8",
          "urihash" : "skgkeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FPSR, Floating-point Status Register ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "wzjmCjhw2wUPtobY",
        "urihash" : "wzjmCjhw2wUPtobY",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "cumulative exception ; Invalid Operation ; Input Denormal ; res0 ; SIMD integer ; IOC ; OFC ; UFC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "cumulative exception ; Invalid Operation ; Input Denormal ; res0 ; SIMD integer ; IOC ; OFC ; UFC",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149781000,
        "permanentid" : "746d6ac700ce69af766a6268cd8f4c59def9f4a6a26c4e21a0112bde56cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f5c",
        "transactionid" : 864279,
        "title" : "FPSR, Floating-point Status Register ",
        "products" : [ "Cortex-A55" ],
        "date" : 1649149781000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149781422018855,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2536,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/fpsr--floating-point-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149770480,
        "syssize" : 2536,
        "sysdate" : 1649149781000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/fpsr--floating-point-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/fpsr--floating-point-status-register?lang=en",
        "modified" : 1648225274000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149781422018855,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
        "syscollection" : "default"
      },
      "Title" : "FPSR, Floating-point Status Register",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/fpsr--floating-point-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/fpsr--floating-point-status-register",
      "Excerpt" : "This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written ... Usage constraints Accessing the FPSR To access the FPSR: MRS <Xt>, FPSR; Read FPSR ...",
      "FirstSentences" : "FPSR, Floating-point Status Register The FPSR provides floating-point system status information. Bit field descriptions FPSR is a 32-bit register. Figure 2-2 FPSR bit assignments N, [31] Negative ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "UQp16dSvY2xXPD2",
      "urihash" : "UQp16dSvY2xXPD2",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1542976728000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585321695000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818873,
      "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
      "documenttype" : "html",
      "isattachment" : "4818873",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114785000,
      "permanentid" : "5779fce7aca537913054e5562870d9264a50cb6f352be75d187ba3408080",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e16dfb2608e4d7f0a2f5f",
      "transactionid" : 902345,
      "title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114785000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114785661279471,
      "sysisattachment" : "4818873",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818873,
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114773531,
      "syssize" : 1315,
      "sysdate" : 1655114785000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 98,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114785000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
      "modified" : 1655114755000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114785661279471,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
      "syscollection" : "default"
    },
    "Title" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/mvfr2-el1--media-and-vfp-feature-register-2--el1",
    "Excerpt" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features ... Bit field descriptions MVFR2_EL1 is a 32-bit register. ... 0x4 Supports: Floating-point selection.",
    "FirstSentences" : "MVFR2_EL1, Media and VFP Feature Register 2, EL1 The MVFR2_EL1 describes the features provided by the AArch64 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR2_EL1 is a ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqXDsUmz9e3",
        "urihash" : "2PaduqXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqXDsUmz9e3",
          "urihash" : "2PaduqXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqXDsUmz9e3",
          "urihash" : "2PaduqXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JZ1xkfzhvh16qOl",
        "urihash" : "JZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqXDsUmz9e3",
          "urihash" : "2PaduqXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "Counter Reload Value Registers 0-1",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "excerpt" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
    "firstSentences" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter. Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. Configurations ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "orqTgVUNy8z7EJ",
        "urihash" : "orqTgVUNy8z7EJ",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de012a3736a0d2e861bff",
        "transactionid" : 902343,
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660922913481,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 4409,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660922913481,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "ViewData Include/Exclude Single Address Comparator Register",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "excerpt" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "firstSentences" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the single address comparators that control the ViewData Include\\/Exclude control. Usage constraints Can only ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgVUNy8z7EJ",
          "urihash" : "orqTgVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ViewData Include/Exclude Single Address Comparator Register ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "U8qq19JfrmYbQWor",
        "urihash" : "U8qq19JfrmYbQWor",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "assignments ; configurations ; address comparators ; control ; ViewData ; processor ETM ; Usage constraints ; Reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "assignments ; configurations ; address comparators ; control ; ViewData ; processor ETM ; Usage constraints ; Reset",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "d7ceba40663b1e39ee89a392a4c9baf3c02cc8a013a0e3ce270c6815a829",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861d12",
        "transactionid" : 902343,
        "title" : "ViewData Include/Exclude Single Address Comparator Register ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658338507658,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 1026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610599,
        "syssize" : 1026,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658338507658,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
        "syscollection" : "default"
      },
      "Title" : "ViewData Include/Exclude Single Address Comparator Register",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/viewdata-include-exclude-single-address-comparator-register",
      "Excerpt" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
      "FirstSentences" : "ViewData Include\\/Exclude Single Address Comparator Register The TRCVDSACCTLR defines the single address comparators that control the ViewData Include\\/Exclude control. Usage constraints Can only ..."
    }, {
      "title" : "The CoreSight debug environment",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "excerpt" : "You can read out the trace at low speed using a JTAG or Serial Wire interface when the trace capture is ... One ETM dedicated to each core. The CoreSight debug environment Cortex-R8",
      "firstSentences" : "The CoreSight debug environment The Cortex-R8 processor ETM is designed for use with CoreSight, an extensible, system-wide debug and trace architecture from Arm. See the Arm CoreSight SoC-400 User ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgVUNy8z7EJ",
          "urihash" : "orqTgVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The CoreSight debug environment ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "eqMFM5S3YBbD29de",
        "urihash" : "eqMFM5S3YBbD29de",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "R8 processor ; tracing ; Cortex ; CoreSight ; interfaces ; SoC ; environment ; figure shows ; capabilities ; statically shared ; transaction direction ; Cross Trigger Matrix ; output off-chip ; on-chip storage ; unique identification ; Cross-triggering",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "R8 processor ; tracing ; Cortex ; CoreSight ; interfaces ; SoC ; environment ; figure shows ; capabilities ; statically shared ; transaction direction ; Cross Trigger Matrix ; output off-chip ; on-chip storage ; unique identification ; Cross-triggering",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "5821a395b34220cb2f3a290b74458a201e8b800626947fcbd5336123482c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861cd8",
        "transactionid" : 902343,
        "title" : "The CoreSight debug environment ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658298724756,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 2974,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610707,
        "syssize" : 2974,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658298724756,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
        "syscollection" : "default"
      },
      "Title" : "The CoreSight debug environment",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/about-the-etm/the-coresight-debug-environment",
      "Excerpt" : "You can read out the trace at low speed using a JTAG or Serial Wire interface when the trace capture is ... One ETM dedicated to each core. The CoreSight debug environment Cortex-R8",
      "FirstSentences" : "The CoreSight debug environment The Cortex-R8 processor ETM is designed for use with CoreSight, an extensible, system-wide debug and trace architecture from Arm. See the Arm CoreSight SoC-400 User ..."
    }, {
      "title" : "Reporting errors",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/fault-detection/external-memory-and-bus-protection/reporting-errors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "excerpt" : "Reporting errors The ECC logic protecting the AXI buses assumes that an entity in the system other than ... For this reason, the following events are output for every protected AXI interface: ...",
      "firstSentences" : "Reporting errors The ECC logic protecting the AXI buses assumes that an entity in the system other than the processor is responsible for reacting to any ECC error detected on the bus, to restart ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgVUNy8z7EJ",
          "urihash" : "orqTgVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reporting errors ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "9NWKz7sx7gOB8EhO",
        "urihash" : "9NWKz7sx7gOB8EhO",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "ECC error ; bus ; AXI ; related actions ; reset ; channels ; control ; reason",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "ECC error ; bus ; AXI ; related actions ; reset ; channels ; control ; reason",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "b25fcf667f542c6a0679e05a2901021686123f2d61b96bc1ed0e228c6b5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861c90",
        "transactionid" : 902343,
        "title" : "Reporting errors ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658262388516,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 621,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/fault-detection/external-memory-and-bus-protection/reporting-errors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610599,
        "syssize" : 621,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/fault-detection/external-memory-and-bus-protection/reporting-errors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/fault-detection/external-memory-and-bus-protection/reporting-errors?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658262388516,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
        "syscollection" : "default"
      },
      "Title" : "Reporting errors",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/fault-detection/external-memory-and-bus-protection/reporting-errors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/fault-detection/external-memory-and-bus-protection/reporting-errors",
      "Excerpt" : "Reporting errors The ECC logic protecting the AXI buses assumes that an entity in the system other than ... For this reason, the following events are output for every protected AXI interface: ...",
      "FirstSentences" : "Reporting errors The ECC logic protecting the AXI buses assumes that an entity in the system other than the processor is responsible for reacting to any ECC error detected on the bus, to restart ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Counter Reload Value Registers 0-1 ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "uVZ6QRYu5rhvjHR",
      "urihash" : "uVZ6QRYu5rhvjHR",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "assignments ; reload ; configurations ; processor ETM ; Usage constraints ; WI ; RAZ ; Reset",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "attachmentparentid" : 3447206,
      "parentitem" : "5e7de012a3736a0d2e861bff",
      "concepts" : "assignments ; reload ; configurations ; processor ETM ; Usage constraints ; WI ; RAZ ; Reset",
      "documenttype" : "html",
      "isattachment" : "3447206",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114658000,
      "permanentid" : "2bc88dad2b80ba96daf6d48dfbe481a0a38dd1b620970d8fa5720c445ae6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de013a3736a0d2e861d18",
      "transactionid" : 902343,
      "title" : "Counter Reload Value Registers 0-1 ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114658000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114658368030085,
      "sysisattachment" : "3447206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447206,
      "size" : 745,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610660,
      "syssize" : 745,
      "sysdate" : 1655114658000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 65,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114658368030085,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
      "syscollection" : "default"
    },
    "Title" : "Counter Reload Value Registers 0-1",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/counter-reload-value-registers-0-1",
    "Excerpt" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter ... Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. ... RAZ\\/WI.",
    "FirstSentences" : "Counter Reload Value Registers 0-1 The TRCCNTRLDVRn define the reload value for the counter. Usage constraints Can only be written when the Cortex-R8 processor ETM is disabled. Configurations ..."
  }, {
    "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "excerpt" : "Words and logos marked with  or  are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "firstSentences" : "ARM Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright  2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM Cortex-A34 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "lwYwIF2Qw1qBrr",
        "urihash" : "lwYwIF2Qw1qBrr",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f215ea424a9cf05577",
        "transactionid" : 902341,
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515039084929,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 4208,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515039084929,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "lwYwIF2Qw1qBrr",
          "urihash" : "lwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "pTa3GxMxpkrIRgc",
        "urihash" : "pTa3GxMxpkrIRgc",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e6a0312741fdefa206e5e7141b78dc3f71662b7c0639a52f3d40fccdb766",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf0570a",
        "transactionid" : 902341,
        "title" : "Revisions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515176842031,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 1085,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515176842031,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. All versions Revisions Cortex-A34",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "firstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "lwYwIF2Qw1qBrr",
          "urihash" : "lwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "LXmeK4l3nEaGJGtE",
        "urihash" : "LXmeK4l3nEaGJGtE",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e85f02d58b6d86a2309b2e6dc1e43725252fa295b0177434f129a4ac9c03",
        "syslanguage" : [ "English", "Catalan" ],
        "itemid" : "60b871f615ea424a9cf056f0",
        "transactionid" : 902341,
        "title" : "Appendices ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515091589484,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 551,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English", "Catalan" ],
        "sysrowid" : 1655114515091589484,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "FirstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ..."
    }, {
      "title" : "Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "firstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "lwYwIF2Qw1qBrr",
          "urihash" : "lwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal Descriptions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "As5znD6O8VTFBT6",
        "urihash" : "As5znD6O8VTFBT6",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "interface signals ; Broadcast",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "interface signals ; Broadcast",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "17c73a3461db462f82c5aa83898ee2916de3a8aecf4bfa08b6120089734e",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf056f1",
        "transactionid" : 902341,
        "title" : "Signal Descriptions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515045536164,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 645,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 645,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515045536164,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "Excerpt" : "AXI interface signals. ... ETM signals. PMU interface signals. CTI interface signals. DFT interface signals. MBIST interface signals. Signal Descriptions Cortex-A34",
      "FirstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ..."
    } ],
    "totalNumberOfChildResults" : 355,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "document_number" : "100246",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4611252",
      "sysauthor" : "ARM",
      "sysurihash" : "j7XBBxe1DL2O7cE",
      "urihash" : "j7XBBxe1DL2O7cE",
      "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "systransactionid" : 902341,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488644449000,
      "topparentid" : 4611252,
      "numberofpages" : 568,
      "sysconcepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
      "attachmentparentid" : 4611252,
      "parentitem" : "60b871f215ea424a9cf05577",
      "concepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "documenttype" : "pdf",
      "isattachment" : "4611252",
      "sysindexeddate" : 1655114517000,
      "permanentid" : "48dc5e852ec17b3047f3eaac2805316993ddc89010cbd40e9e71ddaa117a",
      "syslanguage" : [ "English" ],
      "itemid" : "60b871f615ea424a9cf05728",
      "transactionid" : 902341,
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "subject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "date" : 1655114517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100246:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114517454978166,
      "sysisattachment" : "4611252",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4611252,
      "size" : 2476957,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114514899,
      "syssubject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "syssize" : 2476957,
      "sysdate" : 1655114517000,
      "topparent" : "4611252",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 4611252,
      "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4963,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114517000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114517454978166,
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "Excerpt" : "Words and logos marked with  or  are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 Confidentiality Status",
    "FirstSentences" : "ARM Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright  2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM Cortex-A34 Processor"
  }, {
    "title" : "Configuration options for the ETM unit and trace resources",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources.",
    "firstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVA",
        "urihash" : "MjgOb8RMzkrIzVA",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Integration Instruction ATB Data Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "excerpt" : "[31:5] Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. Integration Instruction ATB Data Register Cortex-A32",
      "firstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVA",
          "urihash" : "MjgOb8RMzkrIzVA",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration Instruction ATB Data Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "7wP4jvVsqSh8dPV",
        "urihash" : "7wP4jvVsqSh8dPV",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "01cc5a5b394a2ae2e085a7bc89aa89b491d8642e546d946bc91e076e866e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5274f",
        "transactionid" : 902340,
        "title" : "Integration Instruction ATB Data Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441334723176,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 1070,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429826,
        "syssize" : 1070,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441334723176,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Instruction ATB Data Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "Excerpt" : "[31:5] Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. Integration Instruction ATB Data Register Cortex-A32",
      "FirstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ..."
    }, {
      "title" : "Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "excerpt" : "Attributes PMCEID0 is a 32-bit register. ... [20] 0x14 L1I_CACHE L1 Instruction cache access: 1 This event is implemented. ... [9] 0x09 EXC_TAKEN Exception taken: 1 This event is implemented.",
      "firstSentences" : "Performance Monitors Common Event Identification Register 0 The PMCEID0 characteristics are: Purpose Defines which common architectural and common microarchitectural feature events are implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVA",
          "urihash" : "MjgOb8RMzkrIzVA",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "UwaPAiuHwv7J1gvk",
        "urihash" : "UwaPAiuHwv7J1gvk",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "PMCEID0 ; common architectural ; L2 cache ; A32 processor ; even-numbered counters ; Cortex ; register ; Reference Manual Armv8 ; Non-secure states",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "PMCEID0 ; common architectural ; L2 cache ; A32 processor ; even-numbered counters ; Cortex ; register ; Reference Manual Armv8 ; Non-secure states",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "1d1c68b02226041828ec5a6f84567eeff59632f529aa2b1a0b91f7bcebe6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5270c",
        "transactionid" : 902340,
        "title" : "Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441333186530,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 4987,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429764,
        "syssize" : 4987,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 251,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441333186530,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/pmu-registers/performance-monitors-common-event-identification-register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/pmu-registers/performance-monitors-common-event-identification-register-0",
      "Excerpt" : "Attributes PMCEID0 is a 32-bit register. ... [20] 0x14 L1I_CACHE L1 Instruction cache access: 1 This event is implemented. ... [9] 0x09 EXC_TAKEN Exception taken: 1 This event is implemented.",
      "FirstSentences" : "Performance Monitors Common Event Identification Register 0 The PMCEID0 characteristics are: Purpose Defines which common architectural and common microarchitectural feature events are implemented."
    }, {
      "title" : "Sequencer Reset Control Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "excerpt" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to ... Usage constraints Accepts writes only when the trace unit is disabled. ... [6:4]",
      "firstSentences" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to state 0. Usage constraints Accepts writes only when the trace unit is disabled. If the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVA",
          "urihash" : "MjgOb8RMzkrIzVA",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Sequencer Reset Control Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "Z6phDE7Tzki63pi",
        "urihash" : "Z6phDE7Tzki63pi",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "resource ; Boolean combined ; single selected ; res0 ; configurations ; sequencer ; Figure C10 ; register summary ; state transitions ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "resource ; Boolean combined ; single selected ; res0 ; configurations ; sequencer ; Figure C10 ; register summary ; state transitions ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "67197d555734bb5a7399f215185554692f5ca8aa6ec65d3fd45fd2306d48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5272e",
        "transactionid" : 902340,
        "title" : "Sequencer Reset Control Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441325641377,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 966,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429811,
        "syssize" : 966,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441325641377,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
        "syscollection" : "default"
      },
      "Title" : "Sequencer Reset Control Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/sequencer-reset-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/sequencer-reset-control-register",
      "Excerpt" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to ... Usage constraints Accepts writes only when the trace unit is disabled. ... [6:4]",
      "FirstSentences" : "Sequencer Reset Control Register The TRCSEQRSTEVR characteristics are: Purpose Resets the sequencer to state 0. Usage constraints Accepts writes only when the trace unit is disabled. If the ..."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuration options for the ETM unit and trace resources ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "rToekCorkza2v1Ru",
      "urihash" : "rToekCorkza2v1Ru",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114442000,
      "permanentid" : "f73a326f615646c9483c5d33c8d842e4e9eddb96578df1f4ae54a1876d0b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca42cbfe76649ba526ce",
      "transactionid" : 902340,
      "title" : "Configuration options for the ETM unit and trace resources ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441361823405,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 2044,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429811,
      "syssize" : 2044,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114442000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441361823405,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "syscollection" : "default"
    },
    "Title" : "Configuration options for the ETM unit and trace resources",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
    "Excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources.",
    "FirstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ..."
  }, {
    "title" : "Redundant CPU signals",
    "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "excerpt" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these ...",
    "firstSentences" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these signals.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "c9, Event Count Registers",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "excerpt" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor ... Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an ...",
      "firstSentences" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor. Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an event ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "c9, Event Count Registers ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "kkVY693XQOEXy0qJ",
        "urihash" : "kkVY693XQOEXy0qJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "register ; see c9 ; counts instances ; Accessible",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "register ; see c9 ; counts instances ; Accessible",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "da7d3d10201f6f871f2f15f2a43dc7afa92c8a8d0c3bea8cc1a1d7b67d76",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288adbdee951c1cd883c",
        "transactionid" : 885011,
        "title" : "c9, Event Count Registers ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742863540732,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 720,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737571,
        "syssize" : 720,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742863540732,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
        "syscollection" : "default"
      },
      "Title" : "c9, Event Count Registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Events-and-Performance-Monitor/Performance-monitoring-registers/c9--Event-Count-Registers",
      "Excerpt" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor ... Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an ...",
      "FirstSentences" : "c9, Event Count Registers There are three Event Count Registers (PMXEVCNTR0-PMXEVCNTR2) in the processor. Each PMXEVCNTR Register, as selected by the PMSELR Register, counts instances of an event ..."
    }, {
      "title" : "Background regions",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "excerpt" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical ... You can also use the overlapping properties to specify a background region.",
      "firstSentences" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical memory devices in the system. You can also use the overlapping properties to specify ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Background regions ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "LmsqsLWsk9yrvZ7V",
        "urihash" : "LmsqsLWsk9yrvZ7V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "background region ; physical memory ; MPU ; falls ; overlapping ; accesses ; causes Privileged ; programming error ; areas sparsely",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "background region ; physical memory ; MPU ; falls ; overlapping ; accesses ; causes Privileged ; programming error ; areas sparsely",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "24164cac1d81fa3698dbbf149bb9b71f958ce7ec87d69df20caaec0ed3f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288adbdee951c1cd8846",
        "transactionid" : 885011,
        "title" : "Background regions ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742834299166,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 1183,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737309,
        "syssize" : 1183,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742834299166,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
        "syscollection" : "default"
      },
      "Title" : "Background regions",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Memory-Protection-Unit/About-the-MPU/Background-regions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Memory-Protection-Unit/About-the-MPU/Background-regions",
      "Excerpt" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical ... You can also use the overlapping properties to specify a background region.",
      "FirstSentences" : "Background regions Overlapping regions increase the flexibility of how the regions can be mapped onto physical memory devices in the system. You can also use the overlapping properties to specify ..."
    }, {
      "title" : "Correctable Fault Location Register",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/System-Control/Register-descriptions/Correctable-Fault-Location-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "excerpt" : "For cache errors, this value is always 0b00. [23:14] - RAZ. [13:5] Index Indicates the index of the location where the error occurred. [4:2] - RAZ. [1:0] ... Table 4.57.",
      "firstSentences" : "Correctable Fault Location Register The CFLR characteristics are: Purpose Indicates the location of the last correctable error that occurred during cache or TCM operations. Usage constraints The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Correctable Fault Location Register ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "uXStINMNx2WmXQPq",
        "urihash" : "uXStINMNx2WmXQPq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
        "systransactionid" : 885011,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "correctable errors ; data cache ; accesses ; single-bit ; parity ; assignments ; shows ; PFU ; takes priority ; write-through behavior ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "correctable errors ; data cache ; accesses ; single-bit ; parity ; assignments ; shows ; PFU ; takes priority ; write-through behavior ; regardless",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177742000,
        "permanentid" : "78048e1ac36bc80e6134194e7bd4d47ab7d795b24d77059aecc4ec5bb17d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288adbdee951c1cd8825",
        "transactionid" : 885011,
        "title" : "Correctable Fault Location Register ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177742000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177742798609325,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 2942,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/System-Control/Register-descriptions/Correctable-Fault-Location-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737165,
        "syssize" : 2942,
        "sysdate" : 1652177742000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/System-Control/Register-descriptions/Correctable-Fault-Location-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/System-Control/Register-descriptions/Correctable-Fault-Location-Register?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177742798609325,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
        "syscollection" : "default"
      },
      "Title" : "Correctable Fault Location Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/System-Control/Register-descriptions/Correctable-Fault-Location-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/System-Control/Register-descriptions/Correctable-Fault-Location-Register",
      "Excerpt" : "For cache errors, this value is always 0b00. [23:14] - RAZ. [13:5] Index Indicates the index of the location where the error occurred. [4:2] - RAZ. [1:0] ... Table 4.57.",
      "FirstSentences" : "Correctable Fault Location Register The CFLR characteristics are: Purpose Indicates the location of the last correctable error that occurred during cache or TCM operations. Usage constraints The ..."
    } ],
    "totalNumberOfChildResults" : 304,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Redundant CPU signals ",
      "document_number" : "ddi0460",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4885934",
      "sysurihash" : "JOUwfjmfsnrZHa0p",
      "urihash" : "JOUwfjmfsnrZHa0p",
      "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "systransactionid" : 885011,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316899650000,
      "topparentid" : 4885934,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594108040000,
      "sysconcepts" : "CPU configuration ; signals ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 4885934,
      "parentitem" : "5f042888dbdee951c1cd879b",
      "concepts" : "CPU configuration ; signals ; functionality",
      "documenttype" : "html",
      "isattachment" : "4885934",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652177742000,
      "permanentid" : "88727e9ca683825c729cdccf16ff6010a31d3f03ffeb020a63dad9da6a2f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04288cdbdee951c1cd892b",
      "transactionid" : 885011,
      "title" : "Redundant CPU signals ",
      "products" : [ "Cortex-R5" ],
      "date" : 1652177742000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Functional Safety" ],
      "document_id" : "ddi0460:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652177742893496552,
      "sysisattachment" : "4885934",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4885934,
      "size" : 371,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652177737181,
      "syssize" : 371,
      "sysdate" : 1652177742000,
      "haslayout" : "1",
      "topparent" : "4885934",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4885934,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for Cortex-R5 processors.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652177742000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
      "modified" : 1652177731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652177742893496552,
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
      "syscollection" : "default"
    },
    "Title" : "Redundant CPU signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Signal-Descriptions/Redundant-CPU-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Signal-Descriptions/Redundant-CPU-signals",
    "Excerpt" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these ...",
    "FirstSentences" : "Redundant CPU signals Table A.20 shows the redundant CPU signals. If you are implementing a redundant CPU configuration, contact ARM for more information about the functionality of these signals."
  }, {
    "title" : "c8 system operations",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "firstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "firstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "HFHUQ1GQ4qVJJLAi",
        "urihash" : "HFHUQ1GQ4qVJJLAi",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "reset ; cores ; nCORERESET ; registers ; nPRESETDBG ; assertion ; deassertion ; active-LOW ; nL2RESET nMBISTRESET ; retention state ; powerdown sequence ; architecture ; controller ; breakpoint",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "fa1473e0a81ab0b42616aaf81dd5d8362b4d7451dcfd3e18d9eb8d5f36d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a77",
        "transactionid" : 902337,
        "title" : "Resets ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348674144112,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 5718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326819,
        "syssize" : 5718,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 254,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348674144112,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/clocks--resets--and-input-synchronization/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/clocks--resets--and-input-synchronization/resets",
      "Excerpt" : "Individual core cold reset with debug active nCPUPORESET[CN:0] nCORERESET[CN:0] nPRESETDBG nL2RESET ... nCORERESET for that core must assert for at least 3 CLK cycles. ... Resets Cortex-A35",
      "FirstSentences" : "Resets The Cortex-A35 processor has active-LOW reset input signals that can be asynchronously asserted HIGH to LOW, or deasserted LOW to HIGH. nCPUPORESET[CN:0] Where CN is the number of cores ..."
    }, {
      "title" : "L2 Control Register",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "firstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L2 Control Register ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "1egJFPuLCqTC7qSO",
        "urihash" : "1egJFPuLCqTC7qSO",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "L2CTLR ; register ; control ; EL1 ; configuration ; cores ; Figure B1 ; Non-secure states ; A35 processor ; memory system ; assignments",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "258b1cb53abce5c1a11abc692a7129056b0b57bcac994f5438fd2a0f4b9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b18",
        "transactionid" : 902337,
        "title" : "L2 Control Register ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348672436750,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326627,
        "syssize" : 1819,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348672436750,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
        "syscollection" : "default"
      },
      "Title" : "L2 Control Register",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/l2-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/l2-control-register",
      "Excerpt" : "This field is RO. ... [20:6] ... [4:1] Reserved, RAZ. ... 1 3-cycle output delay from L2 data RAMs. ... To access the L2CTLR: MRC p15, 1, <Rt>, c9, c0, 2; Read L2CTLR into Rt Register ...",
      "FirstSentences" : "L2 Control Register The L2CTLR characteristics are: Purpose Provides implementation defined control options for the L2 memory system. Usage constraints This register is accessible as follows: EL0 ..."
    }, {
      "title" : "AArch64 PMU register summary",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "firstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 PMU register summary ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "xhiJ8MGYiqb189rP",
        "urihash" : "xhiJ8MGYiqb189rP",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "Performance Monitors User ; EL0 ; registers ; AArch64 Execution ; Architecture Reference Manual Armv8 ; counters ; RO ; Flag",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "c5182af18f88859156ad4bc5473b1e8b2eda917ca61824b81d1f193ad75e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0417158f500bd5c4c03",
        "transactionid" : 902337,
        "title" : "AArch64 PMU register summary ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348675771999,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326924,
        "syssize" : 2062,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348675771999,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 PMU register summary",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu-registers/aarch64-pmu-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu-registers/aarch64-pmu-register-summary",
      "Excerpt" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in ... The following table gives a summary of the Cortex-A35 PMU registers in the AArch64 ...",
      "FirstSentences" : "AArch64 PMU register summary The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions. The following table gives a ..."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "c8 system operations ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "F0ZBzM7XvdDJVLvw",
      "urihash" : "F0ZBzM7XvdDJVLvw",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "Inner Shareable ; system operations ; VA ; entries ; Architecture Reference Manual Armv8 ; instruction ; level c5 ; summary op1 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "2f4ab5926f9c0c2fe745ff3dfb2f4f67d9c30894564319924051e9ba4181",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd03f7158f500bd5c4ac7",
      "transactionid" : 902337,
      "title" : "c8 system operations ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348676658455,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 2396,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326706,
      "syssize" : 2396,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348676658455,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
      "syscollection" : "default"
    },
    "Title" : "c8 system operations",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c8-system-operations?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c8-system-operations",
    "Excerpt" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations.",
    "FirstSentences" : "c8 system operations System operations are divided into two categories. When the CRn value is c8, these operations are called c8 system operations. The following table shows the System operations ..."
  }, {
    "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "firstSentences" : "Arm Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright  20142017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    }, {
      "title" : "Threads [ALPHA]",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "firstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Threads [ALPHA] ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "9mAknQhXXhtqUh",
        "urihash" : "9mAknQhXXhtqUh",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "18c1649f3f8644b8d0c34428567d6bfba2003370dc4c569d58d5ea6d9d6a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376a6d",
        "transactionid" : 905562,
        "title" : "Threads [ALPHA] ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901292253578,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 5531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873734,
        "syssize" : 5531,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901292253578,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "syscollection" : "default"
      },
      "Title" : "Threads [ALPHA]",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "Excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "FirstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ..."
    }, {
      "title" : "mathlib double and single-precision floating-point functions",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "firstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "mathlib double and single-precision floating-point functions ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "tgDvkcWFQkCEzfQq",
        "urihash" : "tgDvkcWFQkCEzfQq",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "f1dcbbe95cae7881b98b7af12df0310efac6d79e1fa4e8bb7fcf7fbbc780",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376ac9",
        "transactionid" : 905562,
        "title" : "mathlib double and single-precision floating-point functions ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901228169685,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 832,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873792,
        "syssize" : 832,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901228169685,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "syscollection" : "default"
      },
      "Title" : "mathlib double and single-precision floating-point functions",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "Excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "FirstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ..."
    } ],
    "totalNumberOfChildResults" : 200,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "document_number" : "dui0808",
      "document_version" : "k",
      "content_type" : "User Guide",
      "systopparent" : "3870761",
      "sysauthor" : "ARM",
      "sysurihash" : "ZBe7GNdmStJIg7v1",
      "urihash" : "ZBe7GNdmStJIg7v1",
      "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "keywords" : "Software Development Tools, Compilers, ARM Compiler 6, Software Developers, Embedded Software Developers, Compilation, LLVM",
      "systransactionid" : 905562,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1598545871000,
      "topparentid" : 3870761,
      "numberofpages" : 218,
      "sysconcepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
      "attachmentparentid" : 3870761,
      "parentitem" : "5f4e10ceca7b6a3399376a4b",
      "concepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "documenttype" : "pdf",
      "isattachment" : "3870761",
      "sysindexeddate" : 1655724902000,
      "permanentid" : "fde8424ad3c6892988d93f4c14b992613e42bc0c8abe9a6d325d97f364d6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e10d0ca7b6a3399376b21",
      "transactionid" : 905562,
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "subject" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "date" : 1655724901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0808:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655724901955779662,
      "sysisattachment" : "3870761",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3870761,
      "size" : 1168227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655724877968,
      "syssubject" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "syssize" : 1168227,
      "sysdate" : 1655724901000,
      "topparent" : "3870761",
      "author" : "ARM",
      "label_version" : "6.6.4",
      "systopparentid" : 3870761,
      "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
      "wordcount" : 3709,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655724902000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655724901955779662,
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "Excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "FirstSentences" : "Arm Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright  20142017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm ..."
  }, {
    "title" : "Clock and reset",
    "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "firstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "zEtoeHvFmErYEvGB",
        "urihash" : "zEtoeHvFmErYEvGB",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032529931941038e00d31",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083848805828,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 3986,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 3986,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083848805828,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright  2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "A5o8OhqoBPwy6gt",
        "urihash" : "A5o8OhqoBPwy6gt",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "keywords" : "Cortex-M",
        "systransactionid" : 861290,
        "copyright" : "Copyright 2017 Arm Limited (or its affiliates). All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "numberofpages" : 59,
        "sysconcepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "documenttype" : "pdf",
        "isattachment" : "3678425",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "8f3f8094c49cfc2984c84bd4b9b8115c8124e5e2504c17a11bc0d09c244c",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d77",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "subject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087139002685,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 553924,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719054657,
        "syssubject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "syssize" : 553924,
        "sysdate" : 1648719087000,
        "topparent" : "3678425",
        "author" : "ARM Limited",
        "label_version" : "r2p0",
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 1751,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087139002685,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "Excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright  2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval"
    }, {
      "title" : "Platform",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "firstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "ESQX2bfm2WtXaaHN",
        "urihash" : "ESQX2bfm2WtXaaHN",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "926baf931458023864262a7d6fee99a9218d3a98655d92ac930c8c77fad7",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d45",
        "transactionid" : 861290,
        "title" : "Platform ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083006750695,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051956,
        "syssize" : 1038,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/introduction/limitations/platform?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083006750695,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "syscollection" : "default"
      },
      "Title" : "Platform",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "Excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "FirstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ..."
    }, {
      "title" : "Example header files and device driver files",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "firstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example header files and device driver files ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "tqBtC02E4qqBxre",
        "urihash" : "tqBtC02E4qqBxre",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "db8a36f6bcbad6b2159d7b9c9bba4ef13c23845ead1fc615b558f8b509e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d71",
        "transactionid" : 861290,
        "title" : "Example header files and device driver files ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083107159098,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 2692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051937,
        "syssize" : 2692,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083107159098,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "syscollection" : "default"
      },
      "Title" : "Example header files and device driver files",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "Excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "FirstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Clock and reset ",
      "document_number" : "dui0926",
      "document_version" : "b",
      "content_type" : "User Guide",
      "systopparent" : "3678425",
      "sysurihash" : "wiLsg9aRXBzLtZxP",
      "urihash" : "wiLsg9aRXBzLtZxP",
      "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1508244647000,
      "topparentid" : 3678425,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588605522000,
      "sysconcepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
      "attachmentparentid" : 3678425,
      "parentitem" : "5eb032529931941038e00d31",
      "concepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "documenttype" : "html",
      "isattachment" : "3678425",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719087000,
      "permanentid" : "de17925574150183304fb4a78ef002f3334ca71f6682b60b15a2fd15e1ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5eb032539931941038e00d5d",
      "transactionid" : 861290,
      "title" : "Clock and reset ",
      "products" : [ "Cortex-M0" ],
      "date" : 1648719087000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0926:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719087788756926,
      "sysisattachment" : "3678425",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3678425,
      "size" : 1699,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719051983,
      "syssize" : 1699,
      "sysdate" : 1648719087000,
      "haslayout" : "1",
      "topparent" : "3678425",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3678425,
      "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719087000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0926/b/functional-description/clock-and-reset?lang=en",
      "modified" : 1645437304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719087788756926,
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "syscollection" : "default"
    },
    "Title" : "Clock and reset",
    "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "Excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "FirstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ..."
  }, {
    "title" : "AMBA Test Interface Controller Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "excerpt" : "Where the term ARM is used it means ARM or any of its subsidiaries as appropriate. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "firstSentences" : "AMBA Test Interface Controller Copyright  1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright  1995-1997 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Test Interface Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller Data Sheet ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "au5WjCPPn11HqeO",
        "urihash" : "au5WjCPPn11HqeO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e3f",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525053817602,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1943,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525053817602,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA Test Interface Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "firstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn11HqeO",
          "urihash" : "au5WjCPPn11HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "BzKubpljSvouFlGl",
        "urihash" : "BzKubpljSvouFlGl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "d65573854caa5dad05701fa8cf83fa630ded9455d7f79b8aefd8f2adc5dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e41",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525237052659,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 357,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525237052659,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "Excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "FirstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "firstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn11HqeO",
          "urihash" : "au5WjCPPn11HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "HxuW2zIzmgE9EyAB",
        "urihash" : "HxuW2zIzmgE9EyAB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "641859bc6eece94d1c7df0df9ebe11f25fc09c3d722721e45ef38ab5151e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e44",
        "transactionid" : 861258,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525209162586,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 1093,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1093,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525209162586,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "Excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "FirstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn11HqeO",
          "urihash" : "au5WjCPPn11HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "YKAkNlAD9cMYydQP",
        "urihash" : "YKAkNlAD9cMYydQP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "ad8e18106866fb667f418521dbcda4b0906382706ac05ad91d173f2cd9cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e42",
        "transactionid" : 861258,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525126177842,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 983,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 983,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525126177842,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "Excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Test Interface Controller Data Sheet ",
      "document_number" : "ddi0043",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4876904",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ru6wMfKyx8ghzznS",
      "urihash" : "ru6wMfKyx8ghzznS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "systransactionid" : 861258,
      "copyright" : "Copyright  1995-1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185273264000,
      "topparentid" : 4876904,
      "numberofpages" : 16,
      "sysconcepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876904,
      "parentitem" : "5e8e147588295d1e18d34e3f",
      "concepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "documenttype" : "pdf",
      "isattachment" : "4876904",
      "sysindexeddate" : 1648717525000,
      "permanentid" : "b290ab97740568a59a07034f2c5dc476dba1a09875c0e4a9d28e9bf23aaa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e147588295d1e18d34e47",
      "transactionid" : 861258,
      "title" : "AMBA Test Interface Controller Data Sheet ",
      "date" : 1648717525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0043:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717525240788627,
      "sysisattachment" : "4876904",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876904,
      "size" : 122844,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717524689,
      "syssize" : 122844,
      "sysdate" : 1648717525000,
      "topparent" : "4876904",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876904,
      "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
      "wordcount" : 536,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717525000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717525240788627,
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface Controller Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "Excerpt" : "Where the term ARM is used it means ARM or any of its subsidiaries as appropriate. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "FirstSentences" : "AMBA Test Interface Controller Copyright  1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright  1995-1997 ARM Limited. All ..."
  }, {
    "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "document_number" : "ka004757",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4798768",
      "sysurihash" : "3llASernTTHTzIg",
      "urihash" : "3llASernTTHTzIg",
      "sysuri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634812333000,
      "topparentid" : 4798768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634812394000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "7ded32b43634cfb7777dd03c8334846ce0399eb9d4d12e24377adeabbb5b",
      "syslanguage" : [ "English" ],
      "itemid" : "617141eaac265639eac59664",
      "transactionid" : 861257,
      "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717505000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004757:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505581911812,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717504175,
      "syssize" : 63,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4798768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4798768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004757/1-0/?lang=en",
      "modified" : 1634812394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505581911812,
      "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "Uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Interface attributes",
    "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "clickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "firstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "YYwQPRW4fE3zF7GN",
        "urihash" : "YYwQPRW4fE3zF7GN",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd21",
        "transactionid" : 861257,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496152667686,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 360,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 360,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496152667686,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "firstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "82ILyAJLXw3obu70",
        "urihash" : "82ILyAJLXw3obu70",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "eff11f7b50f408f32bd55657ec9143b729e08db02d8bff267539a1e83a75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2d",
        "transactionid" : 861257,
        "title" : "AC characteristics ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496638309818,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 755,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 755,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data/ac-characteristics?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496638309818,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "Excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "FirstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ..."
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "JxwQVv2NS5sc4M1O",
        "urihash" : "JxwQVv2NS5sc4M1O",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "ARM ; terms of the agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "ARM ; terms of the agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "90e413c103082a5dc6bd2d5889cd83153e7ebd2fde813bad9c249113f41b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd26",
        "transactionid" : 861257,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496641005981,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 288,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496641005981,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ..."
    }, {
      "title" : "Physical data",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "firstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Physical data ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "y9YQuHiXbuCDN2P",
        "urihash" : "y9YQuHiXbuCDN2P",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "ddbb79e6f6045110e4f9a14986f76cd32503f057b6b5a4f739fa01a6aa45",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2c",
        "transactionid" : 861257,
        "title" : "Physical data ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496637210316,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 89,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 89,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496637210316,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "syscollection" : "default"
      },
      "Title" : "Physical data",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "Excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "FirstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3"
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Interface attributes ",
      "document_number" : "dto0011",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993893",
      "sysurihash" : "FdAiSID2roaPJlW4",
      "urihash" : "FdAiSID2roaPJlW4",
      "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671885000,
      "topparentid" : 4993893,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586848476000,
      "sysconcepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993893,
      "parentitem" : "5e9562dc8259fe2368e2bd21",
      "concepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "documenttype" : "html",
      "isattachment" : "4993893",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "9029fd5a9f23b1867db17f21e0fee4fe201b8be4afb70c9d28c0214fc07a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9562dc8259fe2368e2bd2b",
      "transactionid" : 861257,
      "title" : "Interface attributes ",
      "products" : [ "AMBA 3" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0011:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496725300565,
      "sysisattachment" : "4993893",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993893,
      "size" : 1683,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717483597,
      "syssize" : 1683,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4993893",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993893,
      "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0011/a/functional-description/interface-attributes?lang=en",
      "modified" : 1640097116000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496725300565,
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "syscollection" : "default"
    },
    "Title" : "Interface attributes",
    "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "Excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "FirstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ..."
  }, {
    "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "firstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "document_number" : "ka001350",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228691",
      "sysurihash" : "vNphIAwEO2T5TvSb",
      "urihash" : "vNphIAwEO2T5TvSb",
      "sysuri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602060733000,
      "topparentid" : 4228691,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602060775000,
      "sysconcepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "documenttype" : "html",
      "sysindexeddate" : 1648717491000,
      "permanentid" : "5cc07ea620eef3670c35f5e744fae7356dc7a4322548ab5f3a8b8233472f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d81e7bcda971b1456815a",
      "transactionid" : 861257,
      "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "products" : [ "AR500" ],
      "date" : 1648717491000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001350:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717491811699243,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 883,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717462941,
      "syssize" : 883,
      "sysdate" : 1648717491000,
      "haslayout" : "1",
      "topparent" : "4228691",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228691,
      "wordcount" : 84,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717491000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001350/1-0/?lang=en",
      "modified" : 1602060775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717491811699243,
      "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "Uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "Excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "FirstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ..."
  }, {
    "title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly?",
    "uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001405/1-0/en",
    "excerpt" : "Incorrect initialization procedure For products that have initialization procedures, it is important that ... What has caused my simulation to stall, deadlock, or behave unexpectedly? KBA",
    "firstSentences" : "Article ID: KA001405 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex-A65AE, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What has caused my simulation to stall, deadlock, or behave unexpectedly? ",
      "document_number" : "ka001405",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949199",
      "sysurihash" : "uAShlEfLceUwbViA",
      "urihash" : "uAShlEfLceUwbViA",
      "sysuri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
      "systransactionid" : 861255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1615793049000,
      "topparentid" : 4949199,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1615793152000,
      "sysconcepts" : "core ; memory map ; initialization procedures ; functioning correctly ; transactions ; barriers ; clocks ; signals ; clock-enables ; documentation ; simulations ; peripherals ; connections ; tarmac logs ; ordering constraint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "concepts" : "core ; memory map ; initialization procedures ; functioning correctly ; transactions ; barriers ; clocks ; signals ; clock-enables ; documentation ; simulations ; peripherals ; connections ; tarmac logs ; ordering constraint",
      "documenttype" : "html",
      "sysindexeddate" : 1648717395000,
      "permanentid" : "bd575a400d717591dc53aa45f80d195a1ca8a37494e27506ebed118a61be",
      "syslanguage" : [ "English" ],
      "itemid" : "604f0c001da8f8344a2c9982",
      "transactionid" : 861255,
      "title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT430", "AT440", "AT480", "AT481", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A65", "Cortex-A76", "Cortex-A78", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA076", "ZA077", "ZA323", "ZA324", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA644", "ZA645", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB149", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB504", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892", "ZB893" ],
      "date" : 1648717395000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001405:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717395897457696,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717339003,
      "syssize" : 4253,
      "sysdate" : 1648717395000,
      "haslayout" : "1",
      "topparent" : "4949199",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949199,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 314,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717395000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001405/1-0/?lang=en",
      "modified" : 1615793152000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717395897457696,
      "uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly?",
    "Uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001405/1-0/en",
    "Excerpt" : "Incorrect initialization procedure For products that have initialization procedures, it is important that ... What has caused my simulation to stall, deadlock, or behave unexpectedly? KBA",
    "FirstSentences" : "Article ID: KA001405 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex-A65AE, Cortex- ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "excerpt" : "A concise explanation of your comments. ... The page number(s) to which your comments refer ... General suggestion for additions and improvements are also welcome. GENC-005330 v2.1",
    "firstSentences" : "Date of Issue: 27-Jun-2005 AMBA 2 AHB AMBA ARM Errata Notice 2 AHB to AMBA 3 AXI Bridges (BP136) Document Revision 2.1 PrimeCell Infrastructure Bridges (BP136) Errata Notice to AMBA 3 AXI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "document_number" : "genc0053330",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838867",
        "sysurihash" : "N67XiJcCMCpiTd44",
        "urihash" : "N67XiJcCMCpiTd44",
        "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "systransactionid" : 861254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838867,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464648000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717314000,
        "permanentid" : "48a922998f9d664bbf392916504add7065b4a254835ff744fa0c2b2eeb0b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281e083951795e690a8106",
        "transactionid" : 861254,
        "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717314000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc0053330:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717314509950171,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717304647,
        "syssize" : 237,
        "sysdate" : 1648717314000,
        "haslayout" : "1",
        "topparent" : "3838867",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838867,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc0053330/a/?lang=en",
        "modified" : 1642583015000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717314509950171,
        "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "document_number" : "genc0053330",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838867",
        "sysurihash" : "N67XiJcCMCpiTd44",
        "urihash" : "N67XiJcCMCpiTd44",
        "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "systransactionid" : 861254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838867,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464648000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717314000,
        "permanentid" : "48a922998f9d664bbf392916504add7065b4a254835ff744fa0c2b2eeb0b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281e083951795e690a8106",
        "transactionid" : 861254,
        "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717314000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc0053330:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717314509950171,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717304647,
        "syssize" : 237,
        "sysdate" : 1648717314000,
        "haslayout" : "1",
        "topparent" : "3838867",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838867,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc0053330/a/?lang=en",
        "modified" : 1642583015000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717314509950171,
        "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
      "document_number" : "genc0053330",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3838867",
      "sysauthor" : "ARM",
      "sysurihash" : "W57yBFAEpdlG9TrM",
      "urihash" : "W57yBFAEpdlG9TrM",
      "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
      "keywords" : "AMBA AXI AHB AhbToAxi Errata",
      "systransactionid" : 861254,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3838867,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3838867,
      "parentitem" : "5f281e083951795e690a8106",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3838867",
      "sysindexeddate" : 1648717314000,
      "permanentid" : "2e77766db86094ffd3e048e16a7331d38dd6186f9c43a0429b08d77aac40",
      "syslanguage" : [ "English" ],
      "itemid" : "5f281e083951795e690a8108",
      "transactionid" : 861254,
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
      "date" : 1648717314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc0053330:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717314694103628,
      "sysisattachment" : "3838867",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3838867,
      "size" : 67489,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717305452,
      "syssize" : 67489,
      "sysdate" : 1648717314000,
      "topparent" : "3838867",
      "author" : "ARM",
      "label_version" : "a",
      "systopparentid" : 3838867,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
      "wordcount" : 256,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717314000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717314694103628,
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "Excerpt" : "A concise explanation of your comments. ... The page number(s) to which your comments refer ... General suggestion for additions and improvements are also welcome. GENC-005330 v2.1",
    "FirstSentences" : "Date of Issue: 27-Jun-2005 AMBA 2 AHB AMBA ARM Errata Notice 2 AHB to AMBA 3 AXI Bridges (BP136) Document Revision 2.1 PrimeCell Infrastructure Bridges (BP136) Errata Notice to AMBA 3 AXI"
  } ]
}