// Seed: 2578024796
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  ;
  wire [1 : -1] id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  reg [id_7 : -1  -  1] id_8;
  always @(*) id_8 <= -1;
endmodule
