// Seed: 3515848690
module module_0;
  uwire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40
);
  wire _id_1;
  ;
  logic _id_2;
  reg [id_1 : id_2] id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
  logic id_8;
  always @(1 or negedge -1)
    repeat (id_5) begin : LABEL_0
      id_6 <= 1;
      if (1) id_5 <= 1'b0 - "";
      if (1) id_5 = 1;
    end
endmodule
