#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 11:54:33 2017
# Process ID: 23556
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1
# Command line: vivado.exe -log disp32bits_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source disp32bits_wrapper.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/disp32bits_wrapper.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source disp32bits_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 215.914 ; gain = 6.129
Command: synth_design -top disp32bits_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 293.285 ; gain = 83.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'disp32bits_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'disp32bits' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:14' bound to instance 'disp32bits_i' of component 'disp32bits' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'disp32bits' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:27]
INFO: [Synth 8-3491] module 'disp32bits_EightDispControl_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_EightDispControl_0_0_stub.vhdl:5' bound to instance 'EightDispControl_0' of component 'disp32bits_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:122]
INFO: [Synth 8-638] synthesizing module 'disp32bits_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_EightDispControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'disp32bits_xlslice_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:136]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_1_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'disp32bits_xlslice_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:141]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_2_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'disp32bits_xlslice_2_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:146]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_2_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_3_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'disp32bits_xlslice_3_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:151]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_3_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_4_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_4_0_stub.vhdl:5' bound to instance 'xlslice_4' of component 'disp32bits_xlslice_4_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:156]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_4_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_4_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_5_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_5_0_stub.vhdl:5' bound to instance 'xlslice_5' of component 'disp32bits_xlslice_5_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:161]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_5_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_5_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_6_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'disp32bits_xlslice_6_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:166]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_6_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_7_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_7_0_stub.vhdl:5' bound to instance 'xlslice_7' of component 'disp32bits_xlslice_7_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:171]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_7_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_7_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_8_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_8_0_stub.vhdl:5' bound to instance 'xlslice_8' of component 'disp32bits_xlslice_8_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:176]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_8_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_8_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'disp32bits_xlslice_9_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_9_0_stub.vhdl:5' bound to instance 'xlslice_9' of component 'disp32bits_xlslice_9_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:181]
INFO: [Synth 8-638] synthesizing module 'disp32bits_xlslice_9_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/realtime/disp32bits_xlslice_9_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'disp32bits' (1#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'disp32bits_wrapper' (2#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 330.617 ; gain = 120.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 330.617 ; gain = 120.832
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_EightDispControl_0_0' instantiated as 'disp32bits_i/EightDispControl_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:122]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_0_0' instantiated as 'disp32bits_i/xlslice_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_1_0' instantiated as 'disp32bits_i/xlslice_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_2_0' instantiated as 'disp32bits_i/xlslice_2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:146]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_3_0' instantiated as 'disp32bits_i/xlslice_3' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:151]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_4_0' instantiated as 'disp32bits_i/xlslice_4' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:156]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_5_0' instantiated as 'disp32bits_i/xlslice_5' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:161]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_6_0' instantiated as 'disp32bits_i/xlslice_6' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_7_0' instantiated as 'disp32bits_i/xlslice_7' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:171]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_8_0' instantiated as 'disp32bits_i/xlslice_8' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:176]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'disp32bits_xlslice_9_0' instantiated as 'disp32bits_i/xlslice_9' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.srcs/sources_1/bd/disp32bits/hdl/disp32bits.vhd:181]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp/disp32bits_xlslice_0_0_in_context.xdc] for cell 'disp32bits_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp/disp32bits_xlslice_0_0_in_context.xdc] for cell 'disp32bits_i/xlslice_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_2/disp32bits_xlslice_0_1_in_context.xdc] for cell 'disp32bits_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_2/disp32bits_xlslice_0_1_in_context.xdc] for cell 'disp32bits_i/xlslice_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_3/disp32bits_xlslice_1_0_in_context.xdc] for cell 'disp32bits_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_3/disp32bits_xlslice_1_0_in_context.xdc] for cell 'disp32bits_i/xlslice_2'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_4/disp32bits_xlslice_3_0_in_context.xdc] for cell 'disp32bits_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_4/disp32bits_xlslice_3_0_in_context.xdc] for cell 'disp32bits_i/xlslice_3'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_5/disp32bits_xlslice_2_2_in_context.xdc] for cell 'disp32bits_i/xlslice_4'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_5/disp32bits_xlslice_2_2_in_context.xdc] for cell 'disp32bits_i/xlslice_4'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_6/disp32bits_xlslice_2_3_in_context.xdc] for cell 'disp32bits_i/xlslice_5'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_6/disp32bits_xlslice_2_3_in_context.xdc] for cell 'disp32bits_i/xlslice_5'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_7/disp32bits_xlslice_1_0_in_context.xdc] for cell 'disp32bits_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_7/disp32bits_xlslice_1_0_in_context.xdc] for cell 'disp32bits_i/xlslice_6'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_8/disp32bits_xlslice_3_0_in_context.xdc] for cell 'disp32bits_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_8/disp32bits_xlslice_3_0_in_context.xdc] for cell 'disp32bits_i/xlslice_7'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_9/disp32bits_xlslice_2_2_in_context.xdc] for cell 'disp32bits_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_9/disp32bits_xlslice_2_2_in_context.xdc] for cell 'disp32bits_i/xlslice_8'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_10/disp32bits_xlslice_2_3_in_context.xdc] for cell 'disp32bits_i/xlslice_9'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_10/disp32bits_xlslice_2_3_in_context.xdc] for cell 'disp32bits_i/xlslice_9'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_11/disp32bits_EightDispControl_0_0_in_context.xdc] for cell 'disp32bits_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/.Xil/Vivado-23556-DESKTOP-2SMIO6T/dcp_11/disp32bits_EightDispControl_0_0_in_context.xdc] for cell 'disp32bits_i/EightDispControl_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/disp32bits_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/disp32bits_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/disp32bits_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 582.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for disp32bits_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for disp32bits_i/xlslice_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |disp32bits_EightDispControl_0_0 |         1|
|2     |disp32bits_xlslice_0_0          |         1|
|3     |disp32bits_xlslice_1_0          |         1|
|4     |disp32bits_xlslice_2_0          |         1|
|5     |disp32bits_xlslice_3_0          |         1|
|6     |disp32bits_xlslice_4_0          |         1|
|7     |disp32bits_xlslice_5_0          |         1|
|8     |disp32bits_xlslice_6_0          |         1|
|9     |disp32bits_xlslice_7_0          |         1|
|10    |disp32bits_xlslice_8_0          |         1|
|11    |disp32bits_xlslice_9_0          |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |disp32bits_EightDispControl_0_0_bbox |     1|
|2     |disp32bits_xlslice_0_0_bbox          |     1|
|3     |disp32bits_xlslice_1_0_bbox          |     1|
|4     |disp32bits_xlslice_2_0_bbox          |     1|
|5     |disp32bits_xlslice_3_0_bbox          |     1|
|6     |disp32bits_xlslice_4_0_bbox          |     1|
|7     |disp32bits_xlslice_5_0_bbox          |     1|
|8     |disp32bits_xlslice_6_0_bbox          |     1|
|9     |disp32bits_xlslice_7_0_bbox          |     1|
|10    |disp32bits_xlslice_8_0_bbox          |     1|
|11    |disp32bits_xlslice_9_0_bbox          |     1|
|12    |IBUF                                 |    33|
|13    |OBUF                                 |    15|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   127|
|2     |  disp32bits_i |disp32bits |    79|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 582.676 ; gain = 110.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 582.676 ; gain = 372.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 55 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 597.566 ; gain = 381.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/32bitstodisp/32bitstodisp.runs/synth_1/disp32bits_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 597.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 11:55:29 2017...
