@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":77:0:77:5|Removing sequential instance config_sccb_0.sub_addr[3] because it is equivalent to instance config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":77:0:77:5|Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":77:0:77:5|Removing sequential instance config_sccb_0.ip_addr[6] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":58:4:58:9|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 43 sequential elements including config_sccb_0.coresccb_c0.step[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
