Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: usb_ttl_com.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb_ttl_com.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb_ttl_com"
Output Format                      : NGC
Target Device                      : xc6vlx365t-1-ff1156

---- Source Options
Top Module Name                    : usb_ttl_com
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" into library work
Parsing module <usb_ttl_com>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <usb_ttl_com>.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 58: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 93: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 111: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 119: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 163: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 175: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 182: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 189: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 196: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 203: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 210: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 217: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 224: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 231: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 236: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 237: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 259: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 285: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v" Line 294: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usb_ttl_com>.
    Related source file is "E:\V6\usb_ttl_com_ch340\usb_ttl_com\usb_ttl_com.v".
        div_par = 16'b0000001010001011
    Found 1-bit register for signal <txd>.
    Found 3-bit register for signal <div8_rec_reg>.
    Found 3-bit register for signal <div8_tras_reg>.
    Found 3-bit register for signal <send_state>.
    Found 4-bit register for signal <state_tras>.
    Found 4-bit register for signal <state_rec>.
    Found 8-bit register for signal <rxd_buf>.
    Found 1-bit register for signal <trasstart>.
    Found 1-bit register for signal <txd_buf<7>>.
    Found 1-bit register for signal <txd_buf<6>>.
    Found 1-bit register for signal <txd_buf<5>>.
    Found 1-bit register for signal <txd_buf<4>>.
    Found 1-bit register for signal <txd_buf<3>>.
    Found 1-bit register for signal <txd_buf<2>>.
    Found 1-bit register for signal <txd_buf<1>>.
    Found 1-bit register for signal <txd_buf<0>>.
    Found 1-bit register for signal <key_entry2>.
    Found 1-bit register for signal <rxd_reg1>.
    Found 1-bit register for signal <rxd_reg2>.
    Found 1-bit register for signal <recstart>.
    Found 1-bit register for signal <recstart_tmp>.
    Found 1-bit register for signal <start_delaycnt>.
    Found 1-bit register for signal <key_entry1>.
    Found 16-bit register for signal <div_reg>.
    Found 1-bit register for signal <clkbaud8x>.
    Found 20-bit register for signal <cnt_delay>.
    Found 20-bit adder for signal <cnt_delay[19]_GND_1_o_add_3_OUT> created at line 58.
    Found 16-bit adder for signal <div_reg[15]_GND_1_o_add_13_OUT> created at line 93.
    Found 3-bit adder for signal <div8_rec_reg[2]_GND_1_o_add_19_OUT> created at line 111.
    Found 3-bit adder for signal <div8_tras_reg[2]_GND_1_o_add_22_OUT> created at line 119.
    Found 4-bit adder for signal <state_tras[3]_GND_1_o_add_53_OUT> created at line 236.
    Found 3-bit adder for signal <send_state[2]_GND_1_o_add_54_OUT> created at line 237.
    Found 4-bit adder for signal <state_rec[3]_GND_1_o_add_78_OUT> created at line 294.
    Found 8x6-bit Read Only RAM for signal <_n0929>
    Found 3-bit comparator greater for signal <send_state[2]_PWR_1_o_LessThan_30_o> created at line 158
    Found 4-bit comparator lessequal for signal <n0106> created at line 290
    Found 4-bit comparator lessequal for signal <n0108> created at line 290
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <usb_ttl_com> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
# Registers                                            : 25
 1-bit register                                        : 17
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 36
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <usb_ttl_com>.
The following registers are absorbed into counter <div_reg>: 1 register on signal <div_reg>.
The following registers are absorbed into counter <cnt_delay>: 1 register on signal <cnt_delay>.
The following registers are absorbed into counter <div8_rec_reg>: 1 register on signal <div8_rec_reg>.
The following registers are absorbed into counter <send_state>: 1 register on signal <send_state>.
The following registers are absorbed into counter <div8_tras_reg>: 1 register on signal <div8_tras_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0929> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <send_state>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb_ttl_com> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 34
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <usb_ttl_com> ...
WARNING:Xst:1710 - FF/Latch <div_reg_10> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_11> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_14> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_12> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_13> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_15> (without init value) has a constant value of 0 in block <usb_ttl_com>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb_ttl_com, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usb_ttl_com.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 28
#      LUT2                        : 25
#      LUT3                        : 13
#      LUT4                        : 11
#      LUT5                        : 29
#      LUT6                        : 34
#      MUXCY                       : 28
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 72
#      FD                          : 30
#      FDC                         : 6
#      FDCE                        : 32
#      FDP                         : 1
#      FDR                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6vlx365tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  455040     0%  
 Number of Slice LUTs:                  146  out of  227520     0%  
    Number used as Logic:               146  out of  227520     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    153
   Number with an unused Flip Flop:      81  out of    153    52%  
   Number with an unused LUT:             7  out of    153     4%  
   Number of fully used LUT-FF pairs:    65  out of    153    42%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    600     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkbaud8x                          | BUFG                   | 39    |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.523ns (Maximum Frequency: 396.354MHz)
   Minimum input arrival time before clock: 1.836ns
   Maximum output required time after clock: 3.211ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkbaud8x'
  Clock period: 2.425ns (frequency: 412.371MHz)
  Total number of paths / destination ports: 412 / 70
-------------------------------------------------------------------------
Delay:               2.425ns (Levels of Logic = 2)
  Source:            div8_tras_reg_2 (FF)
  Destination:       txd_buf_6 (FF)
  Source Clock:      clkbaud8x rising
  Destination Clock: clkbaud8x rising

  Data Path: div8_tras_reg_2 to txd_buf_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.375   0.587  div8_tras_reg_2 (div8_tras_reg_2)
     LUT3:I0->O            5   0.068   0.426  clkbaud_tras<2>1 (clkbaud_tras)
     MUXF7:S->O            7   0.267   0.439  _n0559_inv (_n0559_inv)
     FDCE:CE                   0.263          txd_buf_6
    ----------------------------------------
    Total                      2.425ns (0.973ns logic, 1.452ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.523ns (frequency: 396.354MHz)
  Total number of paths / destination ports: 899 / 33
-------------------------------------------------------------------------
Delay:               2.523ns (Levels of Logic = 3)
  Source:            cnt_delay_16 (FF)
  Destination:       start_delaycnt (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_delay_16 to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.375   0.805  cnt_delay_16 (cnt_delay_16)
     LUT6:I0->O            1   0.068   0.581  _n0334_SW0 (N53)
     LUT6:I3->O           21   0.068   0.547  _n0334 (_n0334)
     LUT6:I5->O            1   0.068   0.000  start_delaycnt_glue_set (start_delaycnt_glue_set)
     FDR:D                     0.011          start_delaycnt
    ----------------------------------------
    Total                      2.523ns (0.590ns logic, 1.933ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkbaud8x'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rxd_reg1 (FF)
  Destination Clock: clkbaud8x rising

  Data Path: rst to rxd_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.003   0.535  rst_IBUF (rst_IBUF)
     INV:I->O             42   0.086   0.554  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.434          rxd_buf_0
    ----------------------------------------
    Total                      1.612ns (0.523ns logic, 1.089ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              1.836ns (Levels of Logic = 4)
  Source:            key_input (PAD)
  Destination:       key_entry1 (FF)
  Destination Clock: clk rising

  Data Path: key_input to key_entry1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.423  key_input_IBUF (key_input_IBUF)
     LUT2:I1->O            1   0.068   0.778  _n032813_SW1 (N45)
     LUT6:I0->O            1   0.068   0.417  _n0333_SW0 (N21)
     LUT6:I5->O            1   0.068   0.000  key_entry1_glue_set (key_entry1_glue_set)
     FDR:D                     0.011          key_entry1
    ----------------------------------------
    Total                      1.836ns (0.218ns logic, 1.618ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkbaud8x'
  Total number of paths / destination ports: 132 / 8
-------------------------------------------------------------------------
Offset:              3.211ns (Levels of Logic = 4)
  Source:            rxd_buf_3 (FF)
  Destination:       seg_data<0> (PAD)
  Source Clock:      clkbaud8x rising

  Data Path: rxd_buf_3 to seg_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.375   0.834  rxd_buf_3 (rxd_buf_3)
     LUT5:I0->O            7   0.068   0.621  seg_data<8>11 (seg_data<8>1)
     LUT4:I1->O            1   0.068   0.775  seg_data<8>1 (seg_data<8>)
     LUT5:I0->O            1   0.068   0.399  seg_data<8>3 (seg_data_0_OBUF)
     OBUF:I->O                 0.003          seg_data_0_OBUF (seg_data<0>)
    ----------------------------------------
    Total                      3.211ns (0.582ns logic, 2.629ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.523|         |         |         |
clkbaud8x      |    2.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbaud8x
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.830|         |         |         |
clkbaud8x      |    2.425|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.16 secs
 
--> 

Total memory usage is 288000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    1 (   0 filtered)

