/* Definitions of prototypes for RISC-V built-in functions.  -*- C -*-
   Copyright (C) 2011-2020 Free Software Foundation, Inc.
   Contributed by Andrew Waterman (andrew@sifive.com).
   Based on MIPS target for GNU compiler.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */

/* Invoke DEF_RISCV_FTYPE (NARGS, LIST) for each prototype used by
   RISCV built-in functions, where:

      NARGS is the number of arguments.
      LIST contains the return-type code followed by the codes for each
        argument type.  */

DEF_RISCV_FTYPE (0, (USI))
DEF_RISCV_FTYPE (1, (VOID, USI))

DEF_RISCV_FTYPE (1, (SI, SI))
DEF_RISCV_FTYPE (1, (DI, DI))

DEF_RISCV_FTYPE (2, (V4BI, VI32M8, VI32M8))
DEF_RISCV_FTYPE (2, (VI8M1, VI8M1, VI8M1))
DEF_RISCV_FTYPE (2, (VI8M2, VI8M2, VI8M2))
DEF_RISCV_FTYPE (2, (VI8M4, VI8M4, VI8M4))
DEF_RISCV_FTYPE (2, (VI8M8, VI8M8, VI8M8))
DEF_RISCV_FTYPE (2, (VI16M1, VI16M1, VI16M1))
DEF_RISCV_FTYPE (2, (VI16M2, VI16M2, VI16M2))
DEF_RISCV_FTYPE (2, (VI16M4, VI16M4, VI16M4))
DEF_RISCV_FTYPE (2, (VI16M8, VI16M8, VI16M8))
DEF_RISCV_FTYPE (2, (VI32M1, VI32M1, VI32M1))
DEF_RISCV_FTYPE (2, (VI32M2, VI32M2, VI32M2))
DEF_RISCV_FTYPE (2, (VI32M4, VI32M4, VI32M4))
DEF_RISCV_FTYPE (2, (VI32M8, VI32M8, VI32M8))
DEF_RISCV_FTYPE (2, (VI64M1, VI64M1, VI64M1))
DEF_RISCV_FTYPE (2, (VI64M2, VI64M2, VI64M2))
DEF_RISCV_FTYPE (2, (VI64M4, VI64M4, VI64M4))
DEF_RISCV_FTYPE (2, (VI64M8, VI64M8, VI64M8))

DEF_RISCV_FTYPE (2, (VI8M1, VI8M1, QI))
DEF_RISCV_FTYPE (2, (VI8M2, VI8M2, QI))
DEF_RISCV_FTYPE (2, (VI8M4, VI8M4, QI))
DEF_RISCV_FTYPE (2, (VI8M8, VI8M8, QI))
DEF_RISCV_FTYPE (2, (VI16M1, VI16M1, HI))
DEF_RISCV_FTYPE (2, (VI16M2, VI16M2, HI))
DEF_RISCV_FTYPE (2, (VI16M4, VI16M4, HI))
DEF_RISCV_FTYPE (2, (VI16M8, VI16M8, HI))
DEF_RISCV_FTYPE (2, (VI32M1, VI32M1, SI))
DEF_RISCV_FTYPE (2, (VI32M2, VI32M2, SI))
DEF_RISCV_FTYPE (2, (VI32M4, VI32M4, SI))
DEF_RISCV_FTYPE (2, (VI32M8, VI32M8, SI))
DEF_RISCV_FTYPE (2, (VI64M1, VI64M1, DI))
DEF_RISCV_FTYPE (2, (VI64M2, VI64M2, DI))
DEF_RISCV_FTYPE (2, (VI64M4, VI64M4, DI))
DEF_RISCV_FTYPE (2, (VI64M8, VI64M8, DI))

DEF_RISCV_FTYPE (2, (VF32M8, VF16M4, VF16M4))
DEF_RISCV_FTYPE (2, (VF32M8, VF16M4, C_HF))

DEF_RISCV_FTYPE (3, (VF32M8, VF16M4, VF16M4, VF32M8))
DEF_RISCV_FTYPE (3, (VF32M8, VF16M4, C_HF, VF32M8))

DEF_RISCV_FTYPE (4, (VI32M8, V4BI, VI32M8, VI32M8, VI32M8))
