params:
  - { name: SCR_OFFSET, value: "`SCR_START >> 1" }
  - { name: OBJ_OFFSET, value: "`OBJ_START >> 1" }
  - { name: SND_OFFSET, value: "`SND_START >> 1" }

clocks:
  clk24:
    - mul: 1
      div: 4
      outputs:
        - cpu4
        - cen_nc
download:
  post_addr: true
sdram:
  banks:
    -
      buses:
        -
          name: scr
          # 32-bit buses are indexed like
          # scr_addr[13:1], the LSB (index 0)
          # is always zero
          addr_width: 15
          data_width: 32
          offset: SCR_OFFSET
          cs: LVBL
        -
          name: objrom
          addr_width: 16
          data_width: 32
          offset: OBJ_OFFSET
        -
          name: snd
          addr_width: 14
          data_width: 8
          offset: SND_OFFSET
        -
          name: main
          addr_width: 16
          data_width: 8