[{"commit":{"message":"fixup! 8315841: RISC-V: Check for hardware TSO support"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"1c397ad5019726d27bcb207998cc5859f09b42a9"},{"commit":{"message":"8315841: RISC-V: Check for hardware TSO support\n\nWith the Ztso extension [1], some hardware will support TSO on RISC-V. That allows us to reduce the generation of memory fences, given the stronger memory model compared to RVWMO.\n\n[1] https:\/\/github.com\/riscv\/riscv-isa-manual\/blob\/6dcbc6da9ada01f0f57da83cda6059bdec57619f\/src\/ztso-st-ext.adoc#L1"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"}],"sha":"2a10b8c01f8267b55dbe6652caccd641f8eecd52"}]