
dacs: done, checked, simulated
  syscon_arch.vhd: separated ExpData into [RW]Data
  subbus_io_beh.vhdl: Eliminated Databus entirely. WData can go directly to components. RData goes to addr
  [AO] done, checked, simulated
    ao_ram_beh.vhdl: done
  [gxidx] done, checked, simulated
    decode_behavioral.vhd
    IO_arch.vhd
    PosCtr_arch.vhd
  [AI] done, checked, simulated
    ana_data_ram_beh.vhdl
  [Ctr] done, checked, simulated
    ctr_ungated_beh.vhdl
  [DigIO] done, checked, simulated
    DigIO_Conn_beh.vhdl
    DigIO_Port_beh.vhdl
