--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_Simple_CPU_App.twx Top_Simple_CPU_App.ncd -o
Top_Simple_CPU_App.twr Top_Simple_CPU_App.pcf -ucf N3_single_circle_cpu.ucf

Design file:              Top_Simple_CPU_App.ncd
Physical constraint file: Top_Simple_CPU_App.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.394ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X61Y56.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.987 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y51.B6      net (fanout=1)        0.436   XLXN_75<30>
    SLICE_X59Y51.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X59Y53.C6      net (fanout=2)        0.200   Data_in<30>
    SLICE_X59Y53.CMUX    Tilo                  0.244   U6/XLXN_390<15>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X59Y54.C4      net (fanout=15)       0.442   Disp_num<30>
    SLICE_X59Y54.C       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X60Y55.B5      net (fanout=2)        0.333   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X60Y55.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X60Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X60Y55.A       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y56.D6      net (fanout=1)        0.273   U6/XLXN_390<4>
    SLICE_X61Y56.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X61Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y56.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (2.268ns logic, 2.073ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.987 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y54.B6      net (fanout=1)        0.548   XLXN_75<28>
    SLICE_X60Y54.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X60Y54.C6      net (fanout=2)        0.109   Data_in<28>
    SLICE_X60Y54.CMUX    Tilo                  0.244   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X59Y54.C3      net (fanout=15)       0.418   Disp_num<28>
    SLICE_X59Y54.C       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X60Y55.B5      net (fanout=2)        0.333   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X60Y55.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X60Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X60Y55.A       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y56.D6      net (fanout=1)        0.273   U6/XLXN_390<4>
    SLICE_X61Y56.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X61Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y56.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (2.268ns logic, 2.070ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.987 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y56.B6      net (fanout=1)        0.541   XLXN_75<31>
    SLICE_X59Y56.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X59Y56.C6      net (fanout=2)        0.104   Data_in<31>
    SLICE_X59Y56.CMUX    Tilo                  0.244   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X59Y54.C5      net (fanout=15)       0.364   Disp_num<31>
    SLICE_X59Y54.C       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X60Y55.B5      net (fanout=2)        0.333   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X60Y55.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X60Y55.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X60Y55.A       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X61Y56.D6      net (fanout=1)        0.273   U6/XLXN_390<4>
    SLICE_X61Y56.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X61Y56.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X61Y56.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (2.268ns logic, 2.004ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X58Y54.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y53.B6      net (fanout=1)        0.523   XLXN_75<25>
    SLICE_X61Y53.B       Tilo                  0.043   Data_in<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X61Y53.C6      net (fanout=2)        0.098   Data_in<25>
    SLICE_X61Y53.CMUX    Tilo                  0.244   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X59Y53.A6      net (fanout=14)       0.365   Disp_num<25>
    SLICE_X59Y53.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y53.B3      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y54.D5      net (fanout=1)        0.417   U6/XLXN_390<12>
    SLICE_X58Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.236ns logic, 2.096ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y52.B6      net (fanout=1)        0.449   XLXN_75<24>
    SLICE_X61Y52.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X61Y52.C6      net (fanout=2)        0.104   Data_in<24>
    SLICE_X61Y52.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X59Y53.A3      net (fanout=15)       0.405   Disp_num<24>
    SLICE_X59Y53.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y53.B3      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y54.D5      net (fanout=1)        0.417   U6/XLXN_390<12>
    SLICE_X58Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (2.236ns logic, 2.068ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 7)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y53.B6      net (fanout=1)        0.465   XLXN_75<26>
    SLICE_X60Y53.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X60Y53.C6      net (fanout=2)        0.109   Data_in<26>
    SLICE_X60Y53.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X59Y53.A4      net (fanout=15)       0.376   Disp_num<26>
    SLICE_X59Y53.A       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y53.B3      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X58Y54.D5      net (fanout=1)        0.417   U6/XLXN_390<12>
    SLICE_X58Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X58Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X58Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (2.236ns logic, 2.060ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X57Y54.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y53.B6      net (fanout=1)        0.523   XLXN_75<25>
    SLICE_X61Y53.B       Tilo                  0.043   Data_in<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X61Y53.C6      net (fanout=2)        0.098   Data_in<25>
    SLICE_X61Y53.CMUX    Tilo                  0.244   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X59Y54.A6      net (fanout=14)       0.484   Disp_num<25>
    SLICE_X59Y54.A       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X59Y53.B3      net (fanout=2)        0.468   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X59Y53.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X57Y54.B5      net (fanout=1)        0.237   U6/XLXN_390<15>
    SLICE_X57Y54.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (2.225ns logic, 2.042ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y55.B6      net (fanout=1)        0.449   XLXN_75<27>
    SLICE_X61Y55.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X61Y55.C6      net (fanout=2)        0.104   Data_in<27>
    SLICE_X61Y55.CMUX    Tilo                  0.244   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X61Y52.A4      net (fanout=15)       0.638   Disp_num<27>
    SLICE_X61Y52.A       Tilo                  0.043   Data_in<24>
                                                       U6/SM1/HTS1/MSEG/XLXI_8
    SLICE_X59Y53.B6      net (fanout=1)        0.366   U6/SM1/HTS1/MSEG/XLXN_28
    SLICE_X59Y53.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X57Y54.B5      net (fanout=1)        0.237   U6/XLXN_390<15>
    SLICE_X57Y54.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (2.225ns logic, 2.026ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y53.B6      net (fanout=1)        0.465   XLXN_75<26>
    SLICE_X60Y53.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X60Y53.C6      net (fanout=2)        0.109   Data_in<26>
    SLICE_X60Y53.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X59Y54.A3      net (fanout=15)       0.497   Disp_num<26>
    SLICE_X59Y54.A       Tilo                  0.043   Data_in<29>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X59Y53.B3      net (fanout=2)        0.468   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X59Y53.B       Tilo                  0.043   U6/XLXN_390<15>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X57Y54.B5      net (fanout=1)        0.237   U6/XLXN_390<15>
    SLICE_X57Y54.B       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tas                   0.009   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (2.225ns logic, 2.008ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X64Y49.A4), 127 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_40 (FF)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (0.749 - 0.487)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_40 to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y51.CQ      Tcko                  0.100   U6/M2/buffer<40>
                                                       U6/M2/buffer_40
    SLICE_X64Y49.B6      net (fanout=2)        0.197   U6/M2/buffer<40>
    SLICE_X64Y49.B       Tilo                  0.028   U6/M2/buffer<36>
                                                       U6/M2/mux9611
    SLICE_X64Y49.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<36>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.069ns logic, 0.317ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (0.749 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X64Y49.B4      net (fanout=74)       0.817   U6/M2/state_FSM_FFd2
    SLICE_X64Y49.B       Tilo                  0.028   U6/M2/buffer<36>
                                                       U6/M2/mux9611
    SLICE_X64Y49.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<36>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.069ns logic, 0.937ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.228ns (0.749 - 0.521)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y55.AQ      Tcko                  0.100   SW_OK<1>
                                                       U9/SW_OK_0
    SLICE_X64Y49.B1      net (fanout=71)       0.821   SW_OK<0>
    SLICE_X64Y49.B       Tilo                  0.028   U6/M2/buffer<36>
                                                       U6/M2/mux9611
    SLICE_X64Y49.A4      net (fanout=1)        0.120   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<39>
    SLICE_X64Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<36>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.069ns logic, 0.941ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X57Y54.A4), 111 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_16 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_16 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y54.CQ      Tcko                  0.100   U6/M2/buffer<16>
                                                       U6/M2/buffer_16
    SLICE_X57Y54.B6      net (fanout=2)        0.108   U6/M2/buffer<16>
    SLICE_X57Y54.B       Tilo                  0.028   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tah         (-Th)     0.032   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.096ns logic, 0.221ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.672 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y54.B4      net (fanout=74)       0.660   U6/M2/state_FSM_FFd2
    SLICE_X57Y54.B       Tilo                  0.028   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tah         (-Th)     0.032   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.096ns logic, 0.773ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.672 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X57Y54.B2      net (fanout=73)       0.724   U6/M2/state_FSM_FFd1
    SLICE_X57Y54.B       Tilo                  0.028   U6/M2/buffer<2>
                                                       U6/M2/mux7011
    SLICE_X57Y54.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X57Y54.CLK     Tah         (-Th)     0.032   U6/M2/buffer<2>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.096ns logic, 0.837ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_56 (SLICE_X54Y44.C5), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_57 (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.192ns (0.672 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_57 to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y42.AQ      Tcko                  0.100   U6/M2/buffer<57>
                                                       U6/M2/buffer_57
    SLICE_X54Y44.D6      net (fanout=2)        0.193   U6/M2/buffer<57>
    SLICE_X54Y44.D       Tilo                  0.028   U6/M2/buffer<56>
                                                       U6/M2/mux11511
    SLICE_X54Y44.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<56>
    SLICE_X54Y44.CLK     Tah         (-Th)     0.059   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.069ns logic, 0.275ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.252ns (0.744 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y57.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X54Y44.D4      net (fanout=74)       0.662   U6/M2/state_FSM_FFd2
    SLICE_X54Y44.D       Tilo                  0.028   U6/M2/buffer<56>
                                                       U6/M2/mux11511
    SLICE_X54Y44.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<56>
    SLICE_X54Y44.CLK     Tah         (-Th)     0.059   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.069ns logic, 0.744ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_0 (FF)
  Destination:          U6/M2/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 3)
  Clock Path Skew:      0.261ns (0.744 - 0.483)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_0 to U6/M2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y55.AQ      Tcko                  0.100   U8/clkdiv<3>
                                                       U8/clkdiv_0
    SLICE_X53Y56.C6      net (fanout=3)        0.149   U8/clkdiv<0>
    SLICE_X53Y56.CMUX    Tilo                  0.126   point_out<0>
                                                       U5/MUX3_Point/Mmux_o_3
                                                       U5/MUX3_Point/Mmux_o_2_f7
    SLICE_X54Y44.D2      net (fanout=2)        0.445   point_out<0>
    SLICE_X54Y44.D       Tilo                  0.028   U6/M2/buffer<56>
                                                       U6/M2/mux11511
    SLICE_X54Y44.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<56>
    SLICE_X54Y44.CLK     Tah         (-Th)     0.059   U6/M2/buffer<56>
                                                       U6/M2/buffer_56_rstpot
                                                       U6/M2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.195ns logic, 0.676ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.159|    4.697|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2185 connections

Design statistics:
   Minimum period:   9.394ns{1}   (Maximum frequency: 106.451MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 20:32:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



