{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 690, "design__instance__area": 6622.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.0002682517806533724, "power__switching__total": 7.119921065168455e-05, "power__leakage__total": 5.2747388679108553e-08, "power__total": 0.00033950372016988695, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.480348774352604, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2730000469624353, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.7641679727515734, "timing__setup__ws__corner:nom_tt_025C_1v80": 15.790377452524364, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.764168, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 20.889654, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6653859873641073, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.29012879031539107, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.758769180074738, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.282865738838456, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.758769, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 16.726309, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4070379426500958, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2663976059594109, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.43006510681067445, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.147443061933014, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.430065, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.205297, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.40008356093831166, "clock__skew__worst_setup": 0.2656238360005147, "timing__hold__ws": 0.42723342739513137, "timing__setup__ws": 12.07825962321916, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.427233, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 16.677631, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9650, "design__instance__area__stdcell": 17833.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0272014, "design__instance__utilization__stdcell": 0.0272014, "design__rows": 1278, "design__rows:unithd": 1278, "design__sites": 523980, "design__sites:unithd": 523980, "design__instance__count__class:inverter": 97, "design__instance__area__class:inverter": 369.104, "design__instance__count__class:sequential_cell": 84, "design__instance__area__class:sequential_cell": 2114.53, "design__instance__count__class:multi_input_combinational_cell": 257, "design__instance__area__class:multi_input_combinational_cell": 1861.79, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 188, "design__instance__area__class:timing_repair_buffer": 1824.25, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20959.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 12, "design__instance__area__class:clock_buffer": 260.25, "design__instance__count__class:clock_inverter": 4, "design__instance__area__class:clock_inverter": 72.5696, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 170, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 48, "design__instance__area__class:antenna_cell": 120.115, "antenna_diodes_count": 0, "route__net": 648, "route__net__special": 2, "route__drc_errors__iter:0": 105, "route__wirelength__iter:0": 21390, "route__drc_errors__iter:1": 31, "route__wirelength__iter:1": 21297, "route__drc_errors__iter:2": 26, "route__wirelength__iter:2": 21292, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 21273, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 21274, "route__drc_errors": 0, "route__wirelength": 21274, "route__vias": 3812, "route__vias__singlecut": 3812, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1767.16, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.47061500473121554, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2720644619931235, "timing__hold__ws__corner:min_tt_025C_1v80": 0.7601061106788026, "timing__setup__ws__corner:min_tt_025C_1v80": 15.905542222393443, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.760106, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 20.912519, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6477727426695025, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28871370000818236, "timing__hold__ws__corner:min_ss_100C_1v60": 1.7512567447438432, "timing__setup__ws__corner:min_ss_100C_1v60": 12.474546193550292, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.751257, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 16.765533, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.40008356093831166, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2656238360005147, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.42723342739513137, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.234330006475933, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.427233, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.220839, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4906741818405478, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27476419139845804, "timing__hold__ws__corner:max_tt_025C_1v80": 0.7682160680584497, "timing__setup__ws__corner:max_tt_025C_1v80": 15.67744733962245, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.768216, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 20.870869, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6832152814654145, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2925516300905531, "timing__hold__ws__corner:max_ss_100C_1v60": 1.7660085005338508, "timing__setup__ws__corner:max_ss_100C_1v60": 12.07825962321916, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.766008, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 16.677631, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.4145988947285388, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26798228283842734, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.43270399599253884, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.049905081479825, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.432704, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.192268, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79984, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000156726, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000136533, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 7.53883e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000136533, "design_powergrid__voltage__worst": 0.000136533, "design_powergrid__voltage__worst__net:vccd1": 1.79984, "design_powergrid__drop__worst": 0.000156726, "design_powergrid__drop__worst__net:vccd1": 0.000156726, "design_powergrid__voltage__worst__net:vssd1": 0.000136533, "design_powergrid__drop__worst__net:vssd1": 0.000136533, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.06e-07, "ir__drop__worst": 0.000157, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}