{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 00:53:29 2011 " "Info: Processing started: Tue Apr  5 00:53:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Info: Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/add_sub.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bus .v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bus .v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bus " "Info: Found entity 1: mux_bus" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info: Found entity 1: regn" {  } { { "regn.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/regn.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simple_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_processor " "Info: Found entity 1: simple_processor" {  } { { "simple_processor.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Info: Found entity 1: upcounter" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/dec3to8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_processor " "Info: Elaborating entity \"simple_processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bus mux_bus:multiplexer " "Info: Elaborating entity \"mux_bus\" for hierarchy \"mux_bus:multiplexer\"" {  } { { "simple_processor.v" "multiplexer" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_bus .v(25) " "Warning (10270): Verilog HDL Case Statement warning at mux_bus .v(25): incomplete case statement has no default case item" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_bus .v(25) " "Info (10264): Verilog HDL Case Statement information at mux_bus .v(25): all case item expressions in this case statement are onehot" {  } { { "mux_bus .v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/mux_bus .v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Info: Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "simple_processor.v" "reg_0" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Info: Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "simple_processor.v" "reg_IR" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:counter " "Info: Elaborating entity \"upcounter\" for hierarchy \"upcounter:counter\"" {  } { { "simple_processor.v" "counter" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:AS " "Info: Elaborating entity \"add_sub\" for hierarchy \"add_sub:AS\"" {  } { { "simple_processor.v" "AS" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CPU " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:CPU\"" {  } { { "simple_processor.v" "CPU" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/simple_processor.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En control_unit.v(35) " "Warning (10240): Verilog HDL Always Construct warning at control_unit.v(35): inferring latch(es) for variable \"En\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En control_unit.v(35) " "Info (10041): Inferred latch for \"En\" at control_unit.v(35)" {  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 control_unit:CPU\|dec3to8:decX " "Info: Elaborating entity \"dec3to8\" for hierarchy \"control_unit:CPU\|dec3to8:decX\"" {  } { { "control_unit.v" "decX" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit:CPU\|En " "Warning: Latch control_unit:CPU\|En has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA upcounter:counter\|Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal upcounter:counter\|Q\[0\]" {  } { { "upcounter.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/upcounter.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit.v" "" { Text "/home/steel1004/For MetroTek/Task_2/simple_processor/control_unit.v" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Info: Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "406 " "Info: Implemented 406 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 00:53:47 2011 " "Info: Processing ended: Tue Apr  5 00:53:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
