--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.118ns.
--------------------------------------------------------------------------------

Paths for end point u2/led_4 (SLICE_X43Y87.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_dir (FF)
  Destination:          u2/led_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_dir to u2/led_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.YQ      Tcko                  0.652   u1/rot_dir
                                                       u1/rot_dir
    SLICE_X43Y87.G1      net (fanout=8)        2.629   u1/rot_dir
    SLICE_X43Y87.CLK     Tgck                  0.837   u2/led<5>
                                                       u2/led_4_mux00001
                                                       u2/led_4
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (1.489ns logic, 2.629ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point u2/led_7 (SLICE_X42Y87.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_dir (FF)
  Destination:          u2/led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_dir to u2/led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.YQ      Tcko                  0.652   u1/rot_dir
                                                       u1/rot_dir
    SLICE_X42Y87.F4      net (fanout=8)        2.455   u1/rot_dir
    SLICE_X42Y87.CLK     Tfck                  0.892   u2/led<7>
                                                       u2/led_7_mux00001
                                                       u2/led_7
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.544ns logic, 2.455ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point u2/led_7 (SLICE_X42Y87.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_event (FF)
  Destination:          u2/led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_event to u2/led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.YQ      Tcko                  0.587   u1/rot_event
                                                       u1/rot_event
    SLICE_X46Y81.G3      net (fanout=2)        1.013   u1/rot_event
    SLICE_X46Y81.Y       Tilo                  0.759   u2/led_0_and0000
                                                       u2/led_0_and00001
    SLICE_X42Y87.CE      net (fanout=4)        0.912   u2/led_0_and0000
    SLICE_X42Y87.CLK     Tceck                 0.555   u2/led<7>
                                                       u2/led_7
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.901ns logic, 1.925ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/prev (FF)
  Destination:          u2/led_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/prev to u2/led_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.YQ      Tcko                  0.652   u2/prev
                                                       u2/prev
    SLICE_X46Y81.G4      net (fanout=1)        0.424   u2/prev
    SLICE_X46Y81.Y       Tilo                  0.759   u2/led_0_and0000
                                                       u2/led_0_and00001
    SLICE_X42Y87.CE      net (fanout=4)        0.912   u2/led_0_and0000
    SLICE_X42Y87.CLK     Tceck                 0.555   u2/led<7>
                                                       u2/led_7
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.966ns logic, 1.336ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/led_2 (SLICE_X45Y87.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_3 (FF)
  Destination:          u2/led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_3 to u2/led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.XQ      Tcko                  0.473   u2/led<3>
                                                       u2/led_3
    SLICE_X45Y87.G4      net (fanout=3)        0.375   u2/led<3>
    SLICE_X45Y87.CLK     Tckg        (-Th)    -0.516   u2/led<3>
                                                       u2/led_2_mux00001
                                                       u2/led_2
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.989ns logic, 0.375ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point u2/led_4 (SLICE_X43Y87.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_3 (FF)
  Destination:          u2/led_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_3 to u2/led_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y87.XQ      Tcko                  0.473   u2/led<3>
                                                       u2/led_3
    SLICE_X43Y87.G2      net (fanout=3)        0.416   u2/led<3>
    SLICE_X43Y87.CLK     Tckg        (-Th)    -0.516   u2/led<5>
                                                       u2/led_4_mux00001
                                                       u2/led_4
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.989ns logic, 0.416ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point u2/led_2 (SLICE_X45Y87.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_1 (FF)
  Destination:          u2/led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_1 to u2/led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y86.XQ      Tcko                  0.474   u2/led<1>
                                                       u2/led_1
    SLICE_X45Y87.G3      net (fanout=3)        0.420   u2/led<1>
    SLICE_X45Y87.CLK     Tckg        (-Th)    -0.516   u2/led<3>
                                                       u2/led_2_mux00001
                                                       u2/led_2
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.990ns logic, 0.420ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u2/led<1>/CLK
  Logical resource: u2/led_1/CK
  Location pin: SLICE_X44Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: u2/led<1>/CLK
  Logical resource: u2/led_1/CK
  Location pin: SLICE_X44Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: u2/led<1>/CLK
  Logical resource: u2/led_1/CK
  Location pin: SLICE_X44Y86.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.118|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 41 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   4.118ns{1}   (Maximum frequency: 242.836MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 11 15:09:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



