{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733797424954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733797424954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:23:44 2024 " "Processing started: Tue Dec 10 09:23:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733797424954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733797424954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733797424954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733797425160 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Xor.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/Or.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../Lab3/mux16_1.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../Lab3/mux4_1.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Lab3/Multiplier.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../Lab3/LED.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Lab3/FullAdder.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../Lab3/comp.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And2.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../Lab3/And.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab3/ALU.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(19) " "Verilog HDL warning at RegisterFile.v(19): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/lab04/tklls/lab3/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/lab04/tklls/lab3/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "../Lab3/Mux2_1.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/Mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "Register4Bit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file one_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter " "Found entity 1: One_Counter" {  } { { "One_Counter.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/One_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter_tb " "Found entity 1: One_Counter_tb" {  } { { "One_Counter_tb.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/One_Counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "Control_Unit_tb.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797425226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797425226 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_led.v(23) " "Verilog HDL Instantiation warning at bcd_to_led.v(23): instance has no name" {  } { { "../Lab3/bcd_to_led.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/bcd_to_led.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1733797425226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "One_Counter " "Elaborating entity \"One_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733797425267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "One_Counter.v" "CU" { Text "C:/CE118/Lab04/TKLLS/Lab4/One_Counter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425267 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA Control_Unit.v(26) " "Verilog HDL Always Construct warning at Control_Unit.v(26): inferring latch(es) for variable \"WA\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAA Control_Unit.v(26) " "Verilog HDL Always Construct warning at Control_Unit.v(26): inferring latch(es) for variable \"RAA\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAB Control_Unit.v(26) " "Verilog HDL Always Construct warning at Control_Unit.v(26): inferring latch(es) for variable \"RAB\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_ALU1 Control_Unit.v(26) " "Verilog HDL Always Construct warning at Control_Unit.v(26): inferring latch(es) for variable \"S_ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_shift Control_Unit.v(26) " "Verilog HDL Always Construct warning at Control_Unit.v(26): inferring latch(es) for variable \"S_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_shift\[0\] Control_Unit.v(26) " "Inferred latch for \"S_shift\[0\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_shift\[1\] Control_Unit.v(26) " "Inferred latch for \"S_shift\[1\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[0\] Control_Unit.v(26) " "Inferred latch for \"S_ALU1\[0\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[1\] Control_Unit.v(26) " "Inferred latch for \"S_ALU1\[1\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[2\] Control_Unit.v(26) " "Inferred latch for \"S_ALU1\[2\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_ALU1\[3\] Control_Unit.v(26) " "Inferred latch for \"S_ALU1\[3\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[0\] Control_Unit.v(26) " "Inferred latch for \"RAB\[0\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[1\] Control_Unit.v(26) " "Inferred latch for \"RAB\[1\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[2\] Control_Unit.v(26) " "Inferred latch for \"RAB\[2\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAB\[3\] Control_Unit.v(26) " "Inferred latch for \"RAB\[3\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[0\] Control_Unit.v(26) " "Inferred latch for \"RAA\[0\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[1\] Control_Unit.v(26) " "Inferred latch for \"RAA\[1\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[2\] Control_Unit.v(26) " "Inferred latch for \"RAA\[2\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAA\[3\] Control_Unit.v(26) " "Inferred latch for \"RAA\[3\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[0\] Control_Unit.v(26) " "Inferred latch for \"WA\[0\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[1\] Control_Unit.v(26) " "Inferred latch for \"WA\[1\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[2\] Control_Unit.v(26) " "Inferred latch for \"WA\[2\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA\[3\] Control_Unit.v(26) " "Inferred latch for \"WA\[3\]\" at Control_Unit.v(26)" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733797425267 "|Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:DP " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:DP\"" {  } { { "One_Counter.v" "DP" { Text "C:/CE118/Lab04/TKLLS/Lab4/One_Counter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Data_Path:DP\|Mux2_1:Mux2_1 " "Elaborating entity \"Mux2_1\" for hierarchy \"Data_Path:DP\|Mux2_1:Mux2_1\"" {  } { { "Data_Path.v" "Mux2_1" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Data_Path:DP\|RegisterFile:Reg " "Elaborating entity \"RegisterFile\" for hierarchy \"Data_Path:DP\|RegisterFile:Reg\"" {  } { { "Data_Path.v" "Reg" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:DP\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:DP\|ALU:ALU1\"" {  } { { "Data_Path.v" "ALU1" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 Data_Path:DP\|ALU:ALU1\|mux4_1:mux1 " "Elaborating entity \"mux4_1\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|mux4_1:mux1\"" {  } { { "../Lab3/ALU.v" "mux1" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 Data_Path:DP\|ALU:ALU1\|mux16_1:mux16_1 " "Elaborating entity \"mux16_1\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|mux16_1:mux16_1\"" {  } { { "../Lab3/ALU.v" "mux16_1" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp Data_Path:DP\|ALU:ALU1\|comp:Comp " "Elaborating entity \"comp\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|comp:Comp\"" {  } { { "../Lab3/ALU.v" "Comp" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtracter Data_Path:DP\|ALU:ALU1\|FullSubtracter:Decre " "Elaborating entity \"FullSubtracter\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|FullSubtracter:Decre\"" {  } { { "../Lab3/ALU.v" "Decre" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co3 FullSubtracter.v(5) " "Verilog HDL or VHDL warning at FullSubtracter.v(5): object \"co3\" assigned a value but never read" {  } { { "../Lab3/FullSubtracter.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab3/FullSubtracter.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733797425284 "|One_Counter|Data_Path:DP|ALU:ALU1|FullSubtracter:Decre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Data_Path:DP\|ALU:ALU1\|FullAdder:Add " "Elaborating entity \"FullAdder\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|FullAdder:Add\"" {  } { { "../Lab3/ALU.v" "Add" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Data_Path:DP\|ALU:ALU1\|Multiplier:Mul " "Elaborating entity \"Multiplier\" for hierarchy \"Data_Path:DP\|ALU:ALU1\|Multiplier:Mul\"" {  } { { "../Lab3/ALU.v" "Mul" { Text "C:/CE118/Lab04/TKLLS/Lab3/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Data_Path:DP\|Shift_Register:Shift_Reg " "Elaborating entity \"Shift_Register\" for hierarchy \"Data_Path:DP\|Shift_Register:Shift_Reg\"" {  } { { "Data_Path.v" "Shift_Reg" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4Bit Data_Path:DP\|Register4Bit:Reg1 " "Elaborating entity \"Register4Bit\" for hierarchy \"Data_Path:DP\|Register4Bit:Reg1\"" {  } { { "Data_Path.v" "Reg1" { Text "C:/CE118/Lab04/TKLLS/Lab4/Data_Path.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425284 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[0\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[0\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[1\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[1\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[2\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[2\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDB\[3\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDB\[3\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[0\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[0\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[1\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[1\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[2\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[2\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:DP\|RegisterFile:Reg\|RDA\[3\] " "Converted tri-state buffer \"Data_Path:DP\|RegisterFile:Reg\|RDA\[3\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733797425350 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733797425350 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:DP\|RegisterFile:Reg\|regfile " "RAM logic \"Data_Path:DP\|RegisterFile:Reg\|regfile\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "regfile" { Text "C:/CE118/Lab04/TKLLS/Lab4/RegisterFile.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733797425367 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733797425367 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733797425491 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control_Unit:CU\|RAA\[2\] Control_Unit:CU\|RAB\[0\] " "Duplicate LATCH primitive \"Control_Unit:CU\|RAA\[2\]\" merged with LATCH primitive \"Control_Unit:CU\|RAB\[0\]\"" {  } { { "Control_Unit.v" "" { Text "C:/CE118/Lab04/TKLLS/Lab4/Control_Unit.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797425499 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1733797425499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733797425648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/Lab04/TKLLS/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/CE118/Lab04/TKLLS/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733797425690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733797425854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797425854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733797425899 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733797425899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733797425899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733797425899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733797425912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:23:45 2024 " "Processing ended: Tue Dec 10 09:23:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733797425912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733797425912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733797425912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733797425912 ""}
