Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 15:31:10 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: i2s/bclk_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.600        0.000                      0                  396        0.100        0.000                      0                  396        7.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in_50M            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 35.429}       70.857          14.113          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_50M                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.600        0.000                      0                  391        0.100        0.000                      0                  391       49.500        0.000                       0                   188  
  clk_out2_clk_wiz_0       69.332        0.000                      0                    5        0.295        0.000                      0                    5       34.929        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_50M
  To Clock:  clk_in_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.600ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        67.148ns  (logic 34.484ns (51.355%)  route 32.664ns (48.645%))
  Logic Levels:           141  (CARRY4=120 LUT2=9 LUT3=12)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.206    53.272    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.313    53.585 r  osc1/hold_tick[4]_i_24/O
                         net (fo=1, routed)           0.000    53.585    osc1/hold_tick[4]_i_24_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.135 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.135    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.249    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.363    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.477    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    54.727 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.410    56.137    midi_proc/p_1_in[1]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.313    56.450 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.450    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.000 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.000    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.114    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.228    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.342    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.456    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.706 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.347    59.053    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X12Y8          LUT2 (Prop_lut2_I1_O)        0.313    59.366 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.366    osc1/hold_tick[2]_i_28_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.899 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.899    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.016 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.016    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.133 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.133    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.250 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.250    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.367 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.367    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.619 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.344    61.963    osc1/p_1_in[0]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.310    62.273 r  osc1/hold_tick[1]_i_27/O
                         net (fo=1, routed)           0.000    62.273    osc1/hold_tick[1]_i_27_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.671 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.671    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.785 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.785    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.899 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.899    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.013    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.127    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.377 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          1.225    64.602    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.313    64.915 r  osc1/hold_tick[0]_i_26/O
                         net (fo=1, routed)           0.000    64.915    osc1/hold_tick[0]_i_26_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    65.291 r  osc1/hold_tick_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.291    osc1/hold_tick_reg[0]_i_21_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.408 r  osc1/hold_tick_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.408    osc1/hold_tick_reg[0]_i_16_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.525 r  osc1/hold_tick_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.525    osc1/hold_tick_reg[0]_i_11_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.642 r  osc1/hold_tick_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.642    osc1/hold_tick_reg[0]_i_6_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.759 r  osc1/hold_tick_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.759    osc1/hold_tick_reg[0]_i_2_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.988 r  osc1/hold_tick_reg[0]_i_1/CO[2]
                         net (fo=1, routed)           0.000    65.988    osc1/hold_tick_reg[0]_i_1_n_1
    SLICE_X10Y13         FDRE                                         r  osc1/hold_tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.505    98.096    osc1/CLK
    SLICE_X10Y13         FDRE                                         r  osc1/hold_tick_reg[0]/C
                         clock pessimism              0.550    98.646    
                         clock uncertainty           -0.152    98.494    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.094    98.588    osc1/hold_tick_reg[0]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -65.988    
  -------------------------------------------------------------------
                         slack                                 32.600    

Slack (MET) :             35.134ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        64.537ns  (logic 33.098ns (51.285%)  route 31.439ns (48.715%))
  Logic Levels:           134  (CARRY4=114 LUT2=9 LUT3=11)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.206    53.272    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.313    53.585 r  osc1/hold_tick[4]_i_24/O
                         net (fo=1, routed)           0.000    53.585    osc1/hold_tick[4]_i_24_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.135 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.135    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.249    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.363    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.477    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    54.727 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.410    56.137    midi_proc/p_1_in[1]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.313    56.450 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.450    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.000 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.000    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.114    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.228    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.342    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.456    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.706 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.347    59.053    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X12Y8          LUT2 (Prop_lut2_I1_O)        0.313    59.366 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.366    osc1/hold_tick[2]_i_28_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.899 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.899    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.016 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.016    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.133 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.133    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.250 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.250    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.367 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.367    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.619 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.344    61.963    osc1/p_1_in[0]
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.310    62.273 r  osc1/hold_tick[1]_i_27/O
                         net (fo=1, routed)           0.000    62.273    osc1/hold_tick[1]_i_27_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.671 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.671    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.785 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.785    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.899 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    62.899    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.013    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.127    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.377 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.000    63.377    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X11Y13         FDRE                                         r  osc1/hold_tick_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.505    98.096    osc1/CLK
    SLICE_X11Y13         FDRE                                         r  osc1/hold_tick_reg[1]/C
                         clock pessimism              0.550    98.646    
                         clock uncertainty           -0.152    98.494    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.017    98.511    osc1/hold_tick_reg[1]
  -------------------------------------------------------------------
                         required time                         98.511    
                         arrival time                         -63.377    
  -------------------------------------------------------------------
                         slack                                 35.134    

Slack (MET) :             37.941ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.779ns  (logic 31.684ns (51.286%)  route 30.095ns (48.714%))
  Logic Levels:           127  (CARRY4=108 LUT2=9 LUT3=10)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.206    53.272    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.313    53.585 r  osc1/hold_tick[4]_i_24/O
                         net (fo=1, routed)           0.000    53.585    osc1/hold_tick[4]_i_24_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.135 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.135    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.249    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.363    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.477    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    54.727 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.410    56.137    midi_proc/p_1_in[1]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.313    56.450 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.450    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.000 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.000    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.114    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.228    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.342    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.456    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.706 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.347    59.053    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X12Y8          LUT2 (Prop_lut2_I1_O)        0.313    59.366 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.366    osc1/hold_tick[2]_i_28_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.899 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.899    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.016 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.016    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.133 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.133    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.250 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.250    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.367 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.367    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.619 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          0.000    60.619    osc1/p_1_in[0]
    SLICE_X12Y13         FDRE                                         r  osc1/hold_tick_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.505    98.096    osc1/CLK
    SLICE_X12Y13         FDRE                                         r  osc1/hold_tick_reg[2]/C
                         clock pessimism              0.550    98.646    
                         clock uncertainty           -0.152    98.494    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.066    98.560    osc1/hold_tick_reg[2]
  -------------------------------------------------------------------
                         required time                         98.560    
                         arrival time                         -60.619    
  -------------------------------------------------------------------
                         slack                                 37.941    

Slack (MET) :             40.805ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        58.866ns  (logic 30.118ns (51.164%)  route 28.748ns (48.836%))
  Logic Levels:           120  (CARRY4=102 LUT2=8 LUT3=10)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.206    53.272    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.313    53.585 r  osc1/hold_tick[4]_i_24/O
                         net (fo=1, routed)           0.000    53.585    osc1/hold_tick[4]_i_24_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.135 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.135    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.249    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.363    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.477    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    54.727 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.410    56.137    midi_proc/p_1_in[1]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.313    56.450 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.450    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.000 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.000    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.114 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.114    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.228 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.228    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.342 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.342    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.456 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.456    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.706 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.000    57.706    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X13Y14         FDRE                                         r  osc1/hold_tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.505    98.096    osc1/CLK
    SLICE_X13Y14         FDRE                                         r  osc1/hold_tick_reg[3]/C
                         clock pessimism              0.550    98.646    
                         clock uncertainty           -0.152    98.494    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.017    98.511    osc1/hold_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         98.511    
                         arrival time                         -57.706    
  -------------------------------------------------------------------
                         slack                                 40.805    

Slack (MET) :             43.778ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.887ns  (logic 28.549ns (51.083%)  route 27.338ns (48.917%))
  Logic Levels:           113  (CARRY4=96 LUT2=7 LUT3=10)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.206    53.272    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.313    53.585 r  osc1/hold_tick[4]_i_24/O
                         net (fo=1, routed)           0.000    53.585    osc1/hold_tick[4]_i_24_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.135 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.135    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.249 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.249    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.363 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.363    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.477 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.477    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    54.727 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          0.000    54.727    osc1/p_1_in[1]
    SLICE_X14Y14         FDRE                                         r  osc1/hold_tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.499    98.090    osc1/CLK
    SLICE_X14Y14         FDRE                                         r  osc1/hold_tick_reg[4]/C
                         clock pessimism              0.550    98.640    
                         clock uncertainty           -0.152    98.488    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.017    98.505    osc1/hold_tick_reg[4]
  -------------------------------------------------------------------
                         required time                         98.505    
                         arrival time                         -54.727    
  -------------------------------------------------------------------
                         slack                                 43.778    

Slack (MET) :             46.438ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.226ns  (logic 27.094ns (50.904%)  route 26.132ns (49.096%))
  Logic Levels:           107  (CARRY4=91 LUT2=7 LUT3=9)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.249    50.725    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X15Y12         LUT3 (Prop_lut3_I0_O)        0.313    51.038 r  osc1/hold_tick[5]_i_19/O
                         net (fo=1, routed)           0.000    51.038    osc1/hold_tick[5]_i_19_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.588 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.588    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.702 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.702    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.816 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.816    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.066 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          0.000    52.066    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X15Y15         FDRE                                         r  osc1/hold_tick_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.498    98.089    osc1/CLK
    SLICE_X15Y15         FDRE                                         r  osc1/hold_tick_reg[5]/C
                         clock pessimism              0.550    98.639    
                         clock uncertainty           -0.152    98.487    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.017    98.504    osc1/hold_tick_reg[5]
  -------------------------------------------------------------------
                         required time                         98.504    
                         arrival time                         -52.066    
  -------------------------------------------------------------------
                         slack                                 46.438    

Slack (MET) :             49.027ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        50.635ns  (logic 25.753ns (50.860%)  route 24.882ns (49.140%))
  Logic Levels:           102  (CARRY4=87 LUT2=7 LUT3=8)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.245    48.055    osc1/p_1_in[2]
    SLICE_X19Y11         LUT3 (Prop_lut3_I0_O)        0.313    48.368 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.368    osc1/hold_tick[6]_i_26_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.769 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.769    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.883 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.883    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.997 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.997    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.111 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.111    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.225 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.225    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.475 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          0.000    49.475    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X19Y16         FDRE                                         r  osc1/hold_tick_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.496    98.087    osc1/CLK
    SLICE_X19Y16         FDRE                                         r  osc1/hold_tick_reg[6]/C
                         clock pessimism              0.550    98.637    
                         clock uncertainty           -0.152    98.485    
    SLICE_X19Y16         FDRE (Setup_fdre_C_D)        0.017    98.502    osc1/hold_tick_reg[6]
  -------------------------------------------------------------------
                         required time                         98.502    
                         arrival time                         -49.475    
  -------------------------------------------------------------------
                         slack                                 49.027    

Slack (MET) :             51.692ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.970ns  (logic 24.333ns (50.725%)  route 23.637ns (49.275%))
  Logic Levels:           95  (CARRY4=81 LUT2=7 LUT3=7)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.261    45.470    osc1/p_1_in[3]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.313    45.783 r  osc1/hold_tick[7]_i_19/O
                         net (fo=1, routed)           0.000    45.783    osc1/hold_tick[7]_i_19_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.333 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.333    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.447 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.447    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.561 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.561    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.811 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.000    46.811    osc1/p_1_in[2]
    SLICE_X18Y16         FDRE                                         r  osc1/hold_tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.496    98.087    osc1/CLK
    SLICE_X18Y16         FDRE                                         r  osc1/hold_tick_reg[7]/C
                         clock pessimism              0.550    98.637    
                         clock uncertainty           -0.152    98.485    
    SLICE_X18Y16         FDRE (Setup_fdre_C_D)        0.017    98.502    osc1/hold_tick_reg[7]
  -------------------------------------------------------------------
                         required time                         98.502    
                         arrival time                         -46.811    
  -------------------------------------------------------------------
                         slack                                 51.692    

Slack (MET) :             54.291ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.368ns  (logic 22.992ns (50.679%)  route 22.376ns (49.321%))
  Logic Levels:           90  (CARRY4=77 LUT2=7 LUT3=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 98.084 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.306    42.642    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X17Y13         LUT2 (Prop_lut2_I1_O)        0.310    42.952 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.952    osc1/hold_tick[8]_i_28_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.502 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.502    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.616 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.616    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.730 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.730    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.844 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.844    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.958 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.958    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    44.208 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          0.000    44.208    osc1/p_1_in[3]
    SLICE_X17Y18         FDRE                                         r  osc1/hold_tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.493    98.084    osc1/CLK
    SLICE_X17Y18         FDRE                                         r  osc1/hold_tick_reg[8]/C
                         clock pessimism              0.550    98.634    
                         clock uncertainty           -0.152    98.482    
    SLICE_X17Y18         FDRE (Setup_fdre_C_D)        0.017    98.499    osc1/hold_tick_reg[8]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                         -44.208    
  -------------------------------------------------------------------
                         slack                                 54.291    

Slack (MET) :             57.211ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.496ns  (logic 21.426ns (50.419%)  route 21.070ns (49.581%))
  Logic Levels:           83  (CARRY4=71 LUT2=6 LUT3=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 98.083 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.713    -1.160    midi_proc/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.294 r  midi_proc/note_reg/DOADO[0]
                         net (fo=22, routed)          3.492     4.787    osc1/hold_tick_reg[0]_i_2_0[0]
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.424 r  osc1/hold_tick_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.424    osc1/hold_tick_reg[21]_i_19_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.541 r  osc1/hold_tick_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.541    osc1/hold_tick_reg[21]_i_14_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.658 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.658    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.775 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.775    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.892 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.892    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.071 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.545     7.616    osc1/p_1_in[11]
    SLICE_X7Y26          LUT3 (Prop_lut3_I0_O)        0.332     7.948 r  osc1/hold_tick[20]_i_22/O
                         net (fo=1, routed)           0.000     7.948    osc1/hold_tick[20]_i_22_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.349 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.349    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.463    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.577    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.691 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.691    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.941 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.195    10.136    midi_proc/p_1_in[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.313    10.449 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    10.449    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.982 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.982    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.099    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.216    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.333 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.333    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.450 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.450    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.702 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.381    13.083    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.310    13.393 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    13.393    osc1/hold_tick[18]_i_28_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.943 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.009    13.952    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.066 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.066    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.180 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.180    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.294 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.294    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.408 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.408    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.658 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.638    16.296    midi_proc/p_1_in[9]
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.313    16.609 r  midi_proc/hold_tick[17]_i_28/O
                         net (fo=1, routed)           0.000    16.609    osc1/hold_tick_reg[16]_i_21_0[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.142 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.142    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.259 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.259    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.376    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.009    17.502    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.619 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.619    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    17.871 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.832    19.703    midi_proc/p_1_in[8]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.310    20.013 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    20.013    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.663 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.663    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.780 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.780    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.897 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.897    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.014 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.023    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    21.275 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.220    22.495    osc1/p_1_in[7]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.310    22.805 r  osc1/hold_tick[15]_i_25/O
                         net (fo=1, routed)           0.000    22.805    osc1/hold_tick[15]_i_25_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.337 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.337    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.451    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.565    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.679    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    23.929 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.167    25.096    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X18Y18         LUT2 (Prop_lut2_I1_O)        0.313    25.409 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    25.409    osc1/hold_tick[14]_i_28_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.959 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.959    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.073    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.301    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.415    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.665 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.777    28.442    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.313    28.755 r  osc1/hold_tick[13]_i_27/O
                         net (fo=1, routed)           0.000    28.755    osc1/hold_tick[13]_i_27_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.153 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.153    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.267 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.267    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.381 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.381    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.495 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.495    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.609 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.609    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.859 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.444    31.303    osc1/p_1_in[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.313    31.616 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    31.616    osc1/hold_tick[12]_i_24_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.149 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.149    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.266 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.266    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.383 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.383    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.500 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.500    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.752 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.235    33.987    osc1/p_1_in[5]
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.310    34.297 r  osc1/hold_tick[11]_i_19/O
                         net (fo=1, routed)           0.000    34.297    osc1/hold_tick[11]_i_19_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.847 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.847    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.961    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.075    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.325 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.345    36.671    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.313    36.984 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    36.984    osc1/hold_tick[10]_i_28_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.517 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.517    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.634 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.634    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.751 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.751    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.868 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.868    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.985 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.985    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.237 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.770    40.007    osc1/p_1_in[4]
    SLICE_X16Y16         LUT3 (Prop_lut3_I0_O)        0.310    40.317 r  osc1/hold_tick[9]_i_19/O
                         net (fo=1, routed)           0.000    40.317    osc1/hold_tick[9]_i_19_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.850 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.850    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.967 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.967    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.084 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    41.336 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          0.000    41.336    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X16Y19         FDRE                                         r  osc1/hold_tick_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.492    98.083    osc1/CLK
    SLICE_X16Y19         FDRE                                         r  osc1/hold_tick_reg[9]/C
                         clock pessimism              0.550    98.633    
                         clock uncertainty           -0.152    98.481    
    SLICE_X16Y19         FDRE (Setup_fdre_C_D)        0.066    98.547    osc1/hold_tick_reg[9]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                         -41.336    
  -------------------------------------------------------------------
                         slack                                 57.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/serialDataReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/stateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.396%)  route 0.251ns (54.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.559    -0.555    midi_proc/uart_r/CLK
    SLICE_X24Y12         FDRE                                         r  midi_proc/uart_r/serialDataReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  midi_proc/uart_r/serialDataReg_reg/Q
                         net (fo=9, routed)           0.251    -0.140    midi_proc/uart_r/serialDataReg
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.095 r  midi_proc/uart_r/stateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    midi_proc/uart_r/stateReg[1]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.832    -0.784    midi_proc/uart_r/CLK
    SLICE_X21Y6          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/C
                         clock pessimism              0.497    -0.287    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.092    -0.195    midi_proc/uart_r/stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.562    -0.552    midi_proc/uart_r/CLK
    SLICE_X21Y6          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  midi_proc/uart_r/stateReg_reg[1]/Q
                         net (fo=11, routed)          0.088    -0.323    midi_proc/uart_r/stateReg[1]
    SLICE_X20Y6          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  midi_proc/uart_r/clkCnterReg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    midi_proc/uart_r/p_0_in[6]
    SLICE_X20Y6          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.832    -0.784    midi_proc/uart_r/CLK
    SLICE_X20Y6          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[6]/C
                         clock pessimism              0.244    -0.539    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.121    -0.418    midi_proc/uart_r/clkCnterReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outRxDoneReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.354%)  route 0.326ns (63.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.561    -0.553    midi_proc/uart_r/CLK
    SLICE_X21Y7          FDRE                                         r  midi_proc/uart_r/outRxDoneReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  midi_proc/uart_r/outRxDoneReg_reg/Q
                         net (fo=7, routed)           0.326    -0.087    midi_proc/uart_r/_uart_r_io_o_rx_done
    SLICE_X25Y9          LUT6 (Prop_lut6_I4_O)        0.045    -0.042 r  midi_proc/uart_r/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.042    midi_proc/uart_r_n_13
    SLICE_X25Y9          FDRE                                         r  midi_proc/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.829    -0.787    midi_proc/CLK
    SLICE_X25Y9          FDRE                                         r  midi_proc/state_reg[0]/C
                         clock pessimism              0.497    -0.290    
    SLICE_X25Y9          FDRE (Hold_fdre_C_D)         0.091    -0.199    midi_proc/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/stateReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.562    -0.552    midi_proc/uart_r/CLK
    SLICE_X21Y6          FDRE                                         r  midi_proc/uart_r/stateReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  midi_proc/uart_r/stateReg_reg[0]/Q
                         net (fo=12, routed)          0.110    -0.301    midi_proc/uart_r/stateReg[0]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  midi_proc/uart_r/clkCnterReg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    midi_proc/uart_r/p_0_in[5]
    SLICE_X20Y6          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.832    -0.784    midi_proc/uart_r/CLK
    SLICE_X20Y6          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[5]/C
                         clock pessimism              0.244    -0.539    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.120    -0.419    midi_proc/uart_r/clkCnterReg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.682%)  route 0.117ns (45.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.561    -0.553    midi_proc/uart_r/CLK
    SLICE_X22Y8          FDRE                                         r  midi_proc/uart_r/outDataReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  midi_proc/uart_r/outDataReg_0_reg/Q
                         net (fo=2, routed)           0.117    -0.296    midi_proc/_uart_r_io_o_data[0]
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.829    -0.787    midi_proc/CLK
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[0]/C
                         clock pessimism              0.249    -0.537    
    SLICE_X24Y8          FDRE (Hold_fdre_C_D)         0.075    -0.462    midi_proc/byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.561    -0.553    midi_proc/uart_r/CLK
    SLICE_X23Y8          FDRE                                         r  midi_proc/uart_r/outDataReg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  midi_proc/uart_r/outDataReg_2_reg/Q
                         net (fo=2, routed)           0.113    -0.299    midi_proc/_uart_r_io_o_data[2]
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.829    -0.787    midi_proc/CLK
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[2]/C
                         clock pessimism              0.249    -0.537    
    SLICE_X24Y8          FDRE (Hold_fdre_C_D)         0.063    -0.474    midi_proc/byte_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.561    -0.553    midi_proc/uart_r/CLK
    SLICE_X23Y8          FDRE                                         r  midi_proc/uart_r/outDataReg_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  midi_proc/uart_r/outDataReg_3_reg/Q
                         net (fo=2, routed)           0.113    -0.299    midi_proc/_uart_r_io_o_data[3]
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.829    -0.787    midi_proc/CLK
    SLICE_X24Y8          FDRE                                         r  midi_proc/byte_r_reg[3]/C
                         clock pessimism              0.249    -0.537    
    SLICE_X24Y8          FDRE (Hold_fdre_C_D)         0.063    -0.474    midi_proc/byte_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_tx/clkCnterReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx/clkCnterReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.532    uart_tx/clk_out1
    SLICE_X43Y23         FDRE                                         r  uart_tx/clkCnterReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  uart_tx/clkCnterReg_reg[5]/Q
                         net (fo=9, routed)           0.124    -0.268    uart_tx/clkCnterReg_reg_n_0_[5]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  uart_tx/clkCnterReg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uart_tx/_GEN_3[4]
    SLICE_X42Y23         FDRE                                         r  uart_tx/clkCnterReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.768    uart_tx/clk_out1
    SLICE_X42Y23         FDRE                                         r  uart_tx/clkCnterReg_reg[4]/C
                         clock pessimism              0.248    -0.519    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120    -0.399    uart_tx/clkCnterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_tx/clkCnterReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx/clkCnterReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.841%)  route 0.141ns (43.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.581    -0.533    uart_tx/clk_out1
    SLICE_X41Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  uart_tx/clkCnterReg_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.251    uart_tx/clkCnterReg_reg_n_0_[1]
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.206 r  uart_tx/clkCnterReg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    uart_tx/_GEN_3[2]
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[2]/C
                         clock pessimism              0.248    -0.520    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.120    -0.400    uart_tx/clkCnterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.310%)  route 0.176ns (48.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.564    -0.550    midi_proc/uart_r/CLK
    SLICE_X19Y7          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  midi_proc/uart_r/clkCnterReg_reg[2]/Q
                         net (fo=5, routed)           0.176    -0.233    midi_proc/uart_r/clkCnterReg[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  midi_proc/uart_r/clkCnterReg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    midi_proc/uart_r/p_0_in[4]
    SLICE_X20Y7          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.831    -0.785    midi_proc/uart_r/CLK
    SLICE_X20Y7          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/C
                         clock pessimism              0.268    -0.516    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.120    -0.396    midi_proc/uart_r/clkCnterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y4      midi_proc/note_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y4      midi_proc/note_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      osc1/idx_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y1      adsr/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y3      adsr/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y3      adsr/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y3      adsr/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y4      adsr/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y1      adsr/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y1      adsr/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y3      adsr/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y3      adsr/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y4      adsr/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y4      adsr/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y1      adsr/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y1      adsr/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y3      adsr/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y3      adsr/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y3      adsr/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y4      adsr/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y4      adsr/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.332ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.701 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.697    -0.004    i2s/cnt1[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I1_O)        0.296     0.292 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     0.292    i2s/bclk_r_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.713    69.737    
                         clock uncertainty           -0.143    69.594    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.029    69.623    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         69.623    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 69.332    

Slack (MET) :             69.350ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.701 f  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.697    -0.004    i2s/cnt1[3]
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.324     0.320 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    i2s/cnt1[1]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.713    69.737    
                         clock uncertainty           -0.143    69.594    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.075    69.669    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         69.669    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 69.350    

Slack (MET) :             69.357ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.419    -0.701 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.690    -0.012    i2s/cnt1[3]
    SLICE_X36Y10         LUT4 (Prop_lut4_I2_O)        0.324     0.312 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    i2s/cnt1[3]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.713    69.737    
                         clock uncertainty           -0.143    69.594    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.075    69.669    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         69.669    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                 69.357    

Slack (MET) :             69.453ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.580ns (44.863%)  route 0.713ns (55.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.664 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.713     0.049    i2s/cnt1[0]
    SLICE_X36Y10         LUT3 (Prop_lut3_I2_O)        0.124     0.173 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.173    i2s/cnt1[2]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.713    69.737    
                         clock uncertainty           -0.143    69.594    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.031    69.625    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         69.625    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                 69.453    

Slack (MET) :             69.488ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.133%)  route 0.677ns (53.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.120ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.664 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.677     0.013    i2s/cnt1[0]
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.137 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.137    i2s/cnt1[0]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.713    69.737    
                         clock uncertainty           -0.143    69.594    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.031    69.625    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         69.625    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                 69.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.225    i2s/cnt1[1]
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.102    -0.123 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    i2s/cnt1[1]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.232    -0.524    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.107    -0.417    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.224    i2s/cnt1[1]
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.103    -0.121 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    i2s/cnt1[3]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.232    -0.524    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.107    -0.417    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.224    i2s/cnt1[1]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.099    -0.125 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    i2s/cnt1[2]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.232    -0.524    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.092    -0.432    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.911%)  route 0.172ns (43.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.225    i2s/cnt1[1]
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.126 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000    -0.126    i2s/bclk_r_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.232    -0.524    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.091    -0.433    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.241    -0.142    i2s/cnt1[0]
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    i2s/cnt1[0]_i_1_n_0
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.232    -0.524    
    SLICE_X36Y10         FDCE (Hold_fdce_C_D)         0.092    -0.432    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.429 }
Period(ns):         70.857
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.857      68.702     BUFGCTRL_X0Y17   cw0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         70.857      69.608     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y10     i2s/bclk_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y10     i2s/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y10     i2s/cnt1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y10     i2s/cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y10     i2s/cnt1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       70.857      142.503    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/bclk_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/bclk_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/bclk_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/bclk_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y10     i2s/cnt1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 1.181ns (18.422%)  route 5.230ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.750     6.411    i2s/rst_1
    SLICE_X33Y7          FDCE                                         f  i2s/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            d_r_reg_i_14/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    rst_1
    SLICE_X32Y8          FDCE                                         f  d_r_reg_i_14/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X32Y8          FDCE                                         f  i2s/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X32Y8          FDCE                                         f  i2s/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X32Y8          FDCE                                         f  i2s/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X32Y8          FDCE                                         f  i2s/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/d_r_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X32Y8          FDCE                                         f  i2s/d_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/ws_r_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 1.181ns (19.349%)  route 4.923ns (80.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.443     6.104    i2s/rst_1
    SLICE_X33Y8          FDCE                                         f  i2s/ws_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/d_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.467ns  (logic 3.156ns (57.722%)  route 2.311ns (42.278%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/d_r_reg/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2s/d_r_reg/Q
                         net (fo=1, routed)           2.311     2.829    d_OBUF
    V20                  OBUF (Prop_obuf_I_O)         2.638     5.467 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     5.467    d
    V20                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/ws_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ws
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.425ns  (logic 3.086ns (56.887%)  route 2.339ns (43.113%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE                         0.000     0.000 r  i2s/ws_r_reg/C
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i2s/ws_r_reg/Q
                         net (fo=1, routed)           2.339     2.795    ws_OBUF
    T20                  OBUF (Prop_obuf_I_O)         2.630     5.425 r  ws_OBUF_inst/O
                         net (fo=0)                   0.000     5.425    ws
    T20                                                               r  ws (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_r_reg_i_14/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.246ns (69.919%)  route 0.106ns (30.081%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[4]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2s/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.106     0.254    i2s/bit_cnt[4]
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.098     0.352 r  i2s/d_r_i_15/O
                         net (fo=1, routed)           0.000     0.352    i2s_n_8
    SLICE_X32Y8          FDCE                                         r  d_r_reg_i_14/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/d_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.862%)  route 0.146ns (41.138%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=6, routed)           0.146     0.310    vca/Q[3]
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.355 r  vca/d_r_i_1/O
                         net (fo=1, routed)           0.000     0.355    i2s/d_r_reg_0
    SLICE_X32Y8          FDCE                                         r  i2s/d_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i2s/bit_cnt_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    i2s/Q[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  i2s/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    i2s/bit_cnt[0]_i_1_n_0
    SLICE_X33Y7          FDCE                                         r  i2s/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.247ns (61.931%)  route 0.152ns (38.069%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[2]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2s/bit_cnt_reg[2]/Q
                         net (fo=7, routed)           0.152     0.300    i2s/Q[2]
    SLICE_X32Y8          LUT4 (Prop_lut4_I3_O)        0.099     0.399 r  i2s/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.399    i2s/bit_cnt[3]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  i2s/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.251ns (62.310%)  route 0.152ns (37.690%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[2]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2s/bit_cnt_reg[2]/Q
                         net (fo=7, routed)           0.152     0.300    i2s/Q[2]
    SLICE_X32Y8          LUT5 (Prop_lut5_I1_O)        0.103     0.403 r  i2s/bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.403    i2s/bit_cnt[4]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  i2s/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.246ns (58.859%)  route 0.172ns (41.141%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[4]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  i2s/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.172     0.320    i2s/bit_cnt[4]
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.098     0.418 r  i2s/ws_r_i_2/O
                         net (fo=1, routed)           0.000     0.418    i2s/ws_r_i_2_n_0
    SLICE_X33Y8          FDCE                                         r  i2s/ws_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.184ns (39.633%)  route 0.280ns (60.367%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[0]/Q
                         net (fo=12, routed)          0.280     0.421    i2s/Q[0]
    SLICE_X32Y8          LUT3 (Prop_lut3_I1_O)        0.043     0.464 r  i2s/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    i2s/bit_cnt[2]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  i2s/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.892%)  route 0.280ns (60.108%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[0]/Q
                         net (fo=12, routed)          0.280     0.421    i2s/Q[0]
    SLICE_X32Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.466 r  i2s/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.466    i2s/bit_cnt[1]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  i2s/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vca/io_out0/CEP
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=6, routed)           0.159     0.323    i2s/Q[3]
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  i2s/io_out0_i_1/O
                         net (fo=1, routed)           0.212     0.580    vca/R_r
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/CEP
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.208ns (34.868%)  route 0.389ns (65.132%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=6, routed)           0.159     0.323    i2s/Q[3]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.044     0.367 r  i2s/ws_r_i_1/O
                         net (fo=1, routed)           0.229     0.597    i2s/ws_r
    SLICE_X33Y8          FDCE                                         r  i2s/ws_r_reg/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/outDataReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.072ns  (logic 3.161ns (62.325%)  route 1.911ns (37.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.737    -1.136    uart_tx/clk_out1
    SLICE_X43Y24         FDSE                                         r  uart_tx/outDataReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456    -0.680 r  uart_tx/outDataReg_reg/Q
                         net (fo=3, routed)           1.911     1.231    txd_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.705     3.936 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.936    txd
    U15                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.437ns  (logic 2.454ns (71.390%)  route 0.983ns (28.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[14]
                         net (fo=1, routed)           0.983     2.282    vca/DOADO[14]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.434ns  (logic 2.454ns (71.453%)  route 0.980ns (28.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.980     2.279    vca/DOADO[12]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 2.454ns (72.058%)  route 0.952ns (27.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[8]
                         net (fo=1, routed)           0.952     2.250    vca/DOADO[8]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 2.454ns (72.112%)  route 0.949ns (27.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[5]
                         net (fo=1, routed)           0.949     2.247    vca/DOADO[5]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 2.454ns (72.112%)  route 0.949ns (27.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[6]
                         net (fo=1, routed)           0.949     2.247    vca/DOADO[6]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.365ns  (logic 2.454ns (72.931%)  route 0.911ns (27.069%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[0]
                         net (fo=1, routed)           0.911     2.209    vca/DOADO[0]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.362ns  (logic 2.454ns (73.003%)  route 0.908ns (26.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[15]
                         net (fo=1, routed)           0.908     2.206    vca/DOADO[15]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.361ns  (logic 2.454ns (73.018%)  route 0.907ns (26.982%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[11]
                         net (fo=1, routed)           0.907     2.205    vca/DOADO[11]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/A[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.359ns  (logic 2.454ns (73.054%)  route 0.905ns (26.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.717    -1.156    osc1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.298 r  osc1/idx_reg_rep/DOADO[3]
                         net (fo=1, routed)           0.905     2.203    vca/DOADO[3]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/A[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adsr/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[4]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.713ns  (logic 0.367ns (51.477%)  route 0.346ns (48.523%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y5          FDRE                                         r  adsr/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[4]/Q
                         net (fo=1, routed)           0.346    -1.193    vca/io_out[4]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[1]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.823ns  (logic 0.367ns (44.602%)  route 0.456ns (55.398%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y5          FDRE                                         r  adsr/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[1]/Q
                         net (fo=1, routed)           0.456    -1.083    vca/io_out[1]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[2]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.828ns  (logic 0.367ns (44.332%)  route 0.461ns (55.668%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y5          FDRE                                         r  adsr/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[2]/Q
                         net (fo=1, routed)           0.461    -1.078    vca/io_out[2]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[14]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.367ns (44.266%)  route 0.462ns (55.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y5          FDRE                                         r  adsr/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[14]/Q
                         net (fo=1, routed)           0.462    -1.077    vca/io_out[14]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[9]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.367ns (44.266%)  route 0.462ns (55.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X33Y4          FDRE                                         r  adsr/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.539 r  adsr/out_reg[9]/Q
                         net (fo=1, routed)           0.462    -1.077    vca/io_out[9]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[3]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.367ns (44.266%)  route 0.462ns (55.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.504    -1.905    adsr/CLK
    SLICE_X33Y2          FDRE                                         r  adsr/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.538 r  adsr/out_reg[3]/Q
                         net (fo=1, routed)           0.462    -1.076    vca/io_out[3]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[0]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.367ns (44.054%)  route 0.466ns (55.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.504    -1.905    adsr/CLK
    SLICE_X33Y2          FDRE                                         r  adsr/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.538 r  adsr/out_reg[0]/Q
                         net (fo=1, routed)           0.466    -1.072    vca/io_out[0]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[6]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.869ns  (logic 0.418ns (48.124%)  route 0.451ns (51.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[6]/Q
                         net (fo=1, routed)           0.451    -1.038    vca/io_out[6]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[10]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.879ns  (logic 0.418ns (47.563%)  route 0.461ns (52.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X32Y7          FDRE                                         r  adsr/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.418    -1.489 r  adsr/out_reg[10]/Q
                         net (fo=1, routed)           0.461    -1.028    vca/io_out[10]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adsr/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vca/io_out0/B[11]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.880ns  (logic 0.418ns (47.510%)  route 0.462ns (52.490%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X32Y5          FDRE                                         r  adsr/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.418    -1.488 r  adsr/out_reg[11]/Q
                         net (fo=1, routed)           0.462    -1.026    vca/io_out[11]
    DSP48_X1Y3           DSP48E1                                      r  vca/io_out0/B[11]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.925ns  (logic 3.051ns (61.943%)  route 1.874ns (38.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.753    -1.120    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.664 r  i2s/bclk_r_reg/Q
                         net (fo=11, routed)          1.874     1.210    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.595     3.805 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.805    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.253ns (74.171%)  route 0.436ns (25.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.590    -0.524    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  i2s/bclk_r_reg/Q
                         net (fo=11, routed)          0.436     0.053    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.112     1.165 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.165    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.029ns (2.123%)  route 1.337ns (97.877%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  clk_in_50M (IN)
                         net (fo=0)                   0.000    10.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394    10.394 f  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.874    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.047     7.827 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     8.355    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.384 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.809     9.193    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.936    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           194 Endpoints
Min Delay           194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/_GEN_82/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 1.181ns (13.527%)  route 7.550ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         4.070     8.731    adsr/rst_1
    DSP48_X1Y0           DSP48E1                                      r  adsr/_GEN_82/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.594    -1.816    adsr/CLK
    DSP48_X1Y0           DSP48E1                                      r  adsr/_GEN_82/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.409ns  (logic 1.181ns (14.044%)  route 7.228ns (85.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.749     8.409    adsr/rst_1
    SLICE_X29Y1          FDRE                                         r  adsr/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X29Y1          FDRE                                         r  adsr/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.409ns  (logic 1.181ns (14.044%)  route 7.228ns (85.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.749     8.409    adsr/rst_1
    SLICE_X29Y1          FDRE                                         r  adsr/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X29Y1          FDRE                                         r  adsr/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.181ns (14.127%)  route 7.179ns (85.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.700     8.360    adsr/rst_1
    SLICE_X29Y2          FDRE                                         r  adsr/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.503    -1.906    adsr/CLK
    SLICE_X29Y2          FDRE                                         r  adsr/counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.358ns  (logic 1.181ns (14.130%)  route 7.177ns (85.870%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.698     8.358    adsr/rst_1
    SLICE_X30Y3          FDRE                                         r  adsr/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X30Y3          FDRE                                         r  adsr/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.181ns (14.632%)  route 6.891ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.411     8.072    adsr/rst_1
    SLICE_X28Y3          FDRE                                         r  adsr/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X28Y3          FDRE                                         r  adsr/counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.181ns (14.632%)  route 6.891ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.411     8.072    adsr/rst_1
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.181ns (14.632%)  route 6.891ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.411     8.072    adsr/rst_1
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.181ns (14.632%)  route 6.891ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.411     8.072    adsr/rst_1
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.181ns (14.632%)  route 6.891ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 f  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         3.411     8.072    adsr/rst_1
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.502    -1.907    adsr/CLK
    SLICE_X29Y3          FDRE                                         r  adsr/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 midi_rxd
                            (input port)
  Destination:            midi_proc/uart_r/serialDataReg_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.205ns (20.552%)  route 0.793ns (79.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  midi_rxd (IN)
                         net (fo=0)                   0.000     0.000    midi_rxd
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  midi_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.793     0.999    midi_proc/uart_r/midi_rxd_IBUF
    SLICE_X24Y12         FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.826    -0.790    midi_proc/uart_r/CLK
    SLICE_X24Y12         FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/C

Slack:                    inf
  Source:                 btn_k2
                            (input port)
  Destination:            uart_tx/inDataReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.294ns (19.376%)  route 1.225ns (80.624%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  btn_k2 (IN)
                         net (fo=0)                   0.000     0.000    btn_k2
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  btn_k2_IBUF_inst/O
                         net (fo=3, routed)           1.225     1.475    uart_tx/btn_k2_IBUF
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.520 r  uart_tx/inDataReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    uart_tx/inDataReg[0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  uart_tx/inDataReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X43Y25         FDRE                                         r  uart_tx/inDataReg_reg[0]/C

Slack:                    inf
  Source:                 btn_k2
                            (input port)
  Destination:            uart_tx/stateReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.294ns (16.843%)  route 1.454ns (83.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  btn_k2 (IN)
                         net (fo=0)                   0.000     0.000    btn_k2
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  btn_k2_IBUF_inst/O
                         net (fo=3, routed)           1.454     1.703    uart_tx/btn_k2_IBUF
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  uart_tx/stateReg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    uart_tx/stateReg[0]_i_1__0_n_0
    SLICE_X43Y24         FDRE                                         r  uart_tx/stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X43Y24         FDRE                                         r  uart_tx/stateReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/bitCnterReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.304ns (15.718%)  route 1.631ns (84.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    uart_tx/rst_IBUF
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  uart_tx/bitCnterReg[3]_i_1__0/O
                         net (fo=4, routed)           0.165     1.935    uart_tx/bitCnterReg[3]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/bitCnterReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.304ns (15.718%)  route 1.631ns (84.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    uart_tx/rst_IBUF
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  uart_tx/bitCnterReg[3]_i_1__0/O
                         net (fo=4, routed)           0.165     1.935    uart_tx/bitCnterReg[3]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/bitCnterReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.304ns (15.718%)  route 1.631ns (84.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    uart_tx/rst_IBUF
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  uart_tx/bitCnterReg[3]_i_1__0/O
                         net (fo=4, routed)           0.165     1.935    uart_tx/bitCnterReg[3]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/bitCnterReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.304ns (15.718%)  route 1.631ns (84.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    uart_tx/rst_IBUF
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  uart_tx/bitCnterReg[3]_i_1__0/O
                         net (fo=4, routed)           0.165     1.935    uart_tx/bitCnterReg[3]_i_1__0_n_0
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X42Y25         FDRE                                         r  uart_tx/bitCnterReg_reg[3]/C

Slack:                    inf
  Source:                 btn_k2
                            (input port)
  Destination:            uart_tx/outDataReg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.339ns (17.417%)  route 1.610ns (82.583%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  btn_k2 (IN)
                         net (fo=0)                   0.000     0.000    btn_k2
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  btn_k2_IBUF_inst/O
                         net (fo=3, routed)           1.455     1.705    uart_tx/btn_k2_IBUF
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  uart_tx/outDataReg_i_2/O
                         net (fo=1, routed)           0.154     1.904    uart_tx/outDataReg_i_2_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.949 r  uart_tx/outDataReg_i_1/O
                         net (fo=1, routed)           0.000     1.949    uart_tx/outDataReg_i_1_n_0
    SLICE_X43Y24         FDSE                                         r  uart_tx/outDataReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X43Y24         FDSE                                         r  uart_tx/outDataReg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/clkCnterReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.301ns (14.901%)  route 1.720ns (85.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.254     2.021    uart_tx/rst_1
    SLICE_X41Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X41Y24         FDRE                                         r  uart_tx/clkCnterReg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx/inDataReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.301ns (14.892%)  route 1.721ns (85.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 r  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.255     2.023    uart_tx/rst_1
    SLICE_X43Y25         FDRE                                         r  uart_tx/inDataReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.769    uart_tx/clk_out1
    SLICE_X43Y25         FDRE                                         r  uart_tx/inDataReg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.181ns (20.762%)  route 4.507ns (79.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.028     5.688    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.181ns (20.762%)  route 4.507ns (79.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.028     5.688    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.181ns (20.762%)  route 4.507ns (79.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.028     5.688    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.181ns (20.762%)  route 4.507ns (79.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.028     5.688    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.181ns (20.762%)  route 4.507ns (79.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.031     1.031 r  rst_IBUF_inst/O
                         net (fo=22, routed)          3.480     4.511    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.150     4.661 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         1.028     5.688    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.301ns (13.565%)  route 1.919ns (86.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.453     2.221    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.301ns (13.565%)  route 1.919ns (86.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.453     2.221    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.301ns (13.565%)  route 1.919ns (86.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.453     2.221    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.301ns (13.565%)  route 1.919ns (86.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.453     2.221    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.301ns (13.565%)  route 1.919ns (86.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  rst_IBUF_inst/O
                         net (fo=22, routed)          1.467     1.726    adsr/rst_IBUF
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.042     1.768 f  adsr/state[2]_i_1/O
                         net (fo=137, routed)         0.453     2.221    i2s/rst_1
    SLICE_X36Y10         FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.859    -0.757    i2s/CLK
    SLICE_X36Y10         FDCE                                         r  i2s/cnt1_reg[3]/C





