# ğŸš€ DDR5 Memory Controller Project

> A high-performance DDR5 Memory Controller implemented in Verilog, featuring web-based simulation, animations, and full documentation. Built for the COA course at IIITV-ICD.

---

## ğŸ“š Table of Contents

- [ğŸ“– Overview](#-overview)
- [âœ¨ Features](#-features)
- [ğŸ§± Project Structure](#-project-structure)
- [âš™ï¸ Installation & Setup](#ï¸-installation--setup)
- [ğŸ’» Usage Guide](#-usage-guide)
- [ğŸ”¬ Verilog Implementation](#-verilog-implementation)
- [ğŸ›ï¸ Simulation Details](#-simulation-details)
- [ğŸï¸ Animations & Visuals](#-animations--visuals)
- [ğŸ‘¨â€ğŸ’» Team Members](#-team-members)
- [ğŸš§ Future Enhancements](#-future-enhancements)
- [ğŸ Known Issues](#-known-issues)
- [ğŸ“„ License](#-license)
- [ğŸ“¬ Contact](#-contact)

---

## ğŸ“– Overview

This project implements a DDR5 Memory Controller using Verilog as part of a Computer Organization and Architecture (COA) course. It manages data transfers between a processor and DDR5 SDRAM, supporting high-speed memory operations and precise timing.

---

## âœ¨ Features

- ğŸ’» **Verilog Implementation**: State machine, command generation, data path logic.
- ğŸ§ª **Interactive Simulation**: Step-through read/write operations, signal visualization.
- ğŸï¸ **Animations**: FSM visualizations, timing diagrams, DDR4 vs. DDR5, ECC demo.
- ğŸ“š **Documentation**: Detailed state transitions, timing parameters, and logic flow.
- ğŸ¤ **Team Contributions**: Showcase of individual contributions.

---

## ğŸ§± Project Structure

```
project-root/
â”œâ”€â”€ index.html             # ğŸ  Home page
â”œâ”€â”€ verilog.html           # ğŸ’¾ DDR5 Verilog Code
â”œâ”€â”€ simulation.html        # ğŸ§ª Simulation Interface
â”œâ”€â”€ how-it-works.html      # ğŸ“˜ Working Explained
â”œâ”€â”€ team.html              # ğŸ‘¥ Team Info
â”œâ”€â”€ js/
â”‚   â”œâ”€â”€ main.js            # ğŸŒ— Theme Toggle & Animation
â”‚   â”œâ”€â”€ simulation.js      # ğŸ§  Simulation Logic
â”‚   â”œâ”€â”€ animations.js      # ğŸï¸ FSM and Data Flow Animation
â”œâ”€â”€ css/
â”‚   â””â”€â”€ styles.css         # ğŸ¨ Styling (custom or empty)
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ ddr5-dimm.jpg      # ğŸ§© DIMM Image
â”‚   â”œâ”€â”€ timing-example.png # â± Timing Diagram
â”‚   â””â”€â”€ state-diagram.png  # ğŸ” FSM Diagram
```

---

## âš™ï¸ Installation & Setup

### ğŸ”§ Prerequisites

- Modern browser (Chrome, Firefox, Edge)
- Internet for CDN (TailwindCSS, Prism.js)
- A local server (e.g. Live Server for VS Code)

### ğŸ›  Setup

```bash
git clone <repository-url>
cd project-root
npx live-server
```

Or open `index.html` directly (animations may not fully work without a server).

---

## ğŸ’» Usage Guide

Navigate via navbar:

- ğŸ  Home
- ğŸ’¾ Verilog Code (syntax highlighted)
- ğŸ§ª Simulation (input data & step states)
- ğŸ“˜ How it Works (timing & FSM breakdown)
- ğŸ‘¥ Team

On the Simulation Page:

- Input hex address (e.g. `1000`) & data (`DEADBEEF`)
- Use buttons:
  - ğŸ” Reset
  - ğŸ’¾ Memory Reset
  - âœï¸ Start Write
  - ğŸ“– Start Read
  - ğŸ”‚ Step, â–¶ï¸ Auto-Run
  - ğŸ“¤ Export Log

---

## ğŸ”¬ Verilog Implementation

- ğŸ§  **State Machine**: `IDLE`, `ACTIVATE`, `READ`, `WRITE`, `PRECHARGE`
- â± **Timing Parameters**:
  - `tRCD`: 10 cycles
  - `tCL`: 8 cycles
  - `tWR`: 12 cycles
  - `tRP`: 10 cycles
- ğŸ“¡ **Command Bus (CA)**: ACTIVATE, READ, WRITE, PRECHARGE
- ğŸ”„ **64-bit Data Path**: Synchronized by DQS

---

## ğŸ›ï¸ Simulation Details

- Hex input: Address + Data
- Signal visualization: `select_chip`, `data_bus`, `data_sink`
- Manual or auto state-stepping
- Log export & memory view

---

## ğŸï¸ Animations & Visuals

- ğŸ” FSM State Transitions
- âœï¸ Write Operation Flow
- ğŸ“– Read Operation Flow
- â± Timing Cycles (tRCD, tCL, etc.)
- ğŸ†š DDR4 vs DDR5 Comparison
- ğŸ›¡ On-die ECC Demo
- ğŸŒ Real-world Use Cases (AI, gaming, servers)

---

## ğŸ‘¨â€ğŸ’» Team Members

| Name                    | ID         |
|-------------------------|------------|
| Namra Kumar Koyani      | 202311057  |
| Sriya Reddy             | 202311060  | 
| Pradeep Kumar Saran     | 202311066  |
| **Rishikesh Gopal**     | 202311072  |
| Shailendar Singh Mandal | 202311078  |

---

## ğŸš§ Future Enhancements

- âœ… Add ECC support in Verilog
- ğŸš€ Optimize for higher data rates
- ğŸ” Improve signal-level simulations
- ğŸ” Add DDR5 refresh features

---

## ğŸ Known Issues

- ğŸ–¼ï¸ Images may not load unless served locally
- ğŸ¢ Animations may lag on slow devices

---

## ğŸ“„ License

This project is for educational purposes only (COA Course at IIITV-ICD).  
Feel free to fork, adapt, and share with proper credit to the team.

---

## ğŸ“¬ Contact

For queries, reach out via my personal emails.

Rishikesh Gopal
rishiekshgopal2005@gmail.com

---
