
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.17

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _505_/A (INV_X1)
    19   33.79    0.08    0.09    0.29 ^ _505_/ZN (INV_X1)
                                         _001_ (net)
                  0.08    0.00    0.29 ^ done$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ done$_DFFE_PP0P_/CK (DFFR_X1)
                          0.28    0.28   library removal time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ done$_DFFE_PP0P_/CK (DFFR_X1)
     1    1.65    0.01    0.06    0.06 ^ done$_DFFE_PP0P_/QN (DFFR_X1)
                                         _000_ (net)
                  0.01    0.00    0.06 ^ _428_/B1 (AOI21_X1)
     1    1.55    0.01    0.01    0.08 v _428_/ZN (AOI21_X1)
                                         _023_ (net)
                  0.01    0.00    0.08 v _429_/A (INV_X1)
     1    1.13    0.01    0.01    0.09 ^ _429_/ZN (INV_X1)
                                         _423_ (net)
                  0.01    0.00    0.09 ^ state$_DFF_PP0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _505_/A (INV_X1)
    19   33.79    0.08    0.09    0.29 ^ _505_/ZN (INV_X1)
                                         _001_ (net)
                  0.08    0.00    0.29 ^ done$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ done$_DFFE_PP0P_/CK (DFFR_X1)
                          0.04    1.04   library recovery time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: multiplicand[7] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v multiplicand[7] (in)
                                         multiplicand[7] (net)
                  0.00    0.00    0.20 v _480_/A (BUF_X4)
     9   15.18    0.01    0.02    0.22 v _480_/Z (BUF_X4)
                                         _038_ (net)
                  0.01    0.00    0.22 v _500_/A2 (AND2_X2)
     1    3.40    0.01    0.03    0.25 v _500_/ZN (AND2_X2)
                                         _290_ (net)
                  0.01    0.00    0.25 v _701_/B (FA_X1)
     1    1.70    0.01    0.12    0.37 ^ _701_/S (FA_X1)
                                         _292_ (net)
                  0.01    0.00    0.37 ^ _520_/A (INV_X1)
     1    3.40    0.01    0.01    0.38 v _520_/ZN (INV_X1)
                                         _293_ (net)
                  0.01    0.00    0.38 v _702_/B (FA_X1)
     4   10.97    0.03    0.14    0.52 ^ _702_/S (FA_X1)
                                         _295_ (net)
                  0.03    0.00    0.52 ^ _704_/CI (FA_X1)
     1    2.66    0.02    0.10    0.62 v _704_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.62 v _705_/CI (FA_X1)
     1    3.25    0.01    0.12    0.73 ^ _705_/S (FA_X1)
                                         _305_ (net)
                  0.01    0.00    0.73 ^ _543_/A (INV_X2)
     1    3.34    0.01    0.01    0.74 v _543_/ZN (INV_X2)
                                         _401_ (net)
                  0.01    0.00    0.74 v _737_/B (HA_X1)
     1    3.00    0.01    0.06    0.80 v _737_/S (HA_X1)
                                         _404_ (net)
                  0.01    0.00    0.80 v _603_/A (BUF_X4)
     6   16.15    0.01    0.03    0.83 v _603_/Z (BUF_X4)
                                         _068_ (net)
                  0.01    0.00    0.83 v _615_/B2 (AOI21_X4)
     2    6.53    0.02    0.03    0.86 ^ _615_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.02    0.00    0.86 ^ _641_/A2 (NOR2_X2)
     1    2.64    0.01    0.01    0.87 v _641_/ZN (NOR2_X2)
                                         _103_ (net)
                  0.01    0.00    0.87 v _642_/A1 (NOR3_X2)
     1    3.14    0.03    0.03    0.90 ^ _642_/ZN (NOR3_X2)
                                         _104_ (net)
                  0.03    0.00    0.90 ^ _644_/B2 (AOI221_X2)
     1    2.13    0.02    0.03    0.93 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.93 v _645_/A (XNOR2_X1)
     1    1.48    0.01    0.04    0.97 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    0.97 v _646_/B (MUX2_X2)
     1    1.05    0.01    0.05    1.03 v _646_/Z (MUX2_X2)
                                         _009_ (net)
                  0.01    0.00    1.03 v product[15]$_DFFE_PP0P_/D (DFFR_X1)
                                  1.03   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _505_/A (INV_X1)
    19   33.79    0.08    0.09    0.29 ^ _505_/ZN (INV_X1)
                                         _001_ (net)
                  0.08    0.00    0.29 ^ done$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ done$_DFFE_PP0P_/CK (DFFR_X1)
                          0.04    1.04   library recovery time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: multiplicand[7] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v multiplicand[7] (in)
                                         multiplicand[7] (net)
                  0.00    0.00    0.20 v _480_/A (BUF_X4)
     9   15.18    0.01    0.02    0.22 v _480_/Z (BUF_X4)
                                         _038_ (net)
                  0.01    0.00    0.22 v _500_/A2 (AND2_X2)
     1    3.40    0.01    0.03    0.25 v _500_/ZN (AND2_X2)
                                         _290_ (net)
                  0.01    0.00    0.25 v _701_/B (FA_X1)
     1    1.70    0.01    0.12    0.37 ^ _701_/S (FA_X1)
                                         _292_ (net)
                  0.01    0.00    0.37 ^ _520_/A (INV_X1)
     1    3.40    0.01    0.01    0.38 v _520_/ZN (INV_X1)
                                         _293_ (net)
                  0.01    0.00    0.38 v _702_/B (FA_X1)
     4   10.97    0.03    0.14    0.52 ^ _702_/S (FA_X1)
                                         _295_ (net)
                  0.03    0.00    0.52 ^ _704_/CI (FA_X1)
     1    2.66    0.02    0.10    0.62 v _704_/S (FA_X1)
                                         _302_ (net)
                  0.02    0.00    0.62 v _705_/CI (FA_X1)
     1    3.25    0.01    0.12    0.73 ^ _705_/S (FA_X1)
                                         _305_ (net)
                  0.01    0.00    0.73 ^ _543_/A (INV_X2)
     1    3.34    0.01    0.01    0.74 v _543_/ZN (INV_X2)
                                         _401_ (net)
                  0.01    0.00    0.74 v _737_/B (HA_X1)
     1    3.00    0.01    0.06    0.80 v _737_/S (HA_X1)
                                         _404_ (net)
                  0.01    0.00    0.80 v _603_/A (BUF_X4)
     6   16.15    0.01    0.03    0.83 v _603_/Z (BUF_X4)
                                         _068_ (net)
                  0.01    0.00    0.83 v _615_/B2 (AOI21_X4)
     2    6.53    0.02    0.03    0.86 ^ _615_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.02    0.00    0.86 ^ _641_/A2 (NOR2_X2)
     1    2.64    0.01    0.01    0.87 v _641_/ZN (NOR2_X2)
                                         _103_ (net)
                  0.01    0.00    0.87 v _642_/A1 (NOR3_X2)
     1    3.14    0.03    0.03    0.90 ^ _642_/ZN (NOR3_X2)
                                         _104_ (net)
                  0.03    0.00    0.90 ^ _644_/B2 (AOI221_X2)
     1    2.13    0.02    0.03    0.93 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.93 v _645_/A (XNOR2_X1)
     1    1.48    0.01    0.04    0.97 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    0.97 v _646_/B (MUX2_X2)
     1    1.05    0.01    0.05    1.03 v _646_/Z (MUX2_X2)
                                         _009_ (net)
                  0.01    0.00    1.03 v product[15]$_DFFE_PP0P_/D (DFFR_X1)
                                  1.03   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-04   1.59e-05   1.63e-06   2.78e-04  14.5%
Combinational          9.44e-04   6.84e-04   1.41e-05   1.64e-03  85.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.20e-03   7.00e-04   1.57e-05   1.92e-03 100.0%
                          62.7%      36.4%       0.8%
