// Seed: 1183499707
module module_0 (
    input wor  id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input wor id_17,
    output tri id_18
);
  assign id_8 = 1;
  always @(posedge 1 or posedge ~id_14 || 1) id_10 = id_13;
  assign id_18 = id_11#(.id_6(id_0 == 1));
  module_0(
      id_0, id_13, id_6, id_5
  );
  uwire id_20 = id_14;
endmodule
