Verilator Tree Dump (format 0x3900) from <e367> to <e416>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679470 <e368#> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0xaaaaab6795b0 <e371#> {c1ai}  CyclicRightShiftRegister_NegEdge_2Bit -> MODULE 0xaaaaab66eb80 <e370#> {c1ai}  CyclicRightShiftRegister_NegEdge_2Bit  L0 [1ps]
    1:2:1: PIN 0xaaaaab679990 <e375#> {c2al}  clock -> VAR 0xaaaaab66bbe0 <e209> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab679870 <e376#> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [RV] <- VAR 0xaaaaab6796f0 <e372#> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab679d30 <e382#> {c3al}  reset -> VAR 0xaaaaab66bf60 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab679c10 <e381#> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [RV] <- VAR 0xaaaaab679a90 <e377#> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab67cce0 <e388#> {c4ar}  D -> VAR 0xaaaaab66ce10 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab67cbc0 <e387#> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VAR 0xaaaaab679e30 <e383#> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab67d080 <e394#> {c5aw}  Q -> VAR 0xaaaaab66de80 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab67cf60 <e393#> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [LV] => VAR 0xaaaaab67cde0 <e389#> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6796f0 <e372#> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679a90 <e377#> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679e30 <e383#> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cde0 <e389#> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0xaaaaab66eb80 <e370#> {c1ai}  CyclicRightShiftRegister_NegEdge_2Bit  L0 [1ps]
    1:2: VAR 0xaaaaab66bbe0 <e209> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66bf60 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66ce10 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66de80 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab677a00 <e140> {c7af}
    1:2:1: SENTREE 0xaaaaab66e3b0 <e149> {c7am}
    1:2:1:1: SENITEM 0xaaaaab66e2f0 <e74> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab6738e0 <e234> {c7aw} @dt=0xaaaaab674f90@(G/w1)  clock [RV] <- VAR 0xaaaaab66bbe0 <e209> {c2al} @dt=0xaaaaab674f90@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0xaaaaab66e510 <e151> {c8af}
    1:2:2:1: ASSIGNDLY 0xaaaaab675f50 <e412#> {c10ap} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:1:1: COND 0xaaaaab67d180 <e410#> {c10as} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:1:1:1: VARREF 0xaaaaab673a00 <e406#> {c9an} @dt=0xaaaaab674f90@(G/w1)  reset [RV] <- VAR 0xaaaaab66bf60 <e217> {c3al} @dt=0xaaaaab674f90@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: CONST 0xaaaaab675c90 <e407#> {c10as} @dt=0xaaaaab66c9f0@(G/w2)  2'h0
    1:2:2:1:1:3: CONCAT 0xaaaaab6771a0 <e408#> {c12ax} @dt=0xaaaaab66c9f0@(G/w2)
    1:2:2:1:1:3:1: SEL 0xaaaaab675230 <e347> {c12au} @dt=0xaaaaab674f90@(G/w1) decl[1:0]]
    1:2:2:1:1:3:1:1: VARREF 0xaaaaab673c40 <e249> {c12at} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VAR 0xaaaaab66ce10 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D INPUT [VSTATIC]  PORT
    1:2:2:1:1:3:1:2: CONST 0xaaaaab6754c0 <e273> {c12av} @dt=0xaaaaab6753e0@(G/sw1)  1'h0
    1:2:2:1:1:3:1:3: CONST 0xaaaaab678af0 <e346> {c12au} @dt=0xaaaaab678c30@(G/w32)  32'h1
    1:2:2:1:1:3:2: SEL 0xaaaaab6781e0 <e358> {c12ba} @dt=0xaaaaab674f90@(G/w1) decl[1:0]]
    1:2:2:1:1:3:2:1: VARREF 0xaaaaab673d60 <e286> {c12az} @dt=0xaaaaab66c9f0@(G/w2)  D [RV] <- VAR 0xaaaaab66ce10 <e225> {c4ar} @dt=0xaaaaab66c9f0@(G/w2)  D INPUT [VSTATIC]  PORT
    1:2:2:1:1:3:2:2: CONST 0xaaaaab678470 <e314> {c12bd} @dt=0xaaaaab6753e0@(G/sw1)  1'h1
    1:2:2:1:1:3:2:3: CONST 0xaaaaab678d10 <e357> {c12bb} @dt=0xaaaaab678c30@(G/w32)  32'h1
    1:2:2:1:2: VARREF 0xaaaaab673b20 <e336> {c10an} @dt=0xaaaaab66c9f0@(G/w2)  Q [LV] => VAR 0xaaaaab66de80 <e334> {c5aw} @dt=0xaaaaab66c9f0@(G/w2)  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab674f90 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6753e0 <e264> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab66c9f0 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab678c30 <e341> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66c1d0 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675dd0 <e83> {c10as} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab6774b0 <e122> {c12as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6775e0 <e129> {c12as} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab66bb00 <e204> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab674f90 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66be80 <e211> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab66c9f0 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab66da60 <e232> {c5am} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab675150 <e246> {c12au} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675300 <e254> {c12au} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab6753e0 <e264> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab678c30 <e341> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
