--- # ALPS Formula File version WW07.1 2013

 # R : R * C Residency
 # C : R * C Cdyn weight

CrClocks: R
FPS: R

EU:
  GRF:
     PS2_GA_GRF_1Read_ECC: R * C
     PS2_GA_GRF_1Write_ECC: R * C
     PS2_GRF_SEND_PATH: R * C

  Accumulator:
     PS2_Accumulator_READ: R * C
     PS2_Accumulator_WRITE: R * C

  FPU0:
     PS2_EU_FPU0:
      FPU0_mad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]

   
  FPU1: 
    PS2_EU_FPU1:
      FPU1_mad_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_sint16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_sint32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
 
  FPU2:
    PS2_EU_FPU2:
      FPU2_mad_fp32: R[PS2_EU_FPU2] * R * LINEST[C,R[FPU2_toggle_rate]]
      FPU2_mad_fp64: R[PS2_EU_FPU2] * R * LINEST[C,R[FPU2_toggle_rate]]
      
  EM:
      EM_transc_fp32: R * LINEST[C,R[FPU1_toggle_rate]]

  ExtraPipe:
      ExtraPipe_DPAS_Float: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      # ExtraPipe_DPAS_Float8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_TFloat32: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_BFloat: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]] 
      ExtraPipe_DPAS_SInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      # ExtraPipe_DPASW_Float: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      # ExtraPipe_DPASW_BFloat: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]] 
      # ExtraPipe_DPASW_SInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      # ExtraPipe_DPASW_UInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_UInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_BF8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_HF8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]

  GA:
    PS2_GA:
      PS2_GA_Syn_Floor: R * C 
      PS2_GA_Syn_1Read_ECC: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_Syn_1Write_ECC: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_Read_FPU0_dispatch: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_Read_FPU1_dispatch: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_Read_DPAS_dispatch: R * LINEST[C,R[GA_toggle_rate]]

  TC:
    PS2_TC:
      PS2_TC_1Dispatch: R * C

  INFRA:
    PS2_EU_INFRA: R * C
    PS2_EU_SYST_INFRA: R * C
    
GA_toggle_rate: R
FPU1_toggle_rate: R
FPU0_toggle_rate: R
DPAS_toggle_rate: R
Bypass_factor: R


CSC:
  L2:
   PS2_CAM_L2_0.5MB: R * C
   PS2_CAM_L2_0.5MB_INFRA: R * C
   PS2_CAM_L2_1MB: R * C
   PS2_CAM_L2_1MB_INFRA: R * C
   PS2_CAM_L2_2MB: R * C
   PS2_CAM_L2_2MB_INFRA: R * C 
   PS2_CAM_L2_4MB: R * C
   PS2_CAM_L2_4MB_INFRA: R * C 
  Xe2_TLB:
   PS2_CAM_Xe2_TLB: R * C
   PS2_CAM_Xe2_TLB_INFRA: R * C
  Node_Fabric:
   PS2_CAM_Node_Fabric: R * C
   PS2_CAM_Node_Fabric_INFRA: R * C

Other:
  Others: 
    PS2_CAM_BASE_BLITTER: R * C
    PS2_CAM_BASE_CS: R * C
    PS2_CAM_BASE_GUC: R * C

SpineNonSpine:
  SpineCompute:
    PS2_CAM_COMPUTE_SPINE_INFRA: R * C
    PS2_CAM_COMPUTE_NONSPINE: R * C
    PS2_CAM_COMPUTE_SYST_NONSPINE: R * C
    PS2_CAM_COMPUTE_ARB: R * C
    PS2_CAM_COMPUTE_ARB_INFRA: R * C
  SpineBase:
    PS2_CAM_BASE_SPINE: R * C

NIU:
  Compute:
    PS2_CAM_COMPUTE_NIU: R * C
    PS2_CAM_COMPUTE_NIU_INFRA: R * C
  Base:
    PS2_CAM_BASE_NIU: R * C
    PS2_CAM_BASE_NIU_INFRA: R * C

LSC:
   LSC:
    PS2_CAM_COMPUTE_LSC: R * C
    PS2_CAM_COMPUTE_LSC_INFRA: R * C
    PS2_CAM_COMPUTE_HDC_INFRA: R * C
    PS2_CAM_COMPUTE_RT: R * C

ROW:
   ROW:
    PS2_CAM_COMPUTE_ROW: R * C
    PS2_CAM_COMPUTE_ROW_INFRA: R * C
