module d_ff ( input clk, input reset, input write_enable, input d, output reg q);
always @ (reset) 
if(reset == 1) 
  q = 0; 
always @ (posedge clk) 
if(write_enable == 1) 
  q = d;
endmodule
