$date
	Mon Aug 22 15:32:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_c $end
$var wire 1 " t_d $end
$var wire 1 # t_e $end
$var wire 1 $ t_f $end
$var wire 1 % t_g $end
$var reg 1 & t_a $end
$var reg 1 ' t_b $end
$scope module a1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ! c $end
$var wire 1 " d $end
$var wire 1 # e $end
$var wire 1 $ f $end
$var wire 1 % g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
1%
1$
0#
0"
0!
$end
#10
0%
1"
1#
1'
1)
#20
0'
0)
1&
1(
#30
0$
1!
0#
1'
1)
