// Seed: 78947536
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  output wire id_2;
  inout wire id_1;
  logic id_5 = 1'b0 !=? -1;
endmodule
module module_2 #(
    parameter id_0  = 32'd25,
    parameter id_11 = 32'd90,
    parameter id_6  = 32'd36,
    parameter id_9  = 32'd60
) (
    output wor _id_0,
    input wand id_1
    , _id_9,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 _id_6
    , id_10,
    output tri0 id_7
);
  wire _id_11;
  integer [id_0 : &  id_6] id_12;
  ;
  wire [id_9 : -1] id_13;
  logic id_14, id_15;
  logic [-1 'b0 : id_11] id_16;
  module_0 modCall_1 (
      id_12,
      id_16
  );
endmodule
