this is the MIPS pipelined cpu in Verilog .
the instruction set it supports is { add, addu, addiu, addi, subu, sub, lui, ori, or, j, jal, jr, lw, sw, sll, srl, sra, srav, jailc}
hazzards are well handled .
enjoy JZ ;-)
