PPA Report for ParityLatch.v (Module: ParityLatch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 8
IO Count: 17
Cell Count: 48

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 440.45 MHz
Reg-to-Reg Critical Path Delay: 2.158 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
