// Seed: 818440323
module module_0 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd19
) ();
  wire _id_1;
  module_2 modCall_1 ();
  parameter id_2 = 1;
  logic [7:0][1  +  -1  -  id_1  .  id_2] id_3 = id_1;
endmodule
module module_1 (
    input tri0  id_0,
    input wor   id_1,
    input uwire id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  logic id_1, id_2;
  assign id_1.id_2 = 1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_4;
  ;
  always id_4 = id_2[1'b0&&-1];
endmodule
