Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  4 12:44:47 2023
| Host         : DESKTOP-22E4S6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   43          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (19)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_onehot_State_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.511        0.000                      0                  180        0.186        0.000                      0                  180        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 4.511        0.000                      0                  180        0.186        0.000                      0                  180        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.890ns (18.815%)  route 3.840ns (81.185%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[5]/Q
                         net (fo=48, routed)          1.914     7.357    instaRam/address[5]
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  instaRam/ram1_i_76/O
                         net (fo=1, routed)           0.689     8.170    instaRam/ram1_i_76_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.294 r  instaRam/ram1_i_40/O
                         net (fo=1, routed)           0.643     8.938    instaRam/ram1_i_40_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.062 r  instaRam/ram1_i_23/O
                         net (fo=1, routed)           0.593     9.655    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.890ns (18.878%)  route 3.824ns (81.122%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.947     7.390    instaRam/address[2]
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.514 r  instaRam/ram1_i_91/O
                         net (fo=1, routed)           0.402     7.916    instaRam/ram1_i_91_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.040 r  instaRam/ram1_i_45/O
                         net (fo=1, routed)           1.058     9.098    instaRam/ram1_i_45_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.222 r  instaRam/ram1_i_28/O
                         net (fo=1, routed)           0.417     9.639    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.890ns (19.066%)  route 3.778ns (80.934%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[5]/Q
                         net (fo=48, routed)          2.105     7.548    instaRam/address[5]
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.672 r  instaRam/ram1_i_70/O
                         net (fo=1, routed)           0.670     8.342    instaRam/ram1_i_70_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.466 r  instaRam/ram1_i_38/O
                         net (fo=1, routed)           0.421     8.887    instaRam/ram1_i_38_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.011 r  instaRam/ram1_i_21/O
                         net (fo=1, routed)           0.582     9.593    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.890ns (19.390%)  route 3.700ns (80.610%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[5]/Q
                         net (fo=48, routed)          1.547     6.990    instaRam/address[5]
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.114 r  instaRam/ram1_i_60/O
                         net (fo=1, routed)           0.433     7.547    instaRam/ram1_i_60_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  instaRam/ram1_i_34/O
                         net (fo=1, routed)           1.048     8.720    instaRam/ram1_i_34_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.844 r  instaRam/ram1_i_17/O
                         net (fo=1, routed)           0.671     9.515    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.890ns (19.599%)  route 3.651ns (80.401%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[5]/Q
                         net (fo=48, routed)          1.947     7.390    instaRam/address[5]
    SLICE_X58Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  instaRam/ram1_i_49/O
                         net (fo=1, routed)           0.635     8.149    instaRam/ram1_i_49_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.273 r  instaRam/ram1_i_31/O
                         net (fo=1, routed)           0.520     8.793    instaRam/ram1_i_31_n_0
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  instaRam/ram1_i_14/O
                         net (fo=1, routed)           0.549     9.466    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.890ns (19.673%)  route 3.634ns (80.327%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.766     7.209    instaRam/address[2]
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.333 r  instaRam/ram1_i_66/O
                         net (fo=1, routed)           0.433     7.767    instaRam/ram1_i_66_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.891 r  instaRam/ram1_i_36/O
                         net (fo=1, routed)           1.035     8.926    instaRam/ram1_i_36_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.050 r  instaRam/ram1_i_19/O
                         net (fo=1, routed)           0.399     9.449    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.890ns (20.191%)  route 3.518ns (79.809%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[5]/Q
                         net (fo=48, routed)          1.746     7.189    instaRam/address[5]
    SLICE_X56Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.313 r  instaRam/ram1_i_61/O
                         net (fo=1, routed)           0.689     8.002    instaRam/ram1_i_61_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.126 r  instaRam/ram1_i_35/O
                         net (fo=1, routed)           0.533     8.659    instaRam/ram1_i_35_n_0
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.783 r  instaRam/ram1_i_18/O
                         net (fo=1, routed)           0.549     9.333    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.890ns (20.588%)  route 3.433ns (79.412%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.806     7.249    instaRam/address[2]
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  instaRam/ram1_i_54/O
                         net (fo=1, routed)           0.433     7.806    instaRam/ram1_i_54_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  instaRam/ram1_i_32/O
                         net (fo=1, routed)           0.648     8.578    instaRam/ram1_i_32_n_0
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.124     8.702 r  instaRam/ram1_i_15/O
                         net (fo=1, routed)           0.546     9.248    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.890ns (20.733%)  route 3.403ns (79.267%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.698     7.141    instaRam/address[2]
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.265 r  instaRam/ram1_i_73/O
                         net (fo=1, routed)           0.498     7.764    instaRam/ram1_i_73_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.888 r  instaRam/ram1_i_39/O
                         net (fo=1, routed)           0.813     8.700    instaRam/ram1_i_39_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.824 r  instaRam/ram1_i_22/O
                         net (fo=1, routed)           0.393     9.217    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 instaRam/address_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.794%)  route 3.390ns (79.206%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.557     4.925    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.443 r  instaRam/address_reg_rep[2]/Q
                         net (fo=48, routed)          1.780     7.223    instaRam/address[2]
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.347 r  instaRam/ram1_i_79/O
                         net (fo=1, routed)           0.689     8.037    instaRam/ram1_i_79_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.161 r  instaRam/ram1_i_41/O
                         net (fo=1, routed)           0.526     8.687    instaRam/ram1_i_41_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.811 r  instaRam/ram1_i_24/O
                         net (fo=1, routed)           0.394     9.205    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.479    14.676    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.262    14.938    
                         clock uncertainty           -0.035    14.903    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.166    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.166    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_onehot_State_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/state_controller/CLK
    SLICE_X61Y90         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  slc/state_controller/FSM_onehot_State_reg[4]/Q
                         net (fo=4, routed)           0.130     1.900    slc/state_controller/FSM_onehot_State_reg_n_0_[4]
    SLICE_X61Y89         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.282    slc/state_controller/CLK
    SLICE_X61Y89         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[5]/C
                         clock pessimism             -0.639     1.643    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.070     1.713    slc/state_controller/FSM_onehot_State_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_onehot_State_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_onehot_State_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.443%)  route 0.128ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.627    slc/state_controller/CLK
    SLICE_X61Y89         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  slc/state_controller/FSM_onehot_State_reg[6]/Q
                         net (fo=35, routed)          0.128     1.896    slc/state_controller/Q[2]
    SLICE_X61Y89         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.282    slc/state_controller/CLK
    SLICE_X61Y89         FDRE                                         r  slc/state_controller/FSM_onehot_State_reg[7]/C
                         clock pessimism             -0.655     1.627    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.078     1.705    slc/state_controller/FSM_onehot_State_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.236%)  route 0.374ns (66.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    instaRam/CLK
    SLICE_X58Y91         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.169     1.938    instaRam/state[1]
    SLICE_X59Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.983 r  instaRam/ram1_i_24/O
                         net (fo=1, routed)           0.205     2.188    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.300    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.681    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.977    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 instaRam/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.313%)  route 0.122ns (32.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.601    instaRam/CLK
    SLICE_X57Y89         FDCE                                         r  instaRam/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  instaRam/address_reg[6]/Q
                         net (fo=4, routed)           0.122     1.865    instaRam/init_ADDR[6]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.976 r  instaRam/address_reg_rep[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    instaRam/address_reg_rep[7]_i_1_n_6
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.833     2.256    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[6]/C
                         clock pessimism             -0.638     1.618    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.134     1.752    instaRam/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 instaRam/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.805%)  route 0.131ns (34.195%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.601    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  instaRam/address_reg[2]/Q
                         net (fo=4, routed)           0.131     1.873    instaRam/init_ADDR[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.984 r  instaRam/address_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    instaRam/address_reg_rep[4]_i_1_n_6
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     2.255    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[2]/C
                         clock pessimism             -0.638     1.617    
    SLICE_X56Y89         FDCE (Hold_fdce_C_D)         0.134     1.751    instaRam/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 instaRam/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.251ns (63.975%)  route 0.141ns (36.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.601    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  instaRam/address_reg[3]/Q
                         net (fo=4, routed)           0.141     1.884    instaRam/init_ADDR[3]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.994 r  instaRam/address_reg_rep[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.994    instaRam/address_reg_rep[4]_i_1_n_5
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     2.255    instaRam/CLK
    SLICE_X56Y89         FDCE                                         r  instaRam/address_reg_rep[3]/C
                         clock pessimism             -0.638     1.617    
    SLICE_X56Y89         FDCE (Hold_fdce_C_D)         0.134     1.751    instaRam/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.469%)  route 0.405ns (68.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.629    slc/MDR_register/CLK
    SLICE_X59Y93         FDRE                                         r  slc/MDR_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/MDR_register/Dout_reg[14]/Q
                         net (fo=2, routed)           0.148     1.918    instaRam/Q[14]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.963 r  instaRam/ram1_i_14/O
                         net (fo=1, routed)           0.257     2.220    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.877     2.300    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.681    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.977    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 instaRam/address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.442%)  route 0.145ns (36.558%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.601    instaRam/CLK
    SLICE_X57Y89         FDCE                                         r  instaRam/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  instaRam/address_reg[7]/Q
                         net (fo=4, routed)           0.145     1.887    instaRam/init_ADDR[7]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.997 r  instaRam/address_reg_rep[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    instaRam/address_reg_rep[7]_i_1_n_5
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.833     2.256    instaRam/CLK
    SLICE_X56Y90         FDCE                                         r  instaRam/address_reg_rep[7]/C
                         clock pessimism             -0.638     1.618    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.134     1.752    instaRam/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.626    slc/HexA/CLK
    SLICE_X63Y84         FDRE                                         r  slc/HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.876    slc/HexA/counter_reg_n_0_[11]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.984 r  slc/HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    slc/HexA/counter_reg[8]_i_1_n_4
    SLICE_X63Y84         FDRE                                         r  slc/HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.857     2.280    slc/HexA/CLK
    SLICE_X63Y84         FDRE                                         r  slc/HexA/counter_reg[11]/C
                         clock pessimism             -0.654     1.626    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.105     1.731    slc/HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.624    slc/HexA/CLK
    SLICE_X63Y82         FDRE                                         r  slc/HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.874    slc/HexA/counter_reg_n_0_[3]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.982 r  slc/HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.982    slc/HexA/counter_reg[0]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  slc/HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.278    slc/HexA/CLK
    SLICE_X63Y82         FDRE                                         r  slc/HexA/counter_reg[3]/C
                         clock pessimism             -0.654     1.624    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.729    slc/HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y88   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y88   button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y91   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y91   instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y88   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y90   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y90   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y91   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y91   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y88   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y88   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y88   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y91   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y91   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y91   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y88   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y88   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.305ns  (logic 4.319ns (41.911%)  route 5.986ns (58.089%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.271     4.587    slc/PC_register/Reset_IBUF
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.711 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.715     7.427    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    10.305 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.305    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.053ns  (logic 4.342ns (43.187%)  route 5.711ns (56.813%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         2.998     4.315    slc/PC_register/Reset_IBUF
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124     4.439 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.713     7.152    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    10.053 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.053    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 4.340ns (43.404%)  route 5.659ns (56.596%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.286     4.602    slc/PC_register/Reset_IBUF
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.726 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.374     7.100    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900     9.999 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.999    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 4.338ns (43.815%)  route 5.563ns (56.185%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         2.797     4.113    slc/PC_register/Reset_IBUF
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124     4.237 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766     7.003    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898     9.901 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.901    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 4.348ns (44.286%)  route 5.470ns (55.714%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.751     5.067    slc/IR_register/Reset_IBUF
    SLICE_X63Y93         LUT4 (Prop_lut4_I0_O)        0.124     5.191 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.720     6.911    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     9.818 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.818    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 4.578ns (46.703%)  route 5.224ns (53.297%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         2.055     3.371    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.150     3.521 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.169     6.691    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111     9.802 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.802    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.345ns (44.462%)  route 5.428ns (55.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.614     4.931    slc/IR_register/Reset_IBUF
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.124     5.055 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813     6.868    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.773 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.773    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.359ns (44.972%)  route 5.334ns (55.028%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         2.976     4.292    slc/PC_register/Reset_IBUF
    SLICE_X62Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.416 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.358     6.774    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918     9.693 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.693    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 4.356ns (45.586%)  route 5.200ns (54.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.526     4.843    slc/IR_register/Reset_IBUF
    SLICE_X64Y93         LUT4 (Prop_lut4_I0_O)        0.124     4.967 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.673     6.640    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.556 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.556    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.358ns (45.804%)  route 5.156ns (54.196%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.291     4.608    slc/IR_register/Reset_IBUF
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.732 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.597    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     9.514 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.514    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.614ns (56.762%)  route 1.229ns (43.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.860     1.253    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.298 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.370     1.668    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.843 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.843    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.691ns (57.046%)  route 1.273ns (42.954%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.860     1.253    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.044     1.297 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.413     1.711    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     2.964 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.964    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.623ns (54.364%)  route 1.363ns (45.636%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.813     1.206    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.251 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.550     1.801    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.986 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.986    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.680ns (56.126%)  route 1.313ns (43.874%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.813     1.206    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.044     1.250 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.501     1.751    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     2.994 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.994    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.603ns (51.983%)  route 1.481ns (48.017%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.860     1.253    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.298 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.621     1.919    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     3.084 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.084    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.168ns  (logic 1.674ns (52.844%)  route 1.494ns (47.156%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.860     1.253    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.044     1.297 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.634     1.931    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     3.168 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.168    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.603ns (49.904%)  route 1.609ns (50.096%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         0.813     1.206    slc/HexA/Reset_IBUF
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.251 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.796     2.048    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     3.212 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.212    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.312ns  (logic 1.602ns (48.388%)  route 1.709ns (51.612%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         1.377     1.770    slc/IR_register/Reset_IBUF
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.815 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.148    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     3.312 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.312    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.608ns (48.399%)  route 1.715ns (51.601%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         1.305     1.699    slc/PC_register/Reset_IBUF
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.744 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.153    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     3.323 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.323    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.617ns (48.650%)  route 1.707ns (51.350%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         1.299     1.692    slc/IR_register/Reset_IBUF
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.145    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.323 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.323    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.038ns (43.000%)  route 5.353ns (57.000%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     4.991    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.509 r  slc/PC_register/Dout_reg[11]/Q
                         net (fo=9, routed)           1.056     6.564    slc/PC_register/PC[1]
    SLICE_X60Y90         LUT4 (Prop_lut4_I0_O)        0.150     6.714 f  slc/PC_register/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.085     7.800    slc/PC_register/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.328     8.128 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.855     8.982    slc/PC_register/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.124     9.106 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.358    11.464    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    14.383 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.383    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 3.942ns (43.025%)  route 5.221ns (56.975%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     4.992    slc/PC_register/CLK
    SLICE_X61Y92         FDRE                                         r  slc/PC_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.448 f  slc/PC_register/Dout_reg[12]/Q
                         net (fo=9, routed)           0.847     6.295    slc/PC_register/PC[2]
    SLICE_X61Y92         LUT4 (Prop_lut4_I3_O)        0.152     6.447 f  slc/PC_register/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.840     7.287    slc/PC_register/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.332     7.619 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.818     8.437    slc/PC_register/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.715    11.276    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    14.155 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.155    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 3.791ns (43.233%)  route 4.978ns (56.767%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     4.991    slc/PC_register/CLK
    SLICE_X60Y89         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.518     5.509 r  slc/PC_register/Dout_reg[9]/Q
                         net (fo=10, routed)          1.061     6.570    slc/PC_register/Dout_reg[9]_0
    SLICE_X60Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.694 f  slc/PC_register/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.432     7.126    slc/PC_register/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.250 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.772     8.022    slc/PC_register/hex_segB_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.146 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.713    10.859    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.760 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.760    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.035ns (46.267%)  route 4.686ns (53.733%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     4.991    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.509 r  slc/PC_register/Dout_reg[10]/Q
                         net (fo=9, routed)           0.904     6.413    slc/PC_register/PC[0]
    SLICE_X60Y89         LUT4 (Prop_lut4_I2_O)        0.150     6.563 f  slc/PC_register/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.806     7.368    slc/PC_register/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.328     7.696 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.669     8.365    slc/PC_register/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.489 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.307    10.796    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.711 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.711    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 3.728ns (44.431%)  route 4.662ns (55.569%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     4.992    slc/PC_register/CLK
    SLICE_X61Y92         FDRE                                         r  slc/PC_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.448 r  slc/PC_register/Dout_reg[12]/Q
                         net (fo=9, routed)           0.847     6.295    slc/PC_register/PC[2]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.419 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.788     7.207    slc/PC_register/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.653     7.984    slc/PC_register/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.108 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.374    10.482    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.382 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.382    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 3.788ns (45.156%)  route 4.600ns (54.845%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     4.991    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.509 r  slc/PC_register/Dout_reg[10]/Q
                         net (fo=9, routed)           0.904     6.413    slc/PC_register/PC[0]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  slc/PC_register/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.286     6.823    slc/PC_register/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.644     7.591    slc/PC_register/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766    10.481    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.379 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.379    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.872ns (47.113%)  route 4.347ns (52.887%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     4.993    slc/IR_register/CLK
    SLICE_X63Y91         FDRE                                         r  slc/IR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.419     5.412 f  slc/IR_register/Dout_reg[8]/Q
                         net (fo=7, routed)           0.699     6.111    slc/IR_register/IR[8]
    SLICE_X63Y91         LUT4 (Prop_lut4_I3_O)        0.296     6.407 f  slc/IR_register/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.102     7.509    slc/IR_register/hex_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.633 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.689     8.322    slc/IR_register/hex_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.446 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.856    10.302    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.212 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.212    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 3.969ns (49.396%)  route 4.066ns (50.604%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.626     4.994    slc/IR_register/CLK
    SLICE_X62Y93         FDRE                                         r  slc/IR_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456     5.450 r  slc/IR_register/Dout_reg[15]/Q
                         net (fo=7, routed)           0.843     6.293    slc/IR_register/sel0[3]
    SLICE_X62Y94         LUT4 (Prop_lut4_I0_O)        0.152     6.445 f  slc/IR_register/hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.824     7.269    slc/IR_register/hex_seg_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.332     7.601 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.585     8.186    slc/IR_register/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.310 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.124    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.028 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.028    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 3.621ns (45.129%)  route 4.403ns (54.871%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     4.989    slc/HexA/CLK
    SLICE_X63Y86         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.721     7.166    slc/IR_register/p_0_in[1]
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.290 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.818     8.107    slc/IR_register/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.231 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.096    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.013 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.013    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 3.618ns (45.206%)  route 4.386ns (54.794%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     4.989    slc/HexA/CLK
    SLICE_X63Y86         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/HexA/counter_reg[16]/Q
                         net (fo=33, routed)          1.674     7.119    slc/IR_register/p_0_in[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.243 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.800     8.043    slc/IR_register/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.167 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.912    10.079    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.993 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.993    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/MDR_register/CLK
    SLICE_X60Y91         FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/MDR_register/Dout_reg[11]/Q
                         net (fo=2, routed)           0.094     1.887    slc/state_controller/Dout_reg[15][11]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.932 r  slc/state_controller/myOutput_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.932    slc/bus_mux/D[11]
    SLICE_X61Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (63.854%)  route 0.118ns (36.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/MDR_register/CLK
    SLICE_X60Y92         FDRE                                         r  slc/MDR_register/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/MDR_register/Dout_reg[7]/Q
                         net (fo=2, routed)           0.118     1.911    slc/state_controller/Dout_reg[15][7]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.956 r  slc/state_controller/myOutput_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.956    slc/bus_mux/D[7]
    SLICE_X61Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.504%)  route 0.148ns (41.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/MDR_register/CLK
    SLICE_X60Y91         FDRE                                         r  slc/MDR_register/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/MDR_register/Dout_reg[4]/Q
                         net (fo=2, routed)           0.148     1.941    slc/state_controller/Dout_reg[15][4]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.986 r  slc/state_controller/myOutput_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.986    slc/bus_mux/D[4]
    SLICE_X61Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.220%)  route 0.184ns (46.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/PC_register/Dout_reg[3]/Q
                         net (fo=10, routed)          0.184     1.976    slc/state_controller/Dout_reg[9][3]
    SLICE_X61Y91         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  slc/state_controller/myOutput_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.021    slc/bus_mux/D[3]
    SLICE_X61Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.645%)  route 0.213ns (53.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.630    slc/PC_register/CLK
    SLICE_X63Y93         FDRE                                         r  slc/PC_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  slc/PC_register/Dout_reg[2]/Q
                         net (fo=10, routed)          0.213     1.984    slc/state_controller/Dout_reg[9][2]
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.045     2.029 r  slc/state_controller/myOutput_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.029    slc/bus_mux/D[2]
    SLICE_X60Y93         LDCE                                         r  slc/bus_mux/myOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.866%)  route 0.220ns (54.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/PC_register/CLK
    SLICE_X61Y92         FDRE                                         r  slc/PC_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  slc/PC_register/Dout_reg[12]/Q
                         net (fo=9, routed)           0.106     1.876    slc/state_controller/PC[2]
    SLICE_X59Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.921 r  slc/state_controller/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.113     2.034    slc/bus_mux/D[12]
    SLICE_X59Y92         LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.396%)  route 0.233ns (55.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.628    slc/MDR_register/CLK
    SLICE_X59Y90         FDRE                                         r  slc/MDR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  slc/MDR_register/Dout_reg[8]/Q
                         net (fo=2, routed)           0.117     1.886    slc/state_controller/Dout_reg[15][8]
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.931 r  slc/state_controller/myOutput_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     2.047    slc/bus_mux/D[8]
    SLICE_X59Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.209ns (45.465%)  route 0.251ns (54.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.627    slc/PC_register/CLK
    SLICE_X60Y89         FDRE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.791 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=10, routed)          0.141     1.932    slc/state_controller/Dout_reg[9][1]
    SLICE_X59Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  slc/state_controller/myOutput_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.087    slc/bus_mux/D[1]
    SLICE_X59Y89         LDCE                                         r  slc/bus_mux/myOutput_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.209ns (44.190%)  route 0.264ns (55.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.627    slc/PC_register/CLK
    SLICE_X60Y89         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.791 r  slc/PC_register/Dout_reg[9]/Q
                         net (fo=10, routed)          0.148     1.939    slc/state_controller/Dout_reg[9][9]
    SLICE_X59Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.984 r  slc/state_controller/myOutput_reg[9]_i_1/O
                         net (fo=1, routed)           0.116     2.100    slc/bus_mux/D[9]
    SLICE_X59Y89         LDCE                                         r  slc/bus_mux/myOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.663%)  route 0.321ns (63.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.629    slc/PC_register/CLK
    SLICE_X62Y91         FDRE                                         r  slc/PC_register/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  slc/PC_register/Dout_reg[6]/Q
                         net (fo=10, routed)          0.205     1.975    slc/state_controller/Dout_reg[9][6]
    SLICE_X59Y91         LUT4 (Prop_lut4_I2_O)        0.045     2.020 r  slc/state_controller/myOutput_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.137    slc/bus_mux/D[6]
    SLICE_X59Y91         LDCE                                         r  slc/bus_mux/myOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.316ns (27.841%)  route 3.412ns (72.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.412     4.729    slc/IR_register/Reset_IBUF
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.705    slc/IR_register/CLK
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.316ns (27.841%)  route 3.412ns (72.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.412     4.729    slc/IR_register/Reset_IBUF
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.705    slc/IR_register/CLK
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.316ns (27.841%)  route 3.412ns (72.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.412     4.729    slc/IR_register/Reset_IBUF
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.705    slc/IR_register/CLK
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.316ns (27.841%)  route 3.412ns (72.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.412     4.729    slc/IR_register/Reset_IBUF
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508     4.705    slc/IR_register/CLK
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[0]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.316ns (28.340%)  route 3.329ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.329     4.645    instaRam/Reset_IBUF
    SLICE_X57Y88         FDCE                                         f  instaRam/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.440     4.637    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.316ns (28.340%)  route 3.329ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.329     4.645    instaRam/Reset_IBUF
    SLICE_X57Y88         FDCE                                         f  instaRam/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.440     4.637    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[2]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.316ns (28.340%)  route 3.329ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.329     4.645    instaRam/Reset_IBUF
    SLICE_X57Y88         FDCE                                         f  instaRam/address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.440     4.637    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[3]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.316ns (28.340%)  route 3.329ns (71.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.329     4.645    instaRam/Reset_IBUF
    SLICE_X57Y88         FDCE                                         f  instaRam/address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.440     4.637    instaRam/CLK
    SLICE_X57Y88         FDCE                                         r  instaRam/address_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.316ns (28.737%)  route 3.265ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.265     4.581    slc/IR_register/Reset_IBUF
    SLICE_X62Y93         FDRE                                         r  slc/IR_register/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509     4.706    slc/IR_register/CLK
    SLICE_X62Y93         FDRE                                         r  slc/IR_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.316ns (28.737%)  route 3.265ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=119, routed)         3.265     4.581    slc/IR_register/Reset_IBUF
    SLICE_X62Y93         FDRE                                         r  slc/IR_register/Dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509     4.706    slc/IR_register/CLK
    SLICE_X62Y93         FDRE                                         r  slc/IR_register/Dout_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.533%)  route 0.112ns (41.467%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X59Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=3, routed)           0.112     0.270    slc/PC_register/Dout_reg[15]_0[14]
    SLICE_X61Y92         FDRE                                         r  slc/PC_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.283    slc/PC_register/CLK
    SLICE_X61Y92         FDRE                                         r  slc/PC_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (56.113%)  route 0.124ns (43.887%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[10]/G
    SLICE_X59Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[10]/Q
                         net (fo=3, routed)           0.124     0.282    slc/PC_register/Dout_reg[15]_0[10]
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.283    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[10]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.158ns (55.790%)  route 0.125ns (44.210%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[3]/G
    SLICE_X61Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[3]/Q
                         net (fo=3, routed)           0.125     0.283    slc/PC_register/Dout_reg[15]_0[3]
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.283    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[3]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.298%)  route 0.138ns (46.702%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[0]/G
    SLICE_X59Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[0]/Q
                         net (fo=3, routed)           0.138     0.296    slc/IR_register/Dout_reg[15]_0[0]
    SLICE_X63Y89         FDRE                                         r  slc/IR_register/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     2.284    slc/IR_register/CLK
    SLICE_X63Y89         FDRE                                         r  slc/IR_register/Dout_reg[0]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.158ns (52.955%)  route 0.140ns (47.045%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[4]/G
    SLICE_X61Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[4]/Q
                         net (fo=3, routed)           0.140     0.298    slc/PC_register/Dout_reg[15]_0[4]
    SLICE_X62Y91         FDRE                                         r  slc/PC_register/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.862     2.285    slc/PC_register/CLK
    SLICE_X62Y91         FDRE                                         r  slc/PC_register/Dout_reg[4]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.918%)  route 0.141ns (47.082%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[10]/G
    SLICE_X59Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[10]/Q
                         net (fo=3, routed)           0.141     0.299    slc/IR_register/Dout_reg[15]_0[10]
    SLICE_X63Y91         FDRE                                         r  slc/IR_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.862     2.285    slc/IR_register/CLK
    SLICE_X63Y91         FDRE                                         r  slc/IR_register/Dout_reg[10]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.769%)  route 0.141ns (47.231%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[7]/G
    SLICE_X61Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[7]/Q
                         net (fo=3, routed)           0.141     0.299    slc/IR_register/Dout_reg[15]_0[7]
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.862     2.285    slc/IR_register/CLK
    SLICE_X62Y92         FDRE                                         r  slc/IR_register/Dout_reg[7]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/MDR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.203ns (64.560%)  route 0.111ns (35.440%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X61Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=3, routed)           0.111     0.269    slc/PC_register/Dout_reg[15]_0[11]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.314 r  slc/PC_register/Dout[11]_i_1/O
                         net (fo=1, routed)           0.000     0.314    slc/MDR_register/D[11]
    SLICE_X60Y91         FDRE                                         r  slc/MDR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.283    slc/MDR_register/CLK
    SLICE_X60Y91         FDRE                                         r  slc/MDR_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/PC_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.410%)  route 0.168ns (51.590%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X61Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=3, routed)           0.168     0.326    slc/PC_register/Dout_reg[15]_0[11]
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.283    slc/PC_register/CLK
    SLICE_X60Y90         FDRE                                         r  slc/PC_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (48.037%)  route 0.171ns (51.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[8]/G
    SLICE_X59Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[8]/Q
                         net (fo=3, routed)           0.171     0.329    slc/IR_register/Dout_reg[15]_0[8]
    SLICE_X63Y91         FDRE                                         r  slc/IR_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.862     2.285    slc/IR_register/CLK
    SLICE_X63Y91         FDRE                                         r  slc/IR_register/Dout_reg[8]/C





