\hypertarget{stm32f10x__usart_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+usart.h File Reference}
\label{stm32f10x__usart_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+usart.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+usart.\+h}}


This file contains all the functions prototypes for the U\+S\+A\+RT firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+usart.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__usart_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f10x__usart_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Clock Init Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_s_a_r_t___exported___constants_gae890b8e77c1b84a77c485a353949f7eb}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \hyperlink{group___u_s_a_r_t___exported___constants_ga30e128c5edde23e1315724c0b2000d0d}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+123\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \hyperlink{group___u_s_a_r_t___exported___constants_ga9b6af380cae2290d0653bd555deaeda1}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+1234\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \hyperlink{group___u_s_a_r_t___word___length_ga08682faddc657df85a93627b5a146c25}{U\+S\+A\+R\+T\+\_\+\+Word\+Length\+\_\+8b}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___word___length_gae7dd162142660e09e2321aa3f33dc4d2}{U\+S\+A\+R\+T\+\_\+\+Word\+Length\+\_\+9b}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___u_s_a_r_t___word___length_ga5b07b29ee91f0bea4c10ec0fd74fbc04}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define \hyperlink{group___u_s_a_r_t___stop___bits_gae2cb35620ba001f0d63e9e0be93e4a05}{U\+S\+A\+R\+T\+\_\+\+Stop\+Bits\+\_\+1}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___stop___bits_ga2ad06e3acfb691735d05ab9a314e2e32}{U\+S\+A\+R\+T\+\_\+\+Stop\+Bits\+\_\+0\+\_\+5}~((uint16\+\_\+t)0x1000)
\item 
\#define \hyperlink{group___u_s_a_r_t___stop___bits_ga652058b6be2f48ac0d82d0e75537fc81}{U\+S\+A\+R\+T\+\_\+\+Stop\+Bits\+\_\+2}~((uint16\+\_\+t)0x2000)
\item 
\#define \hyperlink{group___u_s_a_r_t___stop___bits_ga30897cc46d5b3790a9b14ffaba354527}{U\+S\+A\+R\+T\+\_\+\+Stop\+Bits\+\_\+1\+\_\+5}~((uint16\+\_\+t)0x3000)
\item 
\#define \hyperlink{group___u_s_a_r_t___stop___bits_ga6f9153c1fbee1058ba26ec88f0f20828}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS}(S\+T\+O\+P\+B\+I\+TS)
\item 
\#define \hyperlink{group___u_s_a_r_t___parity_gab9deebcb0a859360dfec85074abaa3aa}{U\+S\+A\+R\+T\+\_\+\+Parity\+\_\+\+No}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___parity_ga62193247d36fffe982e159c1f246271e}{U\+S\+A\+R\+T\+\_\+\+Parity\+\_\+\+Even}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___u_s_a_r_t___parity_gafcd68937a6b4b8ffff8f96e68d6a5ecd}{U\+S\+A\+R\+T\+\_\+\+Parity\+\_\+\+Odd}~((uint16\+\_\+t)0x0600)
\item 
\#define \hyperlink{group___u_s_a_r_t___parity_gaa87b2e338e0ccc42887d3c56901bee87}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY}(P\+A\+R\+I\+TY)
\item 
\#define \hyperlink{group___u_s_a_r_t___mode_gafefcc3d3c1a1f83b425784fa6289aecf}{U\+S\+A\+R\+T\+\_\+\+Mode\+\_\+\+Rx}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___u_s_a_r_t___mode_ga22b2813509a062435ea68d086ec565b4}{U\+S\+A\+R\+T\+\_\+\+Mode\+\_\+\+Tx}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___u_s_a_r_t___mode_gae9140e5ca405d2377fe0e82c79e136a2}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+M\+O\+DE}(M\+O\+DE)~((((M\+O\+DE) \& (uint16\+\_\+t)0x\+F\+F\+F3) == 0x00) \&\& ((\+M\+O\+D\+E) != (uint16\+\_\+t)0x00))
\item 
\#define \hyperlink{group___u_s_a_r_t___hardware___flow___control_gaf3deaf4429b88db7753ee203f4797bd3}{U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control\+\_\+\+None}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___hardware___flow___control_ga22d4339693e3356d992abca259b0418e}{U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control\+\_\+\+R\+TS}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___u_s_a_r_t___hardware___flow___control_ga4d989f112f94009c0849fe4dbe829d81}{U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control\+\_\+\+C\+TS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___u_s_a_r_t___hardware___flow___control_ga2986aed8c6cba414ac8afe0180ab553e}{U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint16\+\_\+t)0x0300)
\item 
\#define \hyperlink{group___u_s_a_r_t___hardware___flow___control_ga9b905eb465780173a2e98bc8b602c030}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL}(C\+O\+N\+T\+R\+OL)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock_ga56c12b81d19853c093e0a373d0c52fb5}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock_gacfe029e2ec4f49ddde031fd031654caa}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Enable}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock_ga0f1e1ba37690b21b7338ed3b06614cf6}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+CK}(C\+L\+O\+CK)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___polarity_ga194d60b47d8042d39e843c52f3a6aa1a}{U\+S\+A\+R\+T\+\_\+\+C\+P\+O\+L\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___polarity_ga4ba6946dd9f0b4fd38115f24798c210f}{U\+S\+A\+R\+T\+\_\+\+C\+P\+O\+L\+\_\+\+High}~((uint16\+\_\+t)0x0400)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___polarity_ga833e9d2e85ab84658c7a7c18bd0bc8b9}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}(C\+P\+OL)~(((C\+P\+OL) == \hyperlink{group___u_s_a_r_t___clock___polarity_ga194d60b47d8042d39e843c52f3a6aa1a}{U\+S\+A\+R\+T\+\_\+\+C\+P\+O\+L\+\_\+\+Low}) $\vert$$\vert$ ((C\+P\+OL) == \hyperlink{group___u_s_a_r_t___clock___polarity_ga4ba6946dd9f0b4fd38115f24798c210f}{U\+S\+A\+R\+T\+\_\+\+C\+P\+O\+L\+\_\+\+High}))
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___phase_gab6c0fb052fb9bc418cf368c1a0e4643b}{U\+S\+A\+R\+T\+\_\+\+C\+P\+H\+A\+\_\+1\+Edge}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___phase_ga66344d0725f1300e9d0f8f1708111f25}{U\+S\+A\+R\+T\+\_\+\+C\+P\+H\+A\+\_\+2\+Edge}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___u_s_a_r_t___clock___phase_ga66fa1a3a757025fcd8dd069a90689f88}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}(C\+P\+HA)~(((C\+P\+HA) == \hyperlink{group___u_s_a_r_t___clock___phase_gab6c0fb052fb9bc418cf368c1a0e4643b}{U\+S\+A\+R\+T\+\_\+\+C\+P\+H\+A\+\_\+1\+Edge}) $\vert$$\vert$ ((C\+P\+HA) == \hyperlink{group___u_s_a_r_t___clock___phase_ga66344d0725f1300e9d0f8f1708111f25}{U\+S\+A\+R\+T\+\_\+\+C\+P\+H\+A\+\_\+2\+Edge}))
\item 
\#define \hyperlink{group___u_s_a_r_t___last___bit_ga129c89b9e0dbb3ce43ee92589b3324e5}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___last___bit_gaf8c19d1ce01c6efff8c24ee82cc7b52e}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit\+\_\+\+Enable}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___u_s_a_r_t___last___bit_gaa941695e5612b53e9c2aca6a9fa0d695}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+L\+A\+S\+T\+B\+IT}(L\+A\+S\+T\+B\+IT)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}~((uint16\+\_\+t)0x0028)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0727)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}~((uint16\+\_\+t)0x0626)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0525)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint16\+\_\+t)0x0424)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga063628e16cdda199b07d380421afc4a5}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}~((uint16\+\_\+t)0x0846)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gab49efbefaca2921e8cbe8f5146e99dbd}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}~((uint16\+\_\+t)0x096\+A)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint16\+\_\+t)0x0060)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga8b7d40e02a81be787fbb325bbe6dfbeb}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}~((uint16\+\_\+t)0x0360)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gad5de042f579b50f1e8643009176486b3}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}~((uint16\+\_\+t)0x0260)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga9af8790f78f6cb1591506c57d0cc0fb3}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}~((uint16\+\_\+t)0x0160)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga37ce140eae1938a414ff32afed5ef236}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga9a8014793a383d710eaaf4185f2b795d}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga3ceda175140b84eea02a2261ebda4efd}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)
\item 
\#define \hyperlink{group___u_s_a_r_t___d_m_a___requests_gae38097d8f82ba969c9812194022cae9a}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___u_s_a_r_t___d_m_a___requests_gaf33c13abb942251afab3297d8b8362ca}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___u_s_a_r_t___d_m_a___requests_ga8be7a899d21d82de2ee0a763b4564dc3}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+R\+EQ}(D\+M\+A\+R\+EQ)~((((D\+M\+A\+R\+EQ) \& (uint16\+\_\+t)0x\+F\+F3\+F) == 0x00) \&\& ((\+D\+M\+A\+R\+E\+Q) != (uint16\+\_\+t)0x00))
\item 
\#define \hyperlink{group___u_s_a_r_t___wake_up__methods_ga9646d71590d5cef29ee12da0bb431d92}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Idle\+Line}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___wake_up__methods_ga9f63c1671060682adee91b9a2f3202e4}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Address\+Mark}~((uint16\+\_\+t)0x0800)
\item 
\#define \hyperlink{group___u_s_a_r_t___wake_up__methods_ga3611be417bdb82f42dc2ca17584271f9}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+W\+A\+K\+E\+UP}(W\+A\+K\+E\+UP)
\item 
\#define \hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gacfd0aabae8774239440e828c961ac2a0}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+10b}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gaf591cfcc859d67d71e6fa594eb5aec16}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+11b}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___u_s_a_r_t___l_i_n___break___detection___length_gaa7a45d542b1df5da1160777ad4a80d72}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define \hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga00c2635d0e6ca1a5b158f1c1673e862f}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Low\+Power}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga796cd5451deb896741206986bd6d03e6}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Normal}~((uint16\+\_\+t)0x0000)
\item 
\#define \hyperlink{group___u_s_a_r_t___ir_d_a___low___power_ga7790838ff8ee71089da2c0e5bceee569}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+I\+R\+D\+A\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga94b7272319cca88a65075d5cb6048441}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS}~((uint16\+\_\+t)0x0200)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga27be6517de20ce14711f71dcd5a7b91f}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD}~((uint16\+\_\+t)0x0100)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga7129f13333f2a7218838cc32fe507bfa}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0080)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gae7b85c9e2cc86af5bbc8b8d8b854410f}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC}~((uint16\+\_\+t)0x0040)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga11d6b70c8f00216b6d8a43790dfdcf2f}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0020)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gac2f1ccc91a834f9cbec3f058872b972a}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE}~((uint16\+\_\+t)0x0010)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gabdb285b5c1876d93f9c802f9304538d5}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE}~((uint16\+\_\+t)0x0008)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga81781d27ffc8b85dfaf7b7b791229547}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE}~((uint16\+\_\+t)0x0004)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga3551a32bac49a2ec040e5fdafcc9c4bd}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE}~((uint16\+\_\+t)0x0002)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga5e87fde5704f27c75df25395e23404ad}{U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE}~((uint16\+\_\+t)0x0001)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga3e20747ce7c97a36718933c0cb3dac29}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gadc905fdce8defba31c00c95554a26bc3}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~((((F\+L\+AG) \& (uint16\+\_\+t)0x\+F\+C9\+F) == 0x00) \&\& ((\+F\+L\+A\+G) != (uint16\+\_\+t)0x00))
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gad8395894e77b07a0713756b355aa22e5}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+F\+L\+AG}(P\+E\+R\+I\+PH,  U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga9dc365e0a1e01031a8e0757a34b9d420}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE}(B\+A\+U\+D\+R\+A\+TE)~(((B\+A\+U\+D\+R\+A\+TE) $>$ 0) \&\& ((B\+A\+U\+D\+R\+A\+TE) $<$ 0x0044\+A\+A21))
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_ga194e771c3324f9e130b2887c701460a7}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS}(A\+D\+D\+R\+E\+SS)~((A\+D\+D\+R\+E\+SS) $<$= 0x\+F)
\item 
\#define \hyperlink{group___u_s_a_r_t___flags_gafd6307e41818e076d31f3c24cb5ba135}{I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+A\+TA}(D\+A\+TA)~((D\+A\+TA) $<$= 0x1\+F\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga2f8e1ce72da21b6539d8e1f299ec3b0d}{U\+S\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Deinitializes the U\+S\+A\+R\+Tx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga98da340ea0324002ba1b4263e91ab2ff}{U\+S\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Init\+Struct . \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga34e1faa2f312496c16cfd05155f4c8b1}{U\+S\+A\+R\+T\+\_\+\+Struct\+Init} (\hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gadb50c7a2175c91acd3728f8eefd0c63d}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral Clock according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct . \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga59df27d0adda18b16ee28d47672cc724}{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init} (\hyperlink{struct_u_s_a_r_t___clock_init_type_def}{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga45e51626739c5f22a6567c8a85d1d85e}{U\+S\+A\+R\+T\+\_\+\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga902857f199ebfba21c63d725354af66f}{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+R\+T�s D\+MA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga65ec9928817f3f031dd9a4dfc95d6666}{U\+S\+A\+R\+T\+\_\+\+Set\+Address} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Address)
\begin{DoxyCompactList}\small\item\em Sets the address of the U\+S\+A\+RT node. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga4965417c2412c36e462fcad50a8d5393}{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Wake\+Up)
\begin{DoxyCompactList}\small\item\em Selects the U\+S\+A\+RT Wake\+Up method. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gac27b78ce445a16fe33851d2f87781c02}{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Determines if the U\+S\+A\+RT is in mute mode or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga7bc2d291831cbc5e53e73337308029b5}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length)
\begin{DoxyCompactList}\small\item\em Sets the U\+S\+A\+RT L\+IN Break detection length. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga9fdd6296f4ca4acdfcbd58bf56bd4185}{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+R\+T�s L\+IN mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga0b43d42da9540f446d494bf69823c6fb}{U\+S\+A\+R\+T\+\_\+\+Send\+Data} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits single data through the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \hyperlink{group___u_s_a_r_t___exported___functions_gac67a91845b0b1d54d31bdfb1c5e9867c}{U\+S\+A\+R\+T\+\_\+\+Receive\+Data} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga39a3d33e23ee28529fa8f7259ce6811e}{U\+S\+A\+R\+T\+\_\+\+Send\+Break} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx)
\begin{DoxyCompactList}\small\item\em Transmits break characters. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gac4a35c6acd71ae7e0d67c1f03f0a8777}{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Guard\+Time)
\begin{DoxyCompactList}\small\item\em Sets the specified U\+S\+A\+RT guard time. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gaf5da8f2eee8245425584d85d4f62cc33}{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the system clock prescaler. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gabd1347e244c623447151ba3a5e986c5f}{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+R\+T�s Smart Card mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga62e22f47e38aa53f2edce8771f7a5dfa}{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables N\+A\+CK transmission. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gaaa23b05fe0e1896bad90da7f82750831}{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+R\+T�s Half Duplex communication. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga3897bab07491d9239f8a238a9a7cddea}{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s 8x oversampling mode. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga3ed89ea8765d851510cfe90f7d90cbbb}{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s one bit sampling method. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga81a0cd36199040bf6d266b57babd678e}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gabff56ebb494fdfadcc6ef4fe9ac8dd24}{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___u_s_a_r_t___exported___functions_ga144630722defc9e312f0ad280b68e9da}{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_gad962e148fc466ae1b45b288f6c91d966}{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___u_s_a_r_t___exported___functions_ga93d8f031241bcdbe938d091a85295445}{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___u_s_a_r_t___exported___functions_ga1fc25d0338695063be5e50156955d9bc}{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$U\+S\+A\+R\+Tx, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the U\+S\+A\+RT firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }