{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639669019286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639669019286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 22:36:59 2021 " "Processing started: Thu Dec 16 22:36:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639669019286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669019286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulasi_membaca_enc -c simulasi_membaca_enc " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulasi_membaca_enc -c simulasi_membaca_enc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669019286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639669019691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639669019691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulasi_membaca_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulasi_membaca_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulasi_membaca_enc-behavior " "Found design unit 1: simulasi_membaca_enc-behavior" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639669034325 ""} { "Info" "ISGN_ENTITY_NAME" "1 simulasi_membaca_enc " "Found entity 1: simulasi_membaca_enc" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639669034325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulasi_membaca_enc " "Elaborating entity \"simulasi_membaca_enc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639669034362 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevA simulasi_membaca_enc.vhd(27) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(27): signal \"prevA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639669034402 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevB simulasi_membaca_enc.vhd(28) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(28): signal \"prevB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639669034402 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevB simulasi_membaca_enc.vhd(33) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(33): signal \"prevB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639669034403 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevA simulasi_membaca_enc.vhd(39) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(39): signal \"prevA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639669034404 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prevB simulasi_membaca_enc.vhd(24) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(24): inferring latch(es) for signal or variable \"prevB\", which holds its previous value in one or more paths through the process" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639669034407 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arah simulasi_membaca_enc.vhd(24) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(24): inferring latch(es) for signal or variable \"arah\", which holds its previous value in one or more paths through the process" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639669034408 "|simulasi_membaca_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prevA simulasi_membaca_enc.vhd(24) " "VHDL Process Statement warning at simulasi_membaca_enc.vhd(24): inferring latch(es) for signal or variable \"prevA\", which holds its previous value in one or more paths through the process" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639669034408 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[0\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[0\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034414 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[1\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[1\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034414 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[2\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[2\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034414 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[3\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[3\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034414 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[4\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[4\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[5\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[5\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ratusan_out\[6\] simulasi_membaca_enc.vhd(122) " "Inferred latch for \"ratusan_out\[6\]\" at simulasi_membaca_enc.vhd(122)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[0\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[0\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[1\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[1\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[2\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[2\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[3\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[3\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[4\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[4\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034415 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[5\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[5\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "puluhan_out\[6\] simulasi_membaca_enc.vhd(111) " "Inferred latch for \"puluhan_out\[6\]\" at simulasi_membaca_enc.vhd(111)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[0\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[0\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[1\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[1\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[2\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[2\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[3\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[3\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[4\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[4\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[5\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[5\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034416 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "satuan_out\[6\] simulasi_membaca_enc.vhd(100) " "Inferred latch for \"satuan_out\[6\]\" at simulasi_membaca_enc.vhd(100)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034417 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevA simulasi_membaca_enc.vhd(24) " "Inferred latch for \"prevA\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034421 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[0\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[0\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034421 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[1\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[1\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034421 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[2\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[2\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034421 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[3\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[3\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034421 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[4\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[4\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034422 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[5\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[5\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034422 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[6\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[6\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034422 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[7\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[7\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034422 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[8\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[8\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034422 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[9\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[9\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[10\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[10\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[11\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[11\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[12\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[12\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[13\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[13\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[14\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[14\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034423 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[15\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[15\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[16\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[16\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[17\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[17\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[18\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[18\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[19\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[19\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[20\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[20\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[21\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[21\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[22\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[22\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[23\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[23\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[24\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[24\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[25\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[25\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034424 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[26\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[26\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[27\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[27\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[28\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[28\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[29\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[29\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[30\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[30\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arah\[31\] simulasi_membaca_enc.vhd(24) " "Inferred latch for \"arah\[31\]\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevB simulasi_membaca_enc.vhd(24) " "Inferred latch for \"prevB\" at simulasi_membaca_enc.vhd(24)" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669034425 "|simulasi_membaca_enc"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arah\[0\] " "Latch arah\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639669035127 ""}  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639669035127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arah\[1\] " "Latch arah\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A " "Ports D and ENA on the latch are fed by the same signal A" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639669035127 ""}  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639669035127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prevB " "Latch prevB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B " "Ports D and ENA on the latch are fed by the same signal B" {  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639669035127 ""}  } { { "simulasi_membaca_enc.vhd" "" { Text "D:/Kampus/Semester 5/Perencanaan Komponen Terprogram/final project/taufik/simulasi_membaca_enc/simulasi_membaca_enc.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639669035127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639669035296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639669035777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639669035777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639669035821 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639669035821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639669035821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639669035821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639669035833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 22:37:15 2021 " "Processing ended: Thu Dec 16 22:37:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639669035833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639669035833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639669035833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639669035833 ""}
