#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Aug 15 19:34:55 2021
# Process ID: 10820
# Current directory: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3384 C:\Users\admin\VIVADO project\signed_multiplication_using_booth_algorithm\signed_multiplication_using_booth_algorithm.xpr
# Log file: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/vivado.log
# Journal file: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
"xvlog -m64 --relax -prj bsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sources_1/new/controlpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrg
INFO: [VRFC 10-311] analyzing module shiftrg1
INFO: [VRFC 10-311] analyzing module pipo1
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsm_test
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol q1, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldm, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldq, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol lda, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol rs, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ac, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol clra, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2512b0b963f4f49b5e0931727edab38 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bsm_test_behav xil_defaultlib.bsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipo1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.shiftrg
Compiling module xil_defaultlib.shiftrg1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controlpath
Compiling module xil_defaultlib.bsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bsm_test_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 15 19:35:22 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bsm_test_behav -key {Behavioral:sim_1:Functional:bsm_test} -tclbatch {bsm_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source bsm_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x x
                   5 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x 0
                  15 xxxxxxxx00001001 xxxxxxxx 00001001 xxxxxxxx 1 x 0
                  25 0000000000001001 00000000 00001001 11110110 1 0 0
                  35 0000000000000100 00000000 00000100 11110110 0 1 0
                  45 0000101000000100 00001010 00000100 11110110 0 1 0
                  55 1000010100000010 10000101 00000010 11110110 0 0 0
                  65 0111101100000010 01111011 00000010 11110110 0 0 0
                  75 1011110110000001 10111101 10000001 11110110 1 0 0
                  85 1101111011000000 11011110 11000000 11110110 0 1 0
                  95 1110100011000000 11101000 11000000 11110110 0 1 0
                 105 1111010001100000 11110100 01100000 11110110 0 0 0
                 115 1110101001100000 11101010 01100000 11110110 0 0 0
                 125 1111010100110000 11110101 00110000 11110110 0 0 0
                 135 0111101010011000 01111010 10011000 11110110 0 0 0
                 145 1011110101001100 10111101 01001100 11110110 0 0 0
                 155 1101111010100110 11011110 10100110 11110110 0 0 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bsm_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 894.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
"xvlog -m64 --relax -prj bsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sources_1/new/controlpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrg
INFO: [VRFC 10-311] analyzing module shiftrg1
INFO: [VRFC 10-311] analyzing module pipo1
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsm_test
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol q1, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldm, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldq, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol lda, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol rs, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ac, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol clra, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2512b0b963f4f49b5e0931727edab38 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bsm_test_behav xil_defaultlib.bsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipo1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.shiftrg
Compiling module xil_defaultlib.shiftrg1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controlpath
Compiling module xil_defaultlib.bsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bsm_test_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 15 19:36:25 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bsm_test_behav -key {Behavioral:sim_1:Functional:bsm_test} -tclbatch {bsm_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source bsm_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0     x xxxxxxxx xxxxxxxx xxxxxxxx x x x
                   5     x xxxxxxxx xxxxxxxx xxxxxxxx x x 0
                  15     X xxxxxxxx 00001001 xxxxxxxx 1 x 0
                  25     9 00000000 00001001 11110110 1 0 0
                  35     4 00000000 00000100 11110110 0 1 0
                  45  2564 00001010 00000100 11110110 0 1 0
                  55 34050 10000101 00000010 11110110 0 0 0
                  65 31490 01111011 00000010 11110110 0 0 0
                  75 48513 10111101 10000001 11110110 1 0 0
                  85 57024 11011110 11000000 11110110 0 1 0
                  95 59584 11101000 11000000 11110110 0 1 0
                 105 62560 11110100 01100000 11110110 0 0 0
                 115 60000 11101010 01100000 11110110 0 0 0
                 125 62768 11110101 00110000 11110110 0 0 0
                 135 31384 01111010 10011000 11110110 0 0 0
                 145 48460 10111101 01001100 11110110 0 0 0
                 155 56998 11011110 10100110 11110110 0 0 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bsm_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 904.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project 16_bit_alu {C:/Users/admin/VIVADO project/16_bit_alu} -part xc7a50tcsg324-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new
file mkdir {C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new}
close [ open {C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v} w ]
add_files {{C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new
file mkdir {C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new}
close [ open {C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v} w ]
add_files -fileset sim_1 {{C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU8bit> not found while processing module instance <uut> [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-91] Operand is not declared [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v:189]
ERROR: [VRFC 10-1040] module alu ignored due to previous errors [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] result is not declared [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:83]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port Result [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port Result [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.t_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_alu_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 15 20:28:14 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_alu_behav -key {Behavioral:sim_1:Functional:t_alu} -tclbatch {t_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source t_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 1
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 1
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 1
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
REAULT =          z flagC = 0 flagZ = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 922.844 ; gain = 2.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
ERROR: [VRFC 10-1412] syntax error near "REAULT = %d flagC = %b flagZ = %b [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:83]
ERROR: [VRFC 10-1040] module t_alu ignored due to previous errors [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port Result [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.t_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_alu_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 15 20:31:44 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_alu_behav -key {Behavioral:sim_1:Functional:t_alu} -tclbatch {t_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source t_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 time =                  100 REAULT =          z flagC = 0 flagZ = 0
 time =                  120 REAULT =          z flagC = 0 flagZ = 0
 time =                  140 REAULT =          z flagC = 0 flagZ = 0
 time =                  160 REAULT =          z flagC = 0 flagZ = 1
 time =                  180 REAULT =          z flagC = 0 flagZ = 0
 time =                  200 REAULT =          z flagC = 0 flagZ = 0
 time =                  220 REAULT =          z flagC = 0 flagZ = 0
 time =                  240 REAULT =          z flagC = 0 flagZ = 0
 time =                  260 REAULT =          z flagC = 0 flagZ = 0
 time =                  280 REAULT =          z flagC = 0 flagZ = 0
 time =                  300 REAULT =          z flagC = 0 flagZ = 0
 time =                  320 REAULT =          z flagC = 0 flagZ = 0
 time =                  340 REAULT =          z flagC = 0 flagZ = 0
 time =                  360 REAULT =          z flagC = 0 flagZ = 0
 time =                  380 REAULT =          z flagC = 0 flagZ = 0
 time =                  400 REAULT =          z flagC = 0 flagZ = 0
 time =                  420 REAULT =          z flagC = 0 flagZ = 0
 time =                  440 REAULT =          z flagC = 0 flagZ = 0
 time =                  460 REAULT =          z flagC = 0 flagZ = 0
 time =                  480 REAULT =          z flagC = 0 flagZ = 1
 time =                  500 REAULT =          z flagC = 0 flagZ = 0
 time =                  520 REAULT =          z flagC = 0 flagZ = 0
 time =                  540 REAULT =          z flagC = 0 flagZ = 0
 time =                  560 REAULT =          z flagC = 0 flagZ = 0
 time =                  580 REAULT =          z flagC = 0 flagZ = 0
 time =                  600 REAULT =          z flagC = 0 flagZ = 0
 time =                  620 REAULT =          z flagC = 0 flagZ = 0
 time =                  640 REAULT =          z flagC = 0 flagZ = 0
 time =                  660 REAULT =          z flagC = 0 flagZ = 0
 time =                  680 REAULT =          z flagC = 0 flagZ = 0
 time =                  700 REAULT =          z flagC = 0 flagZ = 0
 time =                  720 REAULT =          z flagC = 0 flagZ = 0
 time =                  740 REAULT =          z flagC = 0 flagZ = 0
 time =                  760 REAULT =          z flagC = 0 flagZ = 0
 time =                  780 REAULT =          z flagC = 0 flagZ = 0
 time =                  800 REAULT =          z flagC = 0 flagZ = 1
 time =                  820 REAULT =          z flagC = 0 flagZ = 0
 time =                  840 REAULT =          z flagC = 0 flagZ = 0
 time =                  860 REAULT =          z flagC = 0 flagZ = 0
 time =                  880 REAULT =          z flagC = 0 flagZ = 0
 time =                  900 REAULT =          z flagC = 0 flagZ = 0
 time =                  920 REAULT =          z flagC = 0 flagZ = 0
 time =                  940 REAULT =          z flagC = 0 flagZ = 0
 time =                  960 REAULT =          z flagC = 0 flagZ = 0
 time =                  980 REAULT =          z flagC = 0 flagZ = 0
 time =                 1000 REAULT =          z flagC = 0 flagZ = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 923.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.t_alu
Compiling module xil_defaultlib.glbl
Cannot create temporary file in C:\Users\admin\AppData\Local\Temp\: Permission denied
x86_64-w64-mingw32-gcc.exe: Internal error: Aborted (program collect2)
Please submit a full bug report.
See <http://gcc.gnu.org/bugs.html> for instructions.
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 930.555 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 930.555 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.t_alu
Compiling module xil_defaultlib.glbl
Cannot create temporary file in C:\Users\admin\AppData\Local\Temp\: Permission denied
x86_64-w64-mingw32-gcc.exe: Internal error: Aborted (program collect2)
Please submit a full bug report.
See <http://gcc.gnu.org/bugs.html> for instructions.
ERROR: [XSIM 43-3238] Failed to link the design.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 930.555 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 930.555 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 't_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
"xvlog -m64 --relax -prj t_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sim_1/new/t_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f63d5bbd8ea4867b195d94a8a7454e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_alu_behav xil_defaultlib.t_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.t_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_alu_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 15 20:36:40 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_alu_behav -key {Behavioral:sim_1:Functional:t_alu} -tclbatch {t_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source t_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 time =                  100 REAULT =        255 flagC = 0 flagZ = 0
 time =                  120 REAULT =         85 flagC = 0 flagZ = 0
 time =                  140 REAULT =      14450 flagC = 0 flagZ = 0
 time =                  160 REAULT =          0 flagC = 0 flagZ = 1
 time =                  180 REAULT =        255 flagC = 0 flagZ = 0
 time =                  200 REAULT = 4294967295 flagC = 0 flagZ = 0
 time =                  220 REAULT = 4294967040 flagC = 0 flagZ = 0
 time =                  240 REAULT =        255 flagC = 0 flagZ = 0
 time =                  260 REAULT =        171 flagC = 0 flagZ = 0
 time =                  280 REAULT =        169 flagC = 0 flagZ = 0
 time =                  300 REAULT =         85 flagC = 0 flagZ = 0
 time =                  320 REAULT =        340 flagC = 0 flagZ = 0
 time =                  340 REAULT =        170 flagC = 0 flagZ = 0
 time =                  360 REAULT =         86 flagC = 0 flagZ = 0
 time =                  380 REAULT =         84 flagC = 0 flagZ = 0
 time =                  400 REAULT =         42 flagC = 0 flagZ = 0
 time =                  420 REAULT =        255 flagC = 0 flagZ = 0
 time =                  440 REAULT =         85 flagC = 0 flagZ = 0
 time =                  460 REAULT =      14450 flagC = 0 flagZ = 0
 time =                  480 REAULT =          0 flagC = 0 flagZ = 1
 time =                  500 REAULT =        255 flagC = 0 flagZ = 0
 time =                  520 REAULT = 4294967295 flagC = 0 flagZ = 0
 time =                  540 REAULT = 4294967040 flagC = 0 flagZ = 0
 time =                  560 REAULT =        255 flagC = 0 flagZ = 0
 time =                  580 REAULT =        171 flagC = 0 flagZ = 0
 time =                  600 REAULT =        169 flagC = 0 flagZ = 0
 time =                  620 REAULT =         85 flagC = 0 flagZ = 0
 time =                  640 REAULT =        340 flagC = 0 flagZ = 0
 time =                  660 REAULT =        170 flagC = 0 flagZ = 0
 time =                  680 REAULT =         86 flagC = 0 flagZ = 0
 time =                  700 REAULT =         84 flagC = 0 flagZ = 0
 time =                  720 REAULT =         42 flagC = 0 flagZ = 0
 time =                  740 REAULT =        255 flagC = 0 flagZ = 0
 time =                  760 REAULT =         85 flagC = 0 flagZ = 0
 time =                  780 REAULT =      14450 flagC = 0 flagZ = 0
 time =                  800 REAULT =          0 flagC = 0 flagZ = 1
 time =                  820 REAULT =        255 flagC = 0 flagZ = 0
 time =                  840 REAULT = 4294967295 flagC = 0 flagZ = 0
 time =                  860 REAULT = 4294967040 flagC = 0 flagZ = 0
 time =                  880 REAULT =        255 flagC = 0 flagZ = 0
 time =                  900 REAULT =        171 flagC = 0 flagZ = 0
 time =                  920 REAULT =        169 flagC = 0 flagZ = 0
 time =                  940 REAULT =         85 flagC = 0 flagZ = 0
 time =                  960 REAULT =        340 flagC = 0 flagZ = 0
 time =                  980 REAULT =        170 flagC = 0 flagZ = 0
 time =                 1000 REAULT =         86 flagC = 0 flagZ = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 930.555 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-3
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:49 ; elapsed = 01:13:45 . Memory (MB): peak = 979.211 ; gain = 807.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter MUL bound to: 4'b0010 
	Parameter AND bound to: 4'b0011 
	Parameter OR bound to: 4'b0100 
	Parameter NAND bound to: 4'b0101 
	Parameter NOR bound to: 4'b0110 
	Parameter XOR bound to: 4'b0111 
	Parameter INCREMENT1 bound to: 4'b1000 
	Parameter DECREMENT1 bound to: 4'b1001 
	Parameter RSHIFT1 bound to: 4'b1010 
	Parameter LSHIFT1 bound to: 4'b1011 
	Parameter LSHIFT2 bound to: 4'b1100 
	Parameter INCREMENT2 bound to: 4'b1101 
	Parameter DECREMENT2 bound to: 4'b1110 
	Parameter RSHIFT2 bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v:88]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/Users/admin/VIVADO project/16_bit_alu/16_bit_alu.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:50 ; elapsed = 01:13:45 . Memory (MB): peak = 1009.184 ; gain = 837.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:50 ; elapsed = 01:13:45 . Memory (MB): peak = 1009.184 ; gain = 837.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 34 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:57 ; elapsed = 01:13:50 . Memory (MB): peak = 1268.703 ; gain = 1097.305
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.703 ; gain = 289.492
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 22:06:44 2021...
