// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Sun Jul  3 13:28:08 2022
// Host        : Seapup-dell running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/stp/seapup/zeabus_hydrophone/FPGA_firmware/hydrophone_dsp.sim/sim_trigger/synth/func/xsim/hydrophone_trigger_tb_func_synth.v
// Design      : zeabus_hydrophone
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a15tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module CascadedFIFO32bit
   (\FSM_onehot_main_state_reg[0] ,
    is_almost_full,
    \FSM_onehot_main_state_reg[0]_0 ,
    LED_RED_n_OBUF,
    fifo_rst_internal,
    D,
    \master_state_reg[2] ,
    \master_state_reg[2]_0 ,
    trigged_reg,
    sending_reg,
    sending_reg_0,
    \master_state_reg[2]_1 ,
    \master_state_reg[0] ,
    \master_state_reg[2]_2 ,
    \master_state_reg[0]_0 ,
    E,
    \master_state_reg[2]_3 ,
    \master_state_reg[3] ,
    tx_rd_en_reg,
    is_outgoing_i_2_0,
    d_out,
    Q,
    latched_input0,
    rst_0,
    LED_RED_1_OBUF,
    pll_locked,
    rst_7d,
    \genblk1[0].fifo_departure_inst_0 ,
    rst_9d,
    rst_8d,
    LED_BLUE_OBUF,
    rx_full,
    FLAGA_IBUF,
    FLAGB_IBUF,
    sending_reg_1,
    tx_rd_en_reg_0,
    PKTEND_reg,
    SLWR_reg,
    sending_reg_2,
    SLWR_reg_0,
    SLCS_reg,
    tx_rd_en_reg_1,
    LED_YELLOW_1_OBUF,
    A0_reg,
    A0_reg_0,
    rst_2d,
    is_outgoing_reg,
    rst_4d,
    is_outgoing_reg_0,
    LED_GREEN_OBUF,
    rst_5d,
    is_outgoing_reg_1,
    is_outgoing_reg_2,
    is_outgoing_reg_3,
    is_outgoing_reg_4,
    tx_rd_en_reg_2,
    rd_en,
    ifclk_out_OBUF_BUFG,
    d_in);
  output \FSM_onehot_main_state_reg[0] ;
  output is_almost_full;
  output \FSM_onehot_main_state_reg[0]_0 ;
  output LED_RED_n_OBUF;
  output fifo_rst_internal;
  output [0:0]D;
  output \master_state_reg[2] ;
  output \master_state_reg[2]_0 ;
  output trigged_reg;
  output sending_reg;
  output sending_reg_0;
  output \master_state_reg[2]_1 ;
  output \master_state_reg[0] ;
  output \master_state_reg[2]_2 ;
  output \master_state_reg[0]_0 ;
  output [0:0]E;
  output \master_state_reg[2]_3 ;
  output \master_state_reg[3] ;
  output tx_rd_en_reg;
  output is_outgoing_i_2_0;
  output [15:0]d_out;
  input [0:0]Q;
  input latched_input0;
  input rst_0;
  input LED_RED_1_OBUF;
  input pll_locked;
  input rst_7d;
  input \genblk1[0].fifo_departure_inst_0 ;
  input rst_9d;
  input rst_8d;
  input LED_BLUE_OBUF;
  input rx_full;
  input FLAGA_IBUF;
  input FLAGB_IBUF;
  input [3:0]sending_reg_1;
  input tx_rd_en_reg_0;
  input PKTEND_reg;
  input SLWR_reg;
  input sending_reg_2;
  input SLWR_reg_0;
  input SLCS_reg;
  input tx_rd_en_reg_1;
  input LED_YELLOW_1_OBUF;
  input A0_reg;
  input A0_reg_0;
  input rst_2d;
  input is_outgoing_reg;
  input rst_4d;
  input is_outgoing_reg_0;
  input LED_GREEN_OBUF;
  input rst_5d;
  input is_outgoing_reg_1;
  input is_outgoing_reg_2;
  input is_outgoing_reg_3;
  input is_outgoing_reg_4;
  input tx_rd_en_reg_2;
  input rd_en;
  input ifclk_out_OBUF_BUFG;
  input [16:0]d_in;

  wire A0_i_4_n_0;
  wire A0_reg;
  wire A0_reg_0;
  wire [0:0]D;
  wire [0:0]E;
  wire FLAGA_IBUF;
  wire FLAGB_IBUF;
  wire \FSM_onehot_main_state_reg[0] ;
  wire \FSM_onehot_main_state_reg[0]_0 ;
  wire LED_BLUE_OBUF;
  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire LED_RED_n_OBUF;
  wire LED_YELLOW_1_OBUF;
  wire PKTEND_reg;
  wire [0:0]Q;
  wire SLCS_reg;
  wire SLWR_reg;
  wire SLWR_reg_0;
  wire [16:0]d_in;
  wire [15:0]d_out;
  wire [16:0]\din[1]_0 ;
  wire [16:0]\din[2]_2 ;
  wire [16:0]\din[3]_5 ;
  wire \empty[0]_1 ;
  wire \empty[1]_4 ;
  wire \empty[2]_7 ;
  wire fifo_rst_internal;
  wire \full[1]_3 ;
  wire \full[2]_6 ;
  wire \full[3]_8 ;
  wire \genblk1[0].fifo_departure_inst_0 ;
  wire ifclk_out_OBUF_BUFG;
  wire is_almost_full;
  wire is_outgoing_i_2_0;
  wire is_outgoing_i_2_n_0;
  wire is_outgoing_i_3_n_0;
  wire is_outgoing_reg;
  wire is_outgoing_reg_0;
  wire is_outgoing_reg_1;
  wire is_outgoing_reg_2;
  wire is_outgoing_reg_3;
  wire is_outgoing_reg_4;
  wire latched_input0;
  wire \master_state[0]_i_2_n_0 ;
  wire \master_state[0]_i_3_n_0 ;
  wire \master_state[3]_i_4_n_0 ;
  wire \master_state_reg[0] ;
  wire \master_state_reg[0]_0 ;
  wire \master_state_reg[2] ;
  wire \master_state_reg[2]_0 ;
  wire \master_state_reg[2]_1 ;
  wire \master_state_reg[2]_2 ;
  wire \master_state_reg[2]_3 ;
  wire \master_state_reg[3] ;
  wire pkt_end;
  wire pll_locked;
  wire rd_en;
  wire \rden[0]_10 ;
  wire \rden[1]_11 ;
  wire \rden[2]_9 ;
  wire rst_0;
  wire rst_2d;
  wire rst_4d;
  wire rst_5d;
  wire rst_7d;
  wire rst_8d;
  wire rst_9d;
  wire rx_full;
  wire sending_i_2_n_0;
  wire sending_reg;
  wire sending_reg_0;
  wire [3:0]sending_reg_1;
  wire sending_reg_2;
  wire trigged_reg;
  wire tx_empty;
  wire tx_rd_en_i_2_n_0;
  wire tx_rd_en_i_5_n_0;
  wire tx_rd_en_reg;
  wire tx_rd_en_reg_0;
  wire tx_rd_en_reg_1;
  wire tx_rd_en_reg_2;
  wire tx_wr_en;
  wire \NLW_genblk1[0].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_FULL_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [63:17]\NLW_genblk1[0].fifo_departure_inst_DO_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[0].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[0].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[0].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[0].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [63:17]\NLW_genblk1[1].fifo_departure_inst_DO_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[1].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[1].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[1].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[1].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [63:17]\NLW_genblk1[2].fifo_departure_inst_DO_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[2].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[2].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[2].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[2].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [63:17]\NLW_genblk1[3].fifo_departure_inst_DO_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[3].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[3].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[3].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[3].fifo_departure_inst_WRCOUNT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000000000000D)) 
    A0_i_1
       (.I0(PKTEND_reg),
        .I1(A0_i_4_n_0),
        .I2(sending_reg_1[0]),
        .I3(sending_reg_1[3]),
        .I4(sending_reg_1[1]),
        .I5(sending_reg_1[2]),
        .O(\master_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    A0_i_2
       (.I0(A0_i_4_n_0),
        .I1(FLAGA_IBUF),
        .I2(rx_full),
        .O(trigged_reg));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    A0_i_4
       (.I0(LED_YELLOW_1_OBUF),
        .I1(A0_reg),
        .I2(sending_reg_2),
        .I3(A0_reg_0),
        .I4(tx_empty),
        .I5(FLAGB_IBUF),
        .O(A0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_main_state[9]_i_4 
       (.I0(is_almost_full),
        .I1(Q),
        .O(\FSM_onehot_main_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT1 #(
    .INIT(2'h1)) 
    LED_RED_n_OBUF_inst_i_1
       (.I0(is_almost_full),
        .O(LED_RED_n_OBUF));
  LUT6 #(
    .INIT(64'hFFF0F0F000000F08)) 
    PKTEND_i_1
       (.I0(A0_i_4_n_0),
        .I1(PKTEND_reg),
        .I2(sending_reg_1[2]),
        .I3(sending_reg_1[0]),
        .I4(sending_reg_1[1]),
        .I5(sending_reg_1[3]),
        .O(\master_state_reg[2] ));
  LUT6 #(
    .INIT(64'hEFEFEEEFEFEFEFEF)) 
    PKTEND_i_2
       (.I0(sending_reg_1[2]),
        .I1(sending_reg_1[0]),
        .I2(pkt_end),
        .I3(tx_empty),
        .I4(SLWR_reg),
        .I5(sending_reg_2),
        .O(\master_state_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hFF03F002)) 
    SLCS_i_1
       (.I0(\master_state[3]_i_4_n_0 ),
        .I1(sending_reg_1[0]),
        .I2(sending_reg_1[1]),
        .I3(sending_reg_1[3]),
        .I4(sending_reg_1[2]),
        .O(\master_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFABAAAABBBBAAAA)) 
    SLCS_i_2
       (.I0(SLCS_reg),
        .I1(FLAGB_IBUF),
        .I2(sending_reg_2),
        .I3(SLWR_reg),
        .I4(PKTEND_reg),
        .I5(tx_empty),
        .O(sending_reg_0));
  LUT6 #(
    .INIT(64'hE0E1E0E0E0E1E0E1)) 
    SLOE_i_1
       (.I0(sending_reg_1[2]),
        .I1(sending_reg_1[1]),
        .I2(sending_reg_1[3]),
        .I3(sending_reg_1[0]),
        .I4(A0_i_4_n_0),
        .I5(PKTEND_reg),
        .O(\master_state_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFFFFFFB0)) 
    SLOE_i_2
       (.I0(rx_full),
        .I1(FLAGA_IBUF),
        .I2(A0_i_4_n_0),
        .I3(sending_reg_1[2]),
        .I4(sending_reg_1[1]),
        .O(\master_state_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFCCC0032)) 
    SLWR_i_1
       (.I0(\master_state[3]_i_4_n_0 ),
        .I1(sending_reg_1[2]),
        .I2(sending_reg_1[0]),
        .I3(sending_reg_1[1]),
        .I4(sending_reg_1[3]),
        .O(\master_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFEFAF)) 
    SLWR_i_2
       (.I0(SLWR_reg_0),
        .I1(sending_reg_2),
        .I2(FLAGB_IBUF),
        .I3(tx_empty),
        .I4(SLWR_reg),
        .I5(sending_reg_1[0]),
        .O(sending_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0014),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[0].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[0].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(is_almost_full),
        .DBITERR(\NLW_genblk1[0].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d_in}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk1[0].fifo_departure_inst_DO_UNCONNECTED [63:17],\din[1]_0 }),
        .DOP(\NLW_genblk1[0].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[0].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[0]_1 ),
        .FULL(\NLW_genblk1[0].fifo_departure_inst_FULL_UNCONNECTED ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[0].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[0]_10 ),
        .RDERR(\NLW_genblk1[0].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(fifo_rst_internal),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[0].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[0].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(tx_wr_en),
        .WRERR(\NLW_genblk1[0].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[0].fifo_departure_inst_i_1 
       (.I0(\empty[0]_1 ),
        .I1(\full[1]_3 ),
        .O(\rden[0]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \genblk1[0].fifo_departure_inst_i_2 
       (.I0(rst_2d),
        .I1(is_outgoing_reg),
        .I2(rst_4d),
        .I3(is_outgoing_reg_0),
        .I4(LED_GREEN_OBUF),
        .I5(rst_5d),
        .O(fifo_rst_internal));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \genblk1[0].fifo_departure_inst_i_3 
       (.I0(rst_7d),
        .I1(\genblk1[0].fifo_departure_inst_0 ),
        .I2(rst_9d),
        .I3(rst_8d),
        .I4(fifo_rst_internal),
        .I5(LED_BLUE_OBUF),
        .O(tx_wr_en));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0014),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[1].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[1].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[1].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[1].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\din[1]_0 }),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk1[1].fifo_departure_inst_DO_UNCONNECTED [63:17],\din[2]_2 }),
        .DOP(\NLW_genblk1[1].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[1].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[1]_4 ),
        .FULL(\full[1]_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[1].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[1]_11 ),
        .RDERR(\NLW_genblk1[1].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(fifo_rst_internal),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[1].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[1].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[0]_10 ),
        .WRERR(\NLW_genblk1[1].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[1].fifo_departure_inst_i_1 
       (.I0(\empty[1]_4 ),
        .I1(\full[2]_6 ),
        .O(\rden[1]_11 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0014),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[2].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[2].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[2].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[2].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\din[2]_2 }),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk1[2].fifo_departure_inst_DO_UNCONNECTED [63:17],\din[3]_5 }),
        .DOP(\NLW_genblk1[2].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[2].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[2]_7 ),
        .FULL(\full[2]_6 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[2].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[2]_9 ),
        .RDERR(\NLW_genblk1[2].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(fifo_rst_internal),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[2].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[2].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[1]_11 ),
        .WRERR(\NLW_genblk1[2].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[2].fifo_departure_inst_i_1 
       (.I0(\empty[2]_7 ),
        .I1(\full[3]_8 ),
        .O(\rden[2]_9 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0014),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[3].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[3].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[3].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[3].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\din[3]_5 }),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk1[3].fifo_departure_inst_DO_UNCONNECTED [63:17],pkt_end,d_out}),
        .DOP(\NLW_genblk1[3].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[3].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(tx_empty),
        .FULL(\full[3]_8 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[3].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(rd_en),
        .RDERR(\NLW_genblk1[3].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(fifo_rst_internal),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[3].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[3].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[2]_9 ),
        .WRERR(\NLW_genblk1[3].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    is_outgoing_i_1
       (.I0(is_outgoing_i_2_n_0),
        .O(is_outgoing_i_2_0));
  LUT6 #(
    .INIT(64'hAAAAABBBAAAAA888)) 
    is_outgoing_i_2
       (.I0(is_outgoing_i_3_n_0),
        .I1(is_outgoing_reg_1),
        .I2(\master_state[3]_i_4_n_0 ),
        .I3(is_outgoing_reg_2),
        .I4(is_outgoing_reg_3),
        .I5(is_outgoing_reg_4),
        .O(is_outgoing_i_2_n_0));
  LUT5 #(
    .INIT(32'h11010000)) 
    is_outgoing_i_3
       (.I0(sending_reg_1[2]),
        .I1(sending_reg_1[3]),
        .I2(FLAGA_IBUF),
        .I3(rx_full),
        .I4(A0_i_4_n_0),
        .O(is_outgoing_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000555500CF)) 
    \master_state[0]_i_1 
       (.I0(sending_reg_1[3]),
        .I1(\master_state[0]_i_2_n_0 ),
        .I2(\master_state[0]_i_3_n_0 ),
        .I3(sending_reg_1[2]),
        .I4(sending_reg_1[1]),
        .I5(sending_reg_1[0]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFF08FF0808)) 
    \master_state[0]_i_2 
       (.I0(pkt_end),
        .I1(FLAGB_IBUF),
        .I2(tx_empty),
        .I3(rx_full),
        .I4(FLAGA_IBUF),
        .I5(sending_reg_1[3]),
        .O(\master_state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \master_state[0]_i_3 
       (.I0(tx_empty),
        .I1(SLWR_reg),
        .I2(sending_reg_2),
        .O(\master_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \master_state[3]_i_2 
       (.I0(\master_state[3]_i_4_n_0 ),
        .I1(sending_reg_1[0]),
        .I2(sending_reg_1[3]),
        .I3(sending_reg_1[1]),
        .I4(sending_reg_1[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFBFFFBFFFFFFFBFF)) 
    \master_state[3]_i_4 
       (.I0(SLWR_reg),
        .I1(tx_empty),
        .I2(sending_reg_2),
        .I3(FLAGB_IBUF),
        .I4(FLAGA_IBUF),
        .I5(rx_full),
        .O(\master_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    sending_i_1
       (.I0(sending_reg_1[3]),
        .I1(sending_reg_1[0]),
        .I2(tx_empty),
        .I3(FLAGB_IBUF),
        .I4(sending_i_2_n_0),
        .I5(sending_reg_2),
        .O(\master_state_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    sending_i_2
       (.I0(tx_rd_en_reg_0),
        .I1(pkt_end),
        .I2(PKTEND_reg),
        .I3(tx_empty),
        .I4(FLAGB_IBUF),
        .I5(tx_rd_en_reg_1),
        .O(sending_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \seq_cnt[0]_i_1 
       (.I0(is_almost_full),
        .I1(Q),
        .I2(latched_input0),
        .I3(rst_0),
        .I4(LED_RED_1_OBUF),
        .I5(pll_locked),
        .O(\FSM_onehot_main_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    tx_rd_en_i_1
       (.I0(tx_rd_en_i_2_n_0),
        .I1(tx_rd_en_reg_1),
        .I2(tx_rd_en_reg_2),
        .I3(tx_rd_en_i_5_n_0),
        .I4(rd_en),
        .O(tx_rd_en_reg));
  LUT6 #(
    .INIT(64'h00000000000000B0)) 
    tx_rd_en_i_2
       (.I0(rx_full),
        .I1(FLAGA_IBUF),
        .I2(FLAGB_IBUF),
        .I3(tx_empty),
        .I4(sending_reg_1[0]),
        .I5(tx_rd_en_reg_0),
        .O(tx_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    tx_rd_en_i_5
       (.I0(tx_rd_en_reg_0),
        .I1(PKTEND_reg),
        .I2(SLWR_reg),
        .I3(tx_empty),
        .I4(sending_reg_2),
        .I5(FLAGB_IBUF),
        .O(tx_rd_en_i_5_n_0));
endmodule

module CascadedFIFO64bit
   (t_counter,
    is_almost_full,
    wr_en,
    tail_trigged_reg,
    rst_4d_reg,
    d_out,
    tail_trigged_reg_0,
    strb_dd,
    strb_d,
    rst_internal,
    tail_trigged_reg_1,
    LED_YELLOW_1_OBUF,
    rst_4d,
    rst_3d,
    ifclk_out_OBUF_BUFG,
    p_0_in,
    d_in);
  output t_counter;
  output is_almost_full;
  output wr_en;
  output tail_trigged_reg;
  output rst_4d_reg;
  output [63:0]d_out;
  input tail_trigged_reg_0;
  input strb_dd;
  input strb_d;
  input rst_internal;
  input tail_trigged_reg_1;
  input LED_YELLOW_1_OBUF;
  input rst_4d;
  input rst_3d;
  input ifclk_out_OBUF_BUFG;
  input p_0_in;
  input [63:0]d_in;

  wire LED_YELLOW_1_OBUF;
  wire [63:0]d_in;
  wire [63:0]d_out;
  wire [63:0]\din[10]_26 ;
  wire [63:0]\din[11]_29 ;
  wire [63:0]\din[12]_32 ;
  wire [63:0]\din[13]_35 ;
  wire [63:0]\din[14]_38 ;
  wire [63:0]\din[15]_41 ;
  wire [63:0]\din[16]_44 ;
  wire [63:0]\din[17]_47 ;
  wire [63:0]\din[18]_50 ;
  wire [63:0]\din[19]_53 ;
  wire [63:0]\din[1]_0 ;
  wire [63:0]\din[2]_2 ;
  wire [63:0]\din[3]_5 ;
  wire [63:0]\din[4]_8 ;
  wire [63:0]\din[5]_11 ;
  wire [63:0]\din[6]_14 ;
  wire [63:0]\din[7]_17 ;
  wire [63:0]\din[8]_20 ;
  wire [63:0]\din[9]_23 ;
  wire \empty[0]_1 ;
  wire \empty[10]_31 ;
  wire \empty[11]_34 ;
  wire \empty[12]_37 ;
  wire \empty[13]_40 ;
  wire \empty[14]_43 ;
  wire \empty[15]_46 ;
  wire \empty[16]_49 ;
  wire \empty[17]_52 ;
  wire \empty[18]_55 ;
  wire \empty[1]_4 ;
  wire \empty[2]_7 ;
  wire \empty[3]_10 ;
  wire \empty[4]_13 ;
  wire \empty[5]_16 ;
  wire \empty[6]_19 ;
  wire \empty[7]_22 ;
  wire \empty[8]_25 ;
  wire \empty[9]_28 ;
  wire fifo_rd_en;
  wire \full[10]_30 ;
  wire \full[11]_33 ;
  wire \full[12]_36 ;
  wire \full[13]_39 ;
  wire \full[14]_42 ;
  wire \full[15]_45 ;
  wire \full[16]_48 ;
  wire \full[17]_51 ;
  wire \full[18]_54 ;
  wire \full[19]_56 ;
  wire \full[1]_3 ;
  wire \full[2]_6 ;
  wire \full[3]_9 ;
  wire \full[4]_12 ;
  wire \full[5]_15 ;
  wire \full[6]_18 ;
  wire \full[7]_21 ;
  wire \full[8]_24 ;
  wire \full[9]_27 ;
  wire \genblk1[19].fifo_departure_inst_n_3 ;
  wire ifclk_out_OBUF_BUFG;
  wire is_almost_full;
  wire p_0_in;
  wire \rden[0]_75 ;
  wire \rden[10]_65 ;
  wire \rden[11]_64 ;
  wire \rden[12]_63 ;
  wire \rden[13]_62 ;
  wire \rden[14]_61 ;
  wire \rden[15]_60 ;
  wire \rden[16]_59 ;
  wire \rden[17]_58 ;
  wire \rden[18]_57 ;
  wire \rden[1]_74 ;
  wire \rden[2]_73 ;
  wire \rden[3]_72 ;
  wire \rden[4]_71 ;
  wire \rden[5]_70 ;
  wire \rden[6]_69 ;
  wire \rden[7]_68 ;
  wire \rden[8]_67 ;
  wire \rden[9]_66 ;
  wire rst_3d;
  wire rst_4d;
  wire rst_4d_reg;
  wire rst_internal;
  wire strb_d;
  wire strb_dd;
  wire t_counter;
  wire tail_trigged_reg;
  wire tail_trigged_reg_0;
  wire tail_trigged_reg_1;
  wire wr_en;
  wire \NLW_genblk1[0].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_FULL_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[0].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[0].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[0].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[0].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[0].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[10].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[10].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[10].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[10].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[10].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[11].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[11].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[11].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[11].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[11].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[12].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[12].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[12].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[12].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[12].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[13].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[13].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[13].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[13].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[13].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[14].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[14].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[14].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[14].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[14].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[15].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[15].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[15].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[15].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[15].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[16].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[16].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[16].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[16].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[16].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[17].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[17].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[17].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[17].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[17].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[18].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[18].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[18].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[18].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[18].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[19].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[19].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[19].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[19].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[19].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[19].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[19].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[19].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[19].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[1].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[1].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[1].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[1].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[1].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[2].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[2].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[2].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[2].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[2].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[3].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[3].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[3].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[3].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[3].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[4].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[4].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[4].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[4].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[4].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[5].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[5].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[5].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[5].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[5].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[6].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[6].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[6].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[6].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[6].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[7].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[7].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[7].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[7].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[7].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[8].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[8].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[8].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[8].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[8].fifo_departure_inst_WRCOUNT_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_DBITERR_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_RDERR_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_SBITERR_UNCONNECTED ;
  wire \NLW_genblk1[9].fifo_departure_inst_WRERR_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[9].fifo_departure_inst_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk1[9].fifo_departure_inst_ECCPARITY_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[9].fifo_departure_inst_RDCOUNT_UNCONNECTED ;
  wire [12:0]\NLW_genblk1[9].fifo_departure_inst_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[0].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[0].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[0].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[0].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(d_in),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[1]_0 ),
        .DOP(\NLW_genblk1[0].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[0].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[0]_1 ),
        .FULL(\NLW_genblk1[0].fifo_departure_inst_FULL_UNCONNECTED ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[0].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[0]_75 ),
        .RDERR(\NLW_genblk1[0].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[0].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[0].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(wr_en),
        .WRERR(\NLW_genblk1[0].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[0].fifo_departure_inst_i_1__0 
       (.I0(\empty[0]_1 ),
        .I1(\full[1]_3 ),
        .O(\rden[0]_75 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[10].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[10].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[10].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[10].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[10]_26 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[11]_29 ),
        .DOP(\NLW_genblk1[10].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[10].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[10]_31 ),
        .FULL(\full[10]_30 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[10].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[10]_65 ),
        .RDERR(\NLW_genblk1[10].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[10].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[10].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[9]_66 ),
        .WRERR(\NLW_genblk1[10].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[10].fifo_departure_inst_i_1 
       (.I0(\empty[10]_31 ),
        .I1(\full[11]_33 ),
        .O(\rden[10]_65 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[11].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[11].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[11].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[11].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[11]_29 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[12]_32 ),
        .DOP(\NLW_genblk1[11].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[11].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[11]_34 ),
        .FULL(\full[11]_33 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[11].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[11]_64 ),
        .RDERR(\NLW_genblk1[11].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[11].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[11].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[10]_65 ),
        .WRERR(\NLW_genblk1[11].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[11].fifo_departure_inst_i_1 
       (.I0(\empty[11]_34 ),
        .I1(\full[12]_36 ),
        .O(\rden[11]_64 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[12].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[12].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[12].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[12].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[12]_32 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[13]_35 ),
        .DOP(\NLW_genblk1[12].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[12].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[12]_37 ),
        .FULL(\full[12]_36 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[12].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[12]_63 ),
        .RDERR(\NLW_genblk1[12].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[12].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[12].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[11]_64 ),
        .WRERR(\NLW_genblk1[12].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[12].fifo_departure_inst_i_1 
       (.I0(\empty[12]_37 ),
        .I1(\full[13]_39 ),
        .O(\rden[12]_63 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[13].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[13].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[13].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[13].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[13]_35 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[14]_38 ),
        .DOP(\NLW_genblk1[13].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[13].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[13]_40 ),
        .FULL(\full[13]_39 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[13].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[13]_62 ),
        .RDERR(\NLW_genblk1[13].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[13].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[13].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[12]_63 ),
        .WRERR(\NLW_genblk1[13].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[13].fifo_departure_inst_i_1 
       (.I0(\empty[13]_40 ),
        .I1(\full[14]_42 ),
        .O(\rden[13]_62 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[14].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[14].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[14].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[14].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[14]_38 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[15]_41 ),
        .DOP(\NLW_genblk1[14].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[14].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[14]_43 ),
        .FULL(\full[14]_42 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[14].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[14]_61 ),
        .RDERR(\NLW_genblk1[14].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[14].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[14].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[13]_62 ),
        .WRERR(\NLW_genblk1[14].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[14].fifo_departure_inst_i_1 
       (.I0(\empty[14]_43 ),
        .I1(\full[15]_45 ),
        .O(\rden[14]_61 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[15].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[15].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[15].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[15].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[15]_41 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[16]_44 ),
        .DOP(\NLW_genblk1[15].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[15].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[15]_46 ),
        .FULL(\full[15]_45 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[15].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[15]_60 ),
        .RDERR(\NLW_genblk1[15].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[15].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[15].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[14]_61 ),
        .WRERR(\NLW_genblk1[15].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[15].fifo_departure_inst_i_1 
       (.I0(\empty[15]_46 ),
        .I1(\full[16]_48 ),
        .O(\rden[15]_60 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[16].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[16].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[16].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[16].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[16]_44 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[17]_47 ),
        .DOP(\NLW_genblk1[16].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[16].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[16]_49 ),
        .FULL(\full[16]_48 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[16].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[16]_59 ),
        .RDERR(\NLW_genblk1[16].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[16].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[16].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[15]_60 ),
        .WRERR(\NLW_genblk1[16].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[16].fifo_departure_inst_i_1 
       (.I0(\empty[16]_49 ),
        .I1(\full[17]_51 ),
        .O(\rden[16]_59 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[17].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[17].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[17].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[17].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[17]_47 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[18]_50 ),
        .DOP(\NLW_genblk1[17].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[17].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[17]_52 ),
        .FULL(\full[17]_51 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[17].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[17]_58 ),
        .RDERR(\NLW_genblk1[17].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[17].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[17].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[16]_59 ),
        .WRERR(\NLW_genblk1[17].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[17].fifo_departure_inst_i_1 
       (.I0(\empty[17]_52 ),
        .I1(\full[18]_54 ),
        .O(\rden[17]_58 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[18].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[18].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[18].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[18].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[18]_50 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[19]_53 ),
        .DOP(\NLW_genblk1[18].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[18].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[18]_55 ),
        .FULL(\full[18]_54 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[18].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[18]_57 ),
        .RDERR(\NLW_genblk1[18].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[18].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[18].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[17]_58 ),
        .WRERR(\NLW_genblk1[18].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[18].fifo_departure_inst_i_1 
       (.I0(\empty[18]_55 ),
        .I1(\full[19]_56 ),
        .O(\rden[18]_57 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[19].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[19].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(is_almost_full),
        .DBITERR(\NLW_genblk1[19].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[19]_53 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(d_out),
        .DOP(\NLW_genblk1[19].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[19].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\genblk1[19].fifo_departure_inst_n_3 ),
        .FULL(\full[19]_56 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[19].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(fifo_rd_en),
        .RDERR(\NLW_genblk1[19].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[19].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[19].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[18]_57 ),
        .WRERR(\NLW_genblk1[19].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk1[19].fifo_departure_inst_i_1 
       (.I0(wr_en),
        .I1(is_almost_full),
        .O(fifo_rd_en));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[1].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[1].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[1].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[1].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[1]_0 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[2]_2 ),
        .DOP(\NLW_genblk1[1].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[1].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[1]_4 ),
        .FULL(\full[1]_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[1].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[1]_74 ),
        .RDERR(\NLW_genblk1[1].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[1].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[1].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[0]_75 ),
        .WRERR(\NLW_genblk1[1].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[1].fifo_departure_inst_i_1__0 
       (.I0(\empty[1]_4 ),
        .I1(\full[2]_6 ),
        .O(\rden[1]_74 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[2].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[2].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[2].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[2].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[2]_2 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[3]_5 ),
        .DOP(\NLW_genblk1[2].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[2].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[2]_7 ),
        .FULL(\full[2]_6 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[2].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[2]_73 ),
        .RDERR(\NLW_genblk1[2].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[2].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[2].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[1]_74 ),
        .WRERR(\NLW_genblk1[2].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[2].fifo_departure_inst_i_1__0 
       (.I0(\empty[2]_7 ),
        .I1(\full[3]_9 ),
        .O(\rden[2]_73 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[3].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[3].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[3].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[3].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[3]_5 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[4]_8 ),
        .DOP(\NLW_genblk1[3].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[3].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[3]_10 ),
        .FULL(\full[3]_9 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[3].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[3]_72 ),
        .RDERR(\NLW_genblk1[3].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[3].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[3].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[2]_73 ),
        .WRERR(\NLW_genblk1[3].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[3].fifo_departure_inst_i_1 
       (.I0(\empty[3]_10 ),
        .I1(\full[4]_12 ),
        .O(\rden[3]_72 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[4].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[4].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[4].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[4].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[4]_8 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[5]_11 ),
        .DOP(\NLW_genblk1[4].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[4].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[4]_13 ),
        .FULL(\full[4]_12 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[4].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[4]_71 ),
        .RDERR(\NLW_genblk1[4].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[4].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[4].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[3]_72 ),
        .WRERR(\NLW_genblk1[4].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[4].fifo_departure_inst_i_1 
       (.I0(\empty[4]_13 ),
        .I1(\full[5]_15 ),
        .O(\rden[4]_71 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[5].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[5].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[5].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[5].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[5]_11 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[6]_14 ),
        .DOP(\NLW_genblk1[5].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[5].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[5]_16 ),
        .FULL(\full[5]_15 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[5].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[5]_70 ),
        .RDERR(\NLW_genblk1[5].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[5].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[5].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[4]_71 ),
        .WRERR(\NLW_genblk1[5].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[5].fifo_departure_inst_i_1 
       (.I0(\empty[5]_16 ),
        .I1(\full[6]_18 ),
        .O(\rden[5]_70 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[6].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[6].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[6].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[6].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[6]_14 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[7]_17 ),
        .DOP(\NLW_genblk1[6].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[6].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[6]_19 ),
        .FULL(\full[6]_18 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[6].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[6]_69 ),
        .RDERR(\NLW_genblk1[6].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[6].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[6].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[5]_70 ),
        .WRERR(\NLW_genblk1[6].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[6].fifo_departure_inst_i_1 
       (.I0(\empty[6]_19 ),
        .I1(\full[7]_21 ),
        .O(\rden[6]_69 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[7].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[7].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[7].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[7].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[7]_17 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[8]_20 ),
        .DOP(\NLW_genblk1[7].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[7].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[7]_22 ),
        .FULL(\full[7]_21 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[7].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[7]_68 ),
        .RDERR(\NLW_genblk1[7].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[7].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[7].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[6]_69 ),
        .WRERR(\NLW_genblk1[7].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[7].fifo_departure_inst_i_1 
       (.I0(\empty[7]_22 ),
        .I1(\full[8]_24 ),
        .O(\rden[7]_68 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[8].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[8].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[8].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[8].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[8]_20 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[9]_23 ),
        .DOP(\NLW_genblk1[8].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[8].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[8]_25 ),
        .FULL(\full[8]_24 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[8].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[8]_67 ),
        .RDERR(\NLW_genblk1[8].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[8].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[8].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[7]_68 ),
        .WRERR(\NLW_genblk1[8].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[8].fifo_departure_inst_i_1 
       (.I0(\empty[8]_25 ),
        .I1(\full[9]_27 ),
        .O(\rden[8]_67 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h01CB),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk1[9].fifo_departure_inst 
       (.ALMOSTEMPTY(\NLW_genblk1[9].fifo_departure_inst_ALMOSTEMPTY_UNCONNECTED ),
        .ALMOSTFULL(\NLW_genblk1[9].fifo_departure_inst_ALMOSTFULL_UNCONNECTED ),
        .DBITERR(\NLW_genblk1[9].fifo_departure_inst_DBITERR_UNCONNECTED ),
        .DI(\din[9]_23 ),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\din[10]_26 ),
        .DOP(\NLW_genblk1[9].fifo_departure_inst_DOP_UNCONNECTED [7:0]),
        .ECCPARITY(\NLW_genblk1[9].fifo_departure_inst_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(\empty[9]_28 ),
        .FULL(\full[9]_27 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(\NLW_genblk1[9].fifo_departure_inst_RDCOUNT_UNCONNECTED [12:0]),
        .RDEN(\rden[9]_66 ),
        .RDERR(\NLW_genblk1[9].fifo_departure_inst_RDERR_UNCONNECTED ),
        .REGCE(1'b1),
        .RST(p_0_in),
        .RSTREG(1'b0),
        .SBITERR(\NLW_genblk1[9].fifo_departure_inst_SBITERR_UNCONNECTED ),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(\NLW_genblk1[9].fifo_departure_inst_WRCOUNT_UNCONNECTED [12:0]),
        .WREN(\rden[8]_67 ),
        .WRERR(\NLW_genblk1[9].fifo_departure_inst_WRERR_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[9].fifo_departure_inst_i_1 
       (.I0(\empty[9]_28 ),
        .I1(\full[10]_30 ),
        .O(\rden[9]_66 ));
  LUT3 #(
    .INIT(8'h04)) 
    in_strb_d_i_1
       (.I0(strb_dd),
        .I1(strb_d),
        .I2(rst_internal),
        .O(wr_en));
  LUT2 #(
    .INIT(4'hE)) 
    in_strb_d_i_4
       (.I0(rst_4d),
        .I1(rst_3d),
        .O(rst_4d_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \t_counter[0]_i_2 
       (.I0(is_almost_full),
        .I1(wr_en),
        .I2(tail_trigged_reg_0),
        .O(t_counter));
  LUT6 #(
    .INIT(64'h00000000E2EAEAEA)) 
    tail_trigged_i_1
       (.I0(tail_trigged_reg_1),
        .I1(is_almost_full),
        .I2(LED_YELLOW_1_OBUF),
        .I3(wr_en),
        .I4(tail_trigged_reg_0),
        .I5(rst_internal),
        .O(tail_trigged_reg));
endmodule

module adc_filter
   (strb_reg,
    O,
    trigged_i_145_0,
    trigged_i_140_0,
    trigged_i_135_0,
    d_round,
    strb_dd_reg,
    strb_reg_0,
    \counter_q_reg[5] ,
    E,
    strb_reg_1,
    filter_rst,
    ifclk_out_OBUF_BUFG,
    adc_strb_2,
    adc_strb_1,
    adc_strb_4,
    rst_internal,
    Q,
    trigged_reg_i_7,
    trigged_reg_i_7_0,
    trigged_reg_i_7_1,
    trigged_reg_i_7_2,
    trigged_reg_i_7_3,
    trigged_reg_i_7_4,
    trigged_reg_i_7_5,
    trigged_reg_i_7_6,
    trigged_reg_i_7_7,
    trigged_reg_i_7_8,
    trigged_reg_i_3,
    trigged_reg_i_3_0,
    trigged_reg_i_3_1,
    trigged_reg_i_3_2,
    trigged_reg_i_3_3,
    trigged_reg_i_3_4,
    trigged_reg_i_3_5,
    trigged_reg_i_3_6,
    trigged_reg_i_3_7,
    trigged_reg_i_3_8,
    trigged_reg_i_3_9,
    CO,
    trigged_reg,
    trigged_reg_0,
    strb_d,
    strb_dd,
    LED_GREEN_3_OBUF,
    trigged_reg_1,
    d0_raw);
  output strb_reg;
  output [0:0]O;
  output [1:0]trigged_i_145_0;
  output [1:0]trigged_i_140_0;
  output [0:0]trigged_i_135_0;
  output [15:0]d_round;
  output strb_dd_reg;
  output strb_reg_0;
  output \counter_q_reg[5] ;
  output [0:0]E;
  output strb_reg_1;
  input filter_rst;
  input ifclk_out_OBUF_BUFG;
  input adc_strb_2;
  input adc_strb_1;
  input adc_strb_4;
  input rst_internal;
  input [0:0]Q;
  input trigged_reg_i_7;
  input trigged_reg_i_7_0;
  input trigged_reg_i_7_1;
  input trigged_reg_i_7_2;
  input trigged_reg_i_7_3;
  input trigged_reg_i_7_4;
  input trigged_reg_i_7_5;
  input trigged_reg_i_7_6;
  input trigged_reg_i_7_7;
  input trigged_reg_i_7_8;
  input trigged_reg_i_3;
  input trigged_reg_i_3_0;
  input trigged_reg_i_3_1;
  input trigged_reg_i_3_2;
  input trigged_reg_i_3_3;
  input trigged_reg_i_3_4;
  input trigged_reg_i_3_5;
  input trigged_reg_i_3_6;
  input trigged_reg_i_3_7;
  input trigged_reg_i_3_8;
  input trigged_reg_i_3_9;
  input [0:0]CO;
  input [0:0]trigged_reg;
  input [0:0]trigged_reg_0;
  input strb_d;
  input strb_dd;
  input LED_GREEN_3_OBUF;
  input trigged_reg_1;
  input [14:0]d0_raw;

  wire [0:0]CO;
  wire [0:0]E;
  wire LED_GREEN_3_OBUF;
  wire [0:0]O;
  wire [0:0]Q;
  wire adc_strb_1;
  wire adc_strb_2;
  wire adc_strb_4;
  wire avg_binning1_n_0;
  wire avg_binning1_n_1;
  wire avg_binning1_n_10;
  wire avg_binning1_n_11;
  wire avg_binning1_n_12;
  wire avg_binning1_n_18;
  wire avg_binning1_n_19;
  wire avg_binning1_n_2;
  wire avg_binning1_n_3;
  wire avg_binning1_n_4;
  wire avg_binning1_n_5;
  wire avg_binning1_n_6;
  wire avg_binning1_n_7;
  wire avg_binning1_n_8;
  wire avg_binning1_n_9;
  wire \counter_q_reg[5] ;
  wire [14:0]d0_raw;
  wire [19:2]d_out;
  wire [15:0]d_round;
  wire [12:0]data;
  wire filter_rst;
  wire \genblk1[0].fifo_departure_inst_i_10_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_10_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_10_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_10_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_11_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_11_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_11_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_11_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_12_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_12_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_12_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_12_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_24_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_8_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_9_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_9_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_9_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_9_n_3 ;
  wire ifclk_out_OBUF_BUFG;
  wire m_filter1_n_0;
  wire m_filter1_n_1;
  wire m_filter1_n_10;
  wire m_filter1_n_11;
  wire m_filter1_n_12;
  wire m_filter1_n_13;
  wire m_filter1_n_14;
  wire m_filter1_n_15;
  wire m_filter1_n_16;
  wire m_filter1_n_2;
  wire m_filter1_n_3;
  wire m_filter1_n_4;
  wire m_filter1_n_5;
  wire m_filter1_n_6;
  wire m_filter1_n_7;
  wire m_filter1_n_8;
  wire m_filter1_n_9;
  wire rst_internal;
  wire strb_d;
  wire strb_dd;
  wire strb_dd_reg;
  wire strb_reg;
  wire strb_reg_0;
  wire strb_reg_1;
  wire [0:0]trigged_i_135_0;
  wire trigged_i_135_n_0;
  wire trigged_i_137_n_0;
  wire trigged_i_138_n_0;
  wire trigged_i_139_n_0;
  wire [1:0]trigged_i_140_0;
  wire trigged_i_140_n_0;
  wire trigged_i_142_n_0;
  wire trigged_i_143_n_0;
  wire trigged_i_144_n_0;
  wire [1:0]trigged_i_145_0;
  wire trigged_i_145_n_0;
  wire trigged_i_201_n_0;
  wire trigged_i_202_n_0;
  wire trigged_i_203_n_0;
  wire trigged_i_204_n_0;
  wire trigged_i_205_n_0;
  wire [0:0]trigged_reg;
  wire [0:0]trigged_reg_0;
  wire trigged_reg_1;
  wire trigged_reg_i_122_n_0;
  wire trigged_reg_i_122_n_1;
  wire trigged_reg_i_122_n_2;
  wire trigged_reg_i_122_n_3;
  wire trigged_reg_i_122_n_4;
  wire trigged_reg_i_122_n_6;
  wire trigged_reg_i_122_n_7;
  wire trigged_reg_i_3;
  wire trigged_reg_i_3_0;
  wire trigged_reg_i_3_1;
  wire trigged_reg_i_3_2;
  wire trigged_reg_i_3_3;
  wire trigged_reg_i_3_4;
  wire trigged_reg_i_3_5;
  wire trigged_reg_i_3_6;
  wire trigged_reg_i_3_7;
  wire trigged_reg_i_3_8;
  wire trigged_reg_i_3_9;
  wire trigged_reg_i_54_n_0;
  wire trigged_reg_i_54_n_1;
  wire trigged_reg_i_54_n_2;
  wire trigged_reg_i_54_n_3;
  wire trigged_reg_i_54_n_4;
  wire trigged_reg_i_54_n_6;
  wire trigged_reg_i_61_n_0;
  wire trigged_reg_i_61_n_1;
  wire trigged_reg_i_61_n_2;
  wire trigged_reg_i_61_n_3;
  wire trigged_reg_i_61_n_4;
  wire trigged_reg_i_61_n_6;
  wire trigged_reg_i_7;
  wire trigged_reg_i_7_0;
  wire trigged_reg_i_7_1;
  wire trigged_reg_i_7_2;
  wire trigged_reg_i_7_3;
  wire trigged_reg_i_7_4;
  wire trigged_reg_i_7_5;
  wire trigged_reg_i_7_6;
  wire trigged_reg_i_7_7;
  wire trigged_reg_i_7_8;
  wire [1:0]\NLW_genblk1[0].fifo_departure_inst_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_genblk1[0].fifo_departure_inst_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_genblk1[0].fifo_departure_inst_i_8_O_UNCONNECTED ;

  avg64_binning avg_binning1
       (.CO(trigged_reg_i_54_n_0),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .E(E),
        .LED_GREEN_3_OBUF(LED_GREEN_3_OBUF),
        .O({trigged_reg_i_122_n_4,O,trigged_reg_i_122_n_6,trigged_reg_i_122_n_7}),
        .Q(Q),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .adc_strb_4(adc_strb_4),
        .\counter_q_reg[5]_0 (\counter_q_reg[5] ),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[11]_1 ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[12]_0 (avg_binning1_n_12),
        .\d_acc_reg[13]_0 (avg_binning1_n_19),
        .\d_acc_reg[14]_0 (avg_binning1_n_18),
        .\d_acc_reg[15]_0 ({m_filter1_n_3,m_filter1_n_4}),
        .\d_acc_reg[15]_1 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .\d_acc_reg[7]_1 ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_out_reg[19]_0 (d_out),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .rst_internal(rst_internal),
        .strb_d(strb_d),
        .strb_dd(strb_dd),
        .strb_dd_reg(strb_dd_reg),
        .strb_reg_0(strb_reg),
        .strb_reg_1(strb_reg_0),
        .strb_reg_2(strb_reg_1),
        .trigged_i_135(trigged_i_135_0),
        .trigged_i_65(trigged_i_135_n_0),
        .trigged_reg(CO),
        .trigged_reg_0(trigged_reg),
        .trigged_reg_1(trigged_reg_0),
        .trigged_reg_2(trigged_reg_1),
        .trigged_reg_i_3_0({trigged_reg_i_61_n_4,trigged_i_145_0[1],trigged_reg_i_61_n_6,trigged_i_145_0[0]}),
        .trigged_reg_i_3_1(trigged_reg_i_3),
        .trigged_reg_i_3_10(trigged_reg_i_3_7),
        .trigged_reg_i_3_11(trigged_reg_i_3_8),
        .trigged_reg_i_3_12(trigged_reg_i_3_9),
        .trigged_reg_i_3_2(trigged_reg_i_3_0),
        .trigged_reg_i_3_3(trigged_reg_i_3_1),
        .trigged_reg_i_3_4({trigged_reg_i_54_n_4,trigged_i_140_0[1],trigged_reg_i_54_n_6,trigged_i_140_0[0]}),
        .trigged_reg_i_3_5(trigged_reg_i_3_2),
        .trigged_reg_i_3_6(trigged_reg_i_3_3),
        .trigged_reg_i_3_7(trigged_reg_i_3_4),
        .trigged_reg_i_3_8(trigged_reg_i_3_5),
        .trigged_reg_i_3_9(trigged_reg_i_3_6),
        .trigged_reg_i_7_0(trigged_reg_i_7),
        .trigged_reg_i_7_1(trigged_reg_i_7_0),
        .trigged_reg_i_7_2(trigged_reg_i_7_1),
        .trigged_reg_i_7_3(trigged_reg_i_7_2),
        .trigged_reg_i_7_4(trigged_reg_i_7_3),
        .trigged_reg_i_7_5(trigged_reg_i_7_4),
        .trigged_reg_i_7_6(trigged_reg_i_7_5),
        .trigged_reg_i_7_7(trigged_reg_i_7_6),
        .trigged_reg_i_7_8(trigged_reg_i_7_7),
        .trigged_reg_i_7_9(trigged_reg_i_7_8));
  LUT2 #(
    .INIT(4'hE)) 
    \d[4][0]_i_1__0 
       (.I0(d0_raw[14]),
        .I1(d0_raw[0]),
        .O(data[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][10]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[10]),
        .O(data[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][11]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[11]),
        .O(data[11]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][12]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[12]),
        .O(data[12]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][1]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[1]),
        .O(data[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][2]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[2]),
        .O(data[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][3]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[3]),
        .O(data[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][4]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[4]),
        .O(data[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][5]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[5]),
        .O(data[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][6]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[6]),
        .O(data[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][7]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[7]),
        .O(data[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][8]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[8]),
        .O(data[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][9]_i_1__0 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[9]),
        .O(data[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_10 
       (.CI(\genblk1[0].fifo_departure_inst_i_11_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_10_n_0 ,\genblk1[0].fifo_departure_inst_i_10_n_1 ,\genblk1[0].fifo_departure_inst_i_10_n_2 ,\genblk1[0].fifo_departure_inst_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[9:6]),
        .S(d_out[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_11 
       (.CI(\genblk1[0].fifo_departure_inst_i_12_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_11_n_0 ,\genblk1[0].fifo_departure_inst_i_11_n_1 ,\genblk1[0].fifo_departure_inst_i_11_n_2 ,\genblk1[0].fifo_departure_inst_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[5:2]),
        .S(d_out[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_12 
       (.CI(1'b0),
        .CO({\genblk1[0].fifo_departure_inst_i_12_n_0 ,\genblk1[0].fifo_departure_inst_i_12_n_1 ,\genblk1[0].fifo_departure_inst_i_12_n_2 ,\genblk1[0].fifo_departure_inst_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,d_out[3],1'b0}),
        .O({d_round[1:0],\NLW_genblk1[0].fifo_departure_inst_i_12_O_UNCONNECTED [1:0]}),
        .S({d_out[5:4],\genblk1[0].fifo_departure_inst_i_24_n_0 ,d_out[2]}));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].fifo_departure_inst_i_24 
       (.I0(d_out[3]),
        .O(\genblk1[0].fifo_departure_inst_i_24_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_8 
       (.CI(\genblk1[0].fifo_departure_inst_i_9_n_0 ),
        .CO({\NLW_genblk1[0].fifo_departure_inst_i_8_CO_UNCONNECTED [3:1],\genblk1[0].fifo_departure_inst_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_genblk1[0].fifo_departure_inst_i_8_O_UNCONNECTED [3:2],d_round[15:14]}),
        .S({1'b0,1'b0,d_out[19:18]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_9 
       (.CI(\genblk1[0].fifo_departure_inst_i_10_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_9_n_0 ,\genblk1[0].fifo_departure_inst_i_9_n_1 ,\genblk1[0].fifo_departure_inst_i_9_n_2 ,\genblk1[0].fifo_departure_inst_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[13:10]),
        .S(d_out[17:14]));
  median_filter_9 m_filter1
       (.D({d0_raw[13],data}),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .\d_acc_reg[11] ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[15] (avg_binning1_n_18),
        .\d_acc_reg[15]_0 (avg_binning1_n_12),
        .\d_acc_reg[15]_1 (avg_binning1_n_19),
        .\d_acc_reg[7] ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .\pipeline1_reg[3][13]_0 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\pipeline1_reg[3][13]_1 ({m_filter1_n_3,m_filter1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_135
       (.I0(d_round[13]),
        .O(trigged_i_135_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_137
       (.I0(d_round[12]),
        .O(trigged_i_137_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_138
       (.I0(d_round[11]),
        .O(trigged_i_138_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_139
       (.I0(d_round[10]),
        .O(trigged_i_139_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_140
       (.I0(d_round[9]),
        .O(trigged_i_140_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_142
       (.I0(d_round[8]),
        .O(trigged_i_142_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_143
       (.I0(d_round[7]),
        .O(trigged_i_143_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_144
       (.I0(d_round[6]),
        .O(trigged_i_144_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_145
       (.I0(d_round[5]),
        .O(trigged_i_145_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_201
       (.I0(d_round[0]),
        .O(trigged_i_201_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_202
       (.I0(d_round[4]),
        .O(trigged_i_202_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_203
       (.I0(d_round[3]),
        .O(trigged_i_203_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_204
       (.I0(d_round[2]),
        .O(trigged_i_204_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_205
       (.I0(d_round[1]),
        .O(trigged_i_205_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_122
       (.CI(1'b0),
        .CO({trigged_reg_i_122_n_0,trigged_reg_i_122_n_1,trigged_reg_i_122_n_2,trigged_reg_i_122_n_3}),
        .CYINIT(trigged_i_201_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_122_n_4,O,trigged_reg_i_122_n_6,trigged_reg_i_122_n_7}),
        .S({trigged_i_202_n_0,trigged_i_203_n_0,trigged_i_204_n_0,trigged_i_205_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_54
       (.CI(trigged_reg_i_61_n_0),
        .CO({trigged_reg_i_54_n_0,trigged_reg_i_54_n_1,trigged_reg_i_54_n_2,trigged_reg_i_54_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_54_n_4,trigged_i_140_0[1],trigged_reg_i_54_n_6,trigged_i_140_0[0]}),
        .S({trigged_i_137_n_0,trigged_i_138_n_0,trigged_i_139_n_0,trigged_i_140_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_61
       (.CI(trigged_reg_i_122_n_0),
        .CO({trigged_reg_i_61_n_0,trigged_reg_i_61_n_1,trigged_reg_i_61_n_2,trigged_reg_i_61_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_61_n_4,trigged_i_145_0[1],trigged_reg_i_61_n_6,trigged_i_145_0[0]}),
        .S({trigged_i_142_n_0,trigged_i_143_n_0,trigged_i_144_n_0,trigged_i_145_n_0}));
endmodule

(* ORIG_REF_NAME = "adc_filter" *) 
module adc_filter_19
   (adc_strb_1,
    O,
    trigged_i_182_0,
    trigged_i_178_0,
    trigged_i_174_0,
    trigged_i_33,
    d_round,
    \counter_q_reg[5] ,
    E,
    strb_reg,
    filter_rst,
    ifclk_out_OBUF_BUFG,
    Q,
    trigged_reg_i_25,
    trigged_reg_i_25_0,
    trigged_reg_i_25_1,
    trigged_reg_i_25_2,
    trigged_reg_i_25_3,
    trigged_reg_i_25_4,
    trigged_reg_i_25_5,
    trigged_reg_i_25_6,
    trigged_reg_i_25_7,
    trigged_reg_i_25_8,
    trigged_reg_i_5,
    trigged_reg_i_5_0,
    trigged_reg_i_5_1,
    trigged_reg_i_5_2,
    trigged_reg_i_5_3,
    trigged_reg_i_5_4,
    trigged_reg_i_5_5,
    trigged_reg_i_5_6,
    trigged_reg_i_5_7,
    trigged_reg_i_5_8,
    trigged_reg_i_5_9,
    adc_strb_2,
    d0_raw);
  output adc_strb_1;
  output [0:0]O;
  output [1:0]trigged_i_182_0;
  output [1:0]trigged_i_178_0;
  output [0:0]trigged_i_174_0;
  output [0:0]trigged_i_33;
  output [15:0]d_round;
  output \counter_q_reg[5] ;
  output [0:0]E;
  output strb_reg;
  input filter_rst;
  input ifclk_out_OBUF_BUFG;
  input [0:0]Q;
  input trigged_reg_i_25;
  input trigged_reg_i_25_0;
  input trigged_reg_i_25_1;
  input trigged_reg_i_25_2;
  input trigged_reg_i_25_3;
  input trigged_reg_i_25_4;
  input trigged_reg_i_25_5;
  input trigged_reg_i_25_6;
  input trigged_reg_i_25_7;
  input trigged_reg_i_25_8;
  input trigged_reg_i_5;
  input trigged_reg_i_5_0;
  input trigged_reg_i_5_1;
  input trigged_reg_i_5_2;
  input trigged_reg_i_5_3;
  input trigged_reg_i_5_4;
  input trigged_reg_i_5_5;
  input trigged_reg_i_5_6;
  input trigged_reg_i_5_7;
  input trigged_reg_i_5_8;
  input trigged_reg_i_5_9;
  input adc_strb_2;
  input [14:0]d0_raw;

  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]Q;
  wire adc_strb_1;
  wire adc_strb_2;
  wire avg_binning1_n_0;
  wire avg_binning1_n_1;
  wire avg_binning1_n_10;
  wire avg_binning1_n_11;
  wire avg_binning1_n_12;
  wire avg_binning1_n_17;
  wire avg_binning1_n_18;
  wire avg_binning1_n_2;
  wire avg_binning1_n_3;
  wire avg_binning1_n_4;
  wire avg_binning1_n_5;
  wire avg_binning1_n_6;
  wire avg_binning1_n_7;
  wire avg_binning1_n_8;
  wire avg_binning1_n_9;
  wire \counter_q_reg[5] ;
  wire [14:0]d0_raw;
  wire [19:2]d_out;
  wire [15:0]d_round;
  wire [12:0]data;
  wire filter_rst;
  wire \genblk1[0].fifo_departure_inst_i_18_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_19_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_19_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_19_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_19_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_20_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_20_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_20_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_20_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_21_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_21_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_21_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_21_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_22_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_22_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_22_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_22_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_26_n_0 ;
  wire ifclk_out_OBUF_BUFG;
  wire m_filter1_n_0;
  wire m_filter1_n_1;
  wire m_filter1_n_10;
  wire m_filter1_n_11;
  wire m_filter1_n_12;
  wire m_filter1_n_13;
  wire m_filter1_n_14;
  wire m_filter1_n_15;
  wire m_filter1_n_16;
  wire m_filter1_n_2;
  wire m_filter1_n_3;
  wire m_filter1_n_4;
  wire m_filter1_n_5;
  wire m_filter1_n_6;
  wire m_filter1_n_7;
  wire m_filter1_n_8;
  wire m_filter1_n_9;
  wire strb_reg;
  wire [0:0]trigged_i_174_0;
  wire trigged_i_174_n_0;
  wire trigged_i_175_n_0;
  wire trigged_i_176_n_0;
  wire trigged_i_177_n_0;
  wire [1:0]trigged_i_178_0;
  wire trigged_i_178_n_0;
  wire trigged_i_179_n_0;
  wire trigged_i_180_n_0;
  wire trigged_i_181_n_0;
  wire [1:0]trigged_i_182_0;
  wire trigged_i_182_n_0;
  wire trigged_i_223_n_0;
  wire trigged_i_224_n_0;
  wire trigged_i_225_n_0;
  wire trigged_i_226_n_0;
  wire trigged_i_227_n_0;
  wire [0:0]trigged_i_33;
  wire trigged_reg_i_166_n_0;
  wire trigged_reg_i_166_n_1;
  wire trigged_reg_i_166_n_2;
  wire trigged_reg_i_166_n_3;
  wire trigged_reg_i_166_n_4;
  wire trigged_reg_i_166_n_6;
  wire trigged_reg_i_166_n_7;
  wire trigged_reg_i_25;
  wire trigged_reg_i_25_0;
  wire trigged_reg_i_25_1;
  wire trigged_reg_i_25_2;
  wire trigged_reg_i_25_3;
  wire trigged_reg_i_25_4;
  wire trigged_reg_i_25_5;
  wire trigged_reg_i_25_6;
  wire trigged_reg_i_25_7;
  wire trigged_reg_i_25_8;
  wire trigged_reg_i_5;
  wire trigged_reg_i_5_0;
  wire trigged_reg_i_5_1;
  wire trigged_reg_i_5_2;
  wire trigged_reg_i_5_3;
  wire trigged_reg_i_5_4;
  wire trigged_reg_i_5_5;
  wire trigged_reg_i_5_6;
  wire trigged_reg_i_5_7;
  wire trigged_reg_i_5_8;
  wire trigged_reg_i_5_9;
  wire trigged_reg_i_94_n_0;
  wire trigged_reg_i_94_n_1;
  wire trigged_reg_i_94_n_2;
  wire trigged_reg_i_94_n_3;
  wire trigged_reg_i_94_n_4;
  wire trigged_reg_i_94_n_6;
  wire trigged_reg_i_97_n_0;
  wire trigged_reg_i_97_n_1;
  wire trigged_reg_i_97_n_2;
  wire trigged_reg_i_97_n_3;
  wire trigged_reg_i_97_n_4;
  wire trigged_reg_i_97_n_6;
  wire [3:1]\NLW_genblk1[0].fifo_departure_inst_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_genblk1[0].fifo_departure_inst_i_18_O_UNCONNECTED ;
  wire [1:0]\NLW_genblk1[0].fifo_departure_inst_i_22_O_UNCONNECTED ;

  avg64_binning_32 avg_binning1
       (.CO(trigged_reg_i_94_n_0),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .E(E),
        .O({trigged_reg_i_166_n_4,O,trigged_reg_i_166_n_6,trigged_reg_i_166_n_7}),
        .Q(Q),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .\counter_q_reg[5]_0 (\counter_q_reg[5] ),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[11]_1 ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[12]_0 (avg_binning1_n_12),
        .\d_acc_reg[13]_0 (avg_binning1_n_18),
        .\d_acc_reg[14]_0 (avg_binning1_n_17),
        .\d_acc_reg[15]_0 ({m_filter1_n_3,m_filter1_n_4}),
        .\d_acc_reg[15]_1 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .\d_acc_reg[7]_1 ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_out_reg[19]_0 (d_out),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg_0(strb_reg),
        .trigged_i_174(trigged_i_174_0),
        .trigged_i_33_0(trigged_i_33),
        .trigged_i_99(trigged_i_174_n_0),
        .trigged_reg_i_25_0(trigged_reg_i_25),
        .trigged_reg_i_25_1(trigged_reg_i_25_0),
        .trigged_reg_i_25_2(trigged_reg_i_25_1),
        .trigged_reg_i_25_3(trigged_reg_i_25_2),
        .trigged_reg_i_25_4(trigged_reg_i_25_3),
        .trigged_reg_i_25_5(trigged_reg_i_25_4),
        .trigged_reg_i_25_6(trigged_reg_i_25_5),
        .trigged_reg_i_25_7(trigged_reg_i_25_6),
        .trigged_reg_i_25_8(trigged_reg_i_25_7),
        .trigged_reg_i_25_9(trigged_reg_i_25_8),
        .trigged_reg_i_5_0({trigged_reg_i_97_n_4,trigged_i_182_0[1],trigged_reg_i_97_n_6,trigged_i_182_0[0]}),
        .trigged_reg_i_5_1(trigged_reg_i_5),
        .trigged_reg_i_5_10(trigged_reg_i_5_7),
        .trigged_reg_i_5_11(trigged_reg_i_5_8),
        .trigged_reg_i_5_12(trigged_reg_i_5_9),
        .trigged_reg_i_5_2(trigged_reg_i_5_0),
        .trigged_reg_i_5_3(trigged_reg_i_5_1),
        .trigged_reg_i_5_4({trigged_reg_i_94_n_4,trigged_i_178_0[1],trigged_reg_i_94_n_6,trigged_i_178_0[0]}),
        .trigged_reg_i_5_5(trigged_reg_i_5_2),
        .trigged_reg_i_5_6(trigged_reg_i_5_3),
        .trigged_reg_i_5_7(trigged_reg_i_5_4),
        .trigged_reg_i_5_8(trigged_reg_i_5_5),
        .trigged_reg_i_5_9(trigged_reg_i_5_6));
  LUT2 #(
    .INIT(4'hE)) 
    \d[4][0]_i_1 
       (.I0(d0_raw[14]),
        .I1(d0_raw[0]),
        .O(data[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][10]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[10]),
        .O(data[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][11]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[11]),
        .O(data[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][12]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[12]),
        .O(data[12]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][1]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[1]),
        .O(data[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][2]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[2]),
        .O(data[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][3]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[3]),
        .O(data[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][4]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[4]),
        .O(data[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][5]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[5]),
        .O(data[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][6]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[6]),
        .O(data[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][7]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[7]),
        .O(data[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][8]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[8]),
        .O(data[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][9]_i_1 
       (.I0(d0_raw[13]),
        .I1(d0_raw[14]),
        .I2(d0_raw[9]),
        .O(data[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_18 
       (.CI(\genblk1[0].fifo_departure_inst_i_19_n_0 ),
        .CO({\NLW_genblk1[0].fifo_departure_inst_i_18_CO_UNCONNECTED [3:1],\genblk1[0].fifo_departure_inst_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_genblk1[0].fifo_departure_inst_i_18_O_UNCONNECTED [3:2],d_round[15:14]}),
        .S({1'b0,1'b0,d_out[19:18]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_19 
       (.CI(\genblk1[0].fifo_departure_inst_i_20_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_19_n_0 ,\genblk1[0].fifo_departure_inst_i_19_n_1 ,\genblk1[0].fifo_departure_inst_i_19_n_2 ,\genblk1[0].fifo_departure_inst_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[13:10]),
        .S(d_out[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_20 
       (.CI(\genblk1[0].fifo_departure_inst_i_21_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_20_n_0 ,\genblk1[0].fifo_departure_inst_i_20_n_1 ,\genblk1[0].fifo_departure_inst_i_20_n_2 ,\genblk1[0].fifo_departure_inst_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[9:6]),
        .S(d_out[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_21 
       (.CI(\genblk1[0].fifo_departure_inst_i_22_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_21_n_0 ,\genblk1[0].fifo_departure_inst_i_21_n_1 ,\genblk1[0].fifo_departure_inst_i_21_n_2 ,\genblk1[0].fifo_departure_inst_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[5:2]),
        .S(d_out[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_22 
       (.CI(1'b0),
        .CO({\genblk1[0].fifo_departure_inst_i_22_n_0 ,\genblk1[0].fifo_departure_inst_i_22_n_1 ,\genblk1[0].fifo_departure_inst_i_22_n_2 ,\genblk1[0].fifo_departure_inst_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,d_out[3],1'b0}),
        .O({d_round[1:0],\NLW_genblk1[0].fifo_departure_inst_i_22_O_UNCONNECTED [1:0]}),
        .S({d_out[5:4],\genblk1[0].fifo_departure_inst_i_26_n_0 ,d_out[2]}));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].fifo_departure_inst_i_26 
       (.I0(d_out[3]),
        .O(\genblk1[0].fifo_departure_inst_i_26_n_0 ));
  median_filter_33 m_filter1
       (.D({d0_raw[13],data}),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .\d_acc_reg[11] ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[15] (avg_binning1_n_17),
        .\d_acc_reg[15]_0 (avg_binning1_n_12),
        .\d_acc_reg[15]_1 (avg_binning1_n_18),
        .\d_acc_reg[7] ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .\pipeline1_reg[3][13]_0 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\pipeline1_reg[3][13]_1 ({m_filter1_n_3,m_filter1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_174
       (.I0(d_round[13]),
        .O(trigged_i_174_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_175
       (.I0(d_round[12]),
        .O(trigged_i_175_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_176
       (.I0(d_round[11]),
        .O(trigged_i_176_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_177
       (.I0(d_round[10]),
        .O(trigged_i_177_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_178
       (.I0(d_round[9]),
        .O(trigged_i_178_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_179
       (.I0(d_round[8]),
        .O(trigged_i_179_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_180
       (.I0(d_round[7]),
        .O(trigged_i_180_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_181
       (.I0(d_round[6]),
        .O(trigged_i_181_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_182
       (.I0(d_round[5]),
        .O(trigged_i_182_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_223
       (.I0(d_round[0]),
        .O(trigged_i_223_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_224
       (.I0(d_round[4]),
        .O(trigged_i_224_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_225
       (.I0(d_round[3]),
        .O(trigged_i_225_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_226
       (.I0(d_round[2]),
        .O(trigged_i_226_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_227
       (.I0(d_round[1]),
        .O(trigged_i_227_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_166
       (.CI(1'b0),
        .CO({trigged_reg_i_166_n_0,trigged_reg_i_166_n_1,trigged_reg_i_166_n_2,trigged_reg_i_166_n_3}),
        .CYINIT(trigged_i_223_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_166_n_4,O,trigged_reg_i_166_n_6,trigged_reg_i_166_n_7}),
        .S({trigged_i_224_n_0,trigged_i_225_n_0,trigged_i_226_n_0,trigged_i_227_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_94
       (.CI(trigged_reg_i_97_n_0),
        .CO({trigged_reg_i_94_n_0,trigged_reg_i_94_n_1,trigged_reg_i_94_n_2,trigged_reg_i_94_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_94_n_4,trigged_i_178_0[1],trigged_reg_i_94_n_6,trigged_i_178_0[0]}),
        .S({trigged_i_175_n_0,trigged_i_176_n_0,trigged_i_177_n_0,trigged_i_178_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_97
       (.CI(trigged_reg_i_166_n_0),
        .CO({trigged_reg_i_97_n_0,trigged_reg_i_97_n_1,trigged_reg_i_97_n_2,trigged_reg_i_97_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_97_n_4,trigged_i_182_0[1],trigged_reg_i_97_n_6,trigged_i_182_0[0]}),
        .S({trigged_i_179_n_0,trigged_i_180_n_0,trigged_i_181_n_0,trigged_i_182_n_0}));
endmodule

(* ORIG_REF_NAME = "adc_filter" *) 
module adc_filter__parameterized0
   (adc_strb_4,
    trigged_i_232_0,
    trigged_i_200_0,
    trigged_i_196_0,
    trigged_i_192_0,
    trigged_i_42,
    d_round,
    filter_rst,
    strb_reg,
    ifclk_out_OBUF_BUFG,
    Q,
    trigged_reg_i_34,
    trigged_reg_i_34_0,
    trigged_reg_i_34_1,
    trigged_reg_i_34_2,
    trigged_reg_i_34_3,
    trigged_reg_i_34_4,
    trigged_reg_i_34_5,
    trigged_reg_i_34_6,
    trigged_reg_i_34_7,
    trigged_reg_i_34_8,
    trigged_reg_i_6,
    trigged_reg_i_6_0,
    trigged_reg_i_6_1,
    trigged_reg_i_6_2,
    trigged_reg_i_6_3,
    trigged_reg_i_6_4,
    trigged_reg_i_6_5,
    trigged_reg_i_6_6,
    trigged_reg_i_6_7,
    trigged_reg_i_6_8,
    trigged_reg_i_6_9,
    \d_acc_reg[15] ,
    d1_raw,
    E);
  output adc_strb_4;
  output [0:0]trigged_i_232_0;
  output [1:0]trigged_i_200_0;
  output [1:0]trigged_i_196_0;
  output [0:0]trigged_i_192_0;
  output [0:0]trigged_i_42;
  output [15:0]d_round;
  input filter_rst;
  input strb_reg;
  input ifclk_out_OBUF_BUFG;
  input [0:0]Q;
  input trigged_reg_i_34;
  input trigged_reg_i_34_0;
  input trigged_reg_i_34_1;
  input trigged_reg_i_34_2;
  input trigged_reg_i_34_3;
  input trigged_reg_i_34_4;
  input trigged_reg_i_34_5;
  input trigged_reg_i_34_6;
  input trigged_reg_i_34_7;
  input trigged_reg_i_34_8;
  input trigged_reg_i_6;
  input trigged_reg_i_6_0;
  input trigged_reg_i_6_1;
  input trigged_reg_i_6_2;
  input trigged_reg_i_6_3;
  input trigged_reg_i_6_4;
  input trigged_reg_i_6_5;
  input trigged_reg_i_6_6;
  input trigged_reg_i_6_7;
  input trigged_reg_i_6_8;
  input trigged_reg_i_6_9;
  input \d_acc_reg[15] ;
  input [14:0]d1_raw;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire adc_strb_4;
  wire avg_binning1_n_0;
  wire avg_binning1_n_1;
  wire avg_binning1_n_10;
  wire avg_binning1_n_11;
  wire avg_binning1_n_12;
  wire avg_binning1_n_16;
  wire avg_binning1_n_17;
  wire avg_binning1_n_18;
  wire avg_binning1_n_19;
  wire avg_binning1_n_2;
  wire avg_binning1_n_20;
  wire avg_binning1_n_21;
  wire avg_binning1_n_22;
  wire avg_binning1_n_23;
  wire avg_binning1_n_24;
  wire avg_binning1_n_25;
  wire avg_binning1_n_26;
  wire avg_binning1_n_27;
  wire avg_binning1_n_28;
  wire avg_binning1_n_29;
  wire avg_binning1_n_3;
  wire avg_binning1_n_30;
  wire avg_binning1_n_31;
  wire avg_binning1_n_32;
  wire avg_binning1_n_33;
  wire avg_binning1_n_34;
  wire avg_binning1_n_35;
  wire avg_binning1_n_4;
  wire avg_binning1_n_5;
  wire avg_binning1_n_6;
  wire avg_binning1_n_7;
  wire avg_binning1_n_8;
  wire avg_binning1_n_9;
  wire [14:0]d1_raw;
  wire \d[4][0]_i_1__0_n_0 ;
  wire \d[4][10]_i_1__0_n_0 ;
  wire \d[4][11]_i_1__0_n_0 ;
  wire \d[4][12]_i_1__0_n_0 ;
  wire \d[4][1]_i_1__0_n_0 ;
  wire \d[4][2]_i_1__0_n_0 ;
  wire \d[4][3]_i_1__0_n_0 ;
  wire \d[4][4]_i_1__0_n_0 ;
  wire \d[4][5]_i_1__0_n_0 ;
  wire \d[4][6]_i_1__0_n_0 ;
  wire \d[4][7]_i_1__0_n_0 ;
  wire \d[4][8]_i_1__0_n_0 ;
  wire \d[4][9]_i_1__0_n_0 ;
  wire \d_acc_reg[15] ;
  wire [15:0]d_round;
  wire filter_rst;
  wire \genblk1[0].fifo_departure_inst_i_23_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_3_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_4_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_4_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_4_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_4_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_5_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_5_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_5_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_5_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_6_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_6_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_6_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_6_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_7_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_7_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_7_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_7_n_3 ;
  wire ifclk_out_OBUF_BUFG;
  wire m_filter1_n_0;
  wire m_filter1_n_1;
  wire m_filter1_n_10;
  wire m_filter1_n_11;
  wire m_filter1_n_12;
  wire m_filter1_n_13;
  wire m_filter1_n_14;
  wire m_filter1_n_15;
  wire m_filter1_n_16;
  wire m_filter1_n_2;
  wire m_filter1_n_3;
  wire m_filter1_n_4;
  wire m_filter1_n_5;
  wire m_filter1_n_6;
  wire m_filter1_n_7;
  wire m_filter1_n_8;
  wire m_filter1_n_9;
  wire strb_reg;
  wire [0:0]trigged_i_192_0;
  wire trigged_i_192_n_0;
  wire trigged_i_193_n_0;
  wire trigged_i_194_n_0;
  wire trigged_i_195_n_0;
  wire [1:0]trigged_i_196_0;
  wire trigged_i_196_n_0;
  wire trigged_i_197_n_0;
  wire trigged_i_198_n_0;
  wire trigged_i_199_n_0;
  wire [1:0]trigged_i_200_0;
  wire trigged_i_200_n_0;
  wire trigged_i_228_n_0;
  wire trigged_i_229_n_0;
  wire trigged_i_230_n_0;
  wire trigged_i_231_n_0;
  wire [0:0]trigged_i_232_0;
  wire trigged_i_232_n_0;
  wire [0:0]trigged_i_42;
  wire trigged_reg_i_111_n_0;
  wire trigged_reg_i_111_n_1;
  wire trigged_reg_i_111_n_2;
  wire trigged_reg_i_111_n_3;
  wire trigged_reg_i_111_n_4;
  wire trigged_reg_i_111_n_6;
  wire trigged_reg_i_114_n_0;
  wire trigged_reg_i_114_n_1;
  wire trigged_reg_i_114_n_2;
  wire trigged_reg_i_114_n_3;
  wire trigged_reg_i_114_n_4;
  wire trigged_reg_i_114_n_6;
  wire trigged_reg_i_184_n_0;
  wire trigged_reg_i_184_n_1;
  wire trigged_reg_i_184_n_2;
  wire trigged_reg_i_184_n_3;
  wire trigged_reg_i_184_n_4;
  wire trigged_reg_i_184_n_6;
  wire trigged_reg_i_184_n_7;
  wire trigged_reg_i_34;
  wire trigged_reg_i_34_0;
  wire trigged_reg_i_34_1;
  wire trigged_reg_i_34_2;
  wire trigged_reg_i_34_3;
  wire trigged_reg_i_34_4;
  wire trigged_reg_i_34_5;
  wire trigged_reg_i_34_6;
  wire trigged_reg_i_34_7;
  wire trigged_reg_i_34_8;
  wire trigged_reg_i_6;
  wire trigged_reg_i_6_0;
  wire trigged_reg_i_6_1;
  wire trigged_reg_i_6_2;
  wire trigged_reg_i_6_3;
  wire trigged_reg_i_6_4;
  wire trigged_reg_i_6_5;
  wire trigged_reg_i_6_6;
  wire trigged_reg_i_6_7;
  wire trigged_reg_i_6_8;
  wire trigged_reg_i_6_9;
  wire [3:1]\NLW_genblk1[0].fifo_departure_inst_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_genblk1[0].fifo_departure_inst_i_3_O_UNCONNECTED ;
  wire [1:0]\NLW_genblk1[0].fifo_departure_inst_i_7_O_UNCONNECTED ;

  avg64_binning__parameterized0 avg_binning1
       (.CO(trigged_reg_i_111_n_0),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .E(E),
        .O({trigged_reg_i_184_n_4,trigged_i_232_0,trigged_reg_i_184_n_6,trigged_reg_i_184_n_7}),
        .Q(Q),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .adc_strb_4(adc_strb_4),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[11]_1 ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[12]_0 (avg_binning1_n_12),
        .\d_acc_reg[13]_0 (avg_binning1_n_16),
        .\d_acc_reg[14]_0 (avg_binning1_n_17),
        .\d_acc_reg[15]_0 ({m_filter1_n_3,m_filter1_n_4}),
        .\d_acc_reg[15]_1 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\d_acc_reg[15]_2 (\d_acc_reg[15] ),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .\d_acc_reg[7]_1 ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_out_reg[19]_0 ({avg_binning1_n_18,avg_binning1_n_19,avg_binning1_n_20,avg_binning1_n_21,avg_binning1_n_22,avg_binning1_n_23,avg_binning1_n_24,avg_binning1_n_25,avg_binning1_n_26,avg_binning1_n_27,avg_binning1_n_28,avg_binning1_n_29,avg_binning1_n_30,avg_binning1_n_31,avg_binning1_n_32,avg_binning1_n_33,avg_binning1_n_34,avg_binning1_n_35}),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg_0(strb_reg),
        .trigged_i_116(trigged_i_192_n_0),
        .trigged_i_192(trigged_i_192_0),
        .trigged_i_42_0(trigged_i_42),
        .trigged_reg_i_34_0(trigged_reg_i_34),
        .trigged_reg_i_34_1(trigged_reg_i_34_0),
        .trigged_reg_i_34_2(trigged_reg_i_34_1),
        .trigged_reg_i_34_3(trigged_reg_i_34_2),
        .trigged_reg_i_34_4(trigged_reg_i_34_3),
        .trigged_reg_i_34_5(trigged_reg_i_34_4),
        .trigged_reg_i_34_6(trigged_reg_i_34_5),
        .trigged_reg_i_34_7(trigged_reg_i_34_6),
        .trigged_reg_i_34_8(trigged_reg_i_34_7),
        .trigged_reg_i_34_9(trigged_reg_i_34_8),
        .trigged_reg_i_6_0({trigged_reg_i_114_n_4,trigged_i_200_0[1],trigged_reg_i_114_n_6,trigged_i_200_0[0]}),
        .trigged_reg_i_6_1(trigged_reg_i_6),
        .trigged_reg_i_6_10(trigged_reg_i_6_7),
        .trigged_reg_i_6_11(trigged_reg_i_6_8),
        .trigged_reg_i_6_12(trigged_reg_i_6_9),
        .trigged_reg_i_6_2(trigged_reg_i_6_0),
        .trigged_reg_i_6_3(trigged_reg_i_6_1),
        .trigged_reg_i_6_4({trigged_reg_i_111_n_4,trigged_i_196_0[1],trigged_reg_i_111_n_6,trigged_i_196_0[0]}),
        .trigged_reg_i_6_5(trigged_reg_i_6_2),
        .trigged_reg_i_6_6(trigged_reg_i_6_3),
        .trigged_reg_i_6_7(trigged_reg_i_6_4),
        .trigged_reg_i_6_8(trigged_reg_i_6_5),
        .trigged_reg_i_6_9(trigged_reg_i_6_6));
  LUT2 #(
    .INIT(4'hE)) 
    \d[4][0]_i_1__0 
       (.I0(d1_raw[14]),
        .I1(d1_raw[0]),
        .O(\d[4][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][10]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[10]),
        .O(\d[4][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][11]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[11]),
        .O(\d[4][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][12]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[12]),
        .O(\d[4][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][1]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[1]),
        .O(\d[4][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][2]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[2]),
        .O(\d[4][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][3]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[3]),
        .O(\d[4][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][4]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[4]),
        .O(\d[4][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][5]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[5]),
        .O(\d[4][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][6]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[6]),
        .O(\d[4][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][7]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[7]),
        .O(\d[4][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][8]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[8]),
        .O(\d[4][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][9]_i_1__0 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[9]),
        .O(\d[4][9]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].fifo_departure_inst_i_23 
       (.I0(avg_binning1_n_34),
        .O(\genblk1[0].fifo_departure_inst_i_23_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_3 
       (.CI(\genblk1[0].fifo_departure_inst_i_4_n_0 ),
        .CO({\NLW_genblk1[0].fifo_departure_inst_i_3_CO_UNCONNECTED [3:1],\genblk1[0].fifo_departure_inst_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_genblk1[0].fifo_departure_inst_i_3_O_UNCONNECTED [3:2],d_round[15:14]}),
        .S({1'b0,1'b0,avg_binning1_n_18,avg_binning1_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_4 
       (.CI(\genblk1[0].fifo_departure_inst_i_5_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_4_n_0 ,\genblk1[0].fifo_departure_inst_i_4_n_1 ,\genblk1[0].fifo_departure_inst_i_4_n_2 ,\genblk1[0].fifo_departure_inst_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[13:10]),
        .S({avg_binning1_n_20,avg_binning1_n_21,avg_binning1_n_22,avg_binning1_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_5 
       (.CI(\genblk1[0].fifo_departure_inst_i_6_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_5_n_0 ,\genblk1[0].fifo_departure_inst_i_5_n_1 ,\genblk1[0].fifo_departure_inst_i_5_n_2 ,\genblk1[0].fifo_departure_inst_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[9:6]),
        .S({avg_binning1_n_24,avg_binning1_n_25,avg_binning1_n_26,avg_binning1_n_27}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_6 
       (.CI(\genblk1[0].fifo_departure_inst_i_7_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_6_n_0 ,\genblk1[0].fifo_departure_inst_i_6_n_1 ,\genblk1[0].fifo_departure_inst_i_6_n_2 ,\genblk1[0].fifo_departure_inst_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[5:2]),
        .S({avg_binning1_n_28,avg_binning1_n_29,avg_binning1_n_30,avg_binning1_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_7 
       (.CI(1'b0),
        .CO({\genblk1[0].fifo_departure_inst_i_7_n_0 ,\genblk1[0].fifo_departure_inst_i_7_n_1 ,\genblk1[0].fifo_departure_inst_i_7_n_2 ,\genblk1[0].fifo_departure_inst_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,avg_binning1_n_34,1'b0}),
        .O({d_round[1:0],\NLW_genblk1[0].fifo_departure_inst_i_7_O_UNCONNECTED [1:0]}),
        .S({avg_binning1_n_32,avg_binning1_n_33,\genblk1[0].fifo_departure_inst_i_23_n_0 ,avg_binning1_n_35}));
  median_filter m_filter1
       (.D({d1_raw[13],\d[4][12]_i_1__0_n_0 ,\d[4][11]_i_1__0_n_0 ,\d[4][10]_i_1__0_n_0 ,\d[4][9]_i_1__0_n_0 ,\d[4][8]_i_1__0_n_0 ,\d[4][7]_i_1__0_n_0 ,\d[4][6]_i_1__0_n_0 ,\d[4][5]_i_1__0_n_0 ,\d[4][4]_i_1__0_n_0 ,\d[4][3]_i_1__0_n_0 ,\d[4][2]_i_1__0_n_0 ,\d[4][1]_i_1__0_n_0 ,\d[4][0]_i_1__0_n_0 }),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .\d_acc_reg[11] ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[15] (avg_binning1_n_17),
        .\d_acc_reg[15]_0 (avg_binning1_n_12),
        .\d_acc_reg[15]_1 (avg_binning1_n_16),
        .\d_acc_reg[7] ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .\pipeline1_reg[3][13]_0 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\pipeline1_reg[3][13]_1 ({m_filter1_n_3,m_filter1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_192
       (.I0(d_round[13]),
        .O(trigged_i_192_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_193
       (.I0(d_round[12]),
        .O(trigged_i_193_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_194
       (.I0(d_round[11]),
        .O(trigged_i_194_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_195
       (.I0(d_round[10]),
        .O(trigged_i_195_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_196
       (.I0(d_round[9]),
        .O(trigged_i_196_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_197
       (.I0(d_round[8]),
        .O(trigged_i_197_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_198
       (.I0(d_round[7]),
        .O(trigged_i_198_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_199
       (.I0(d_round[6]),
        .O(trigged_i_199_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_200
       (.I0(d_round[5]),
        .O(trigged_i_200_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_228
       (.I0(d_round[0]),
        .O(trigged_i_228_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_229
       (.I0(d_round[4]),
        .O(trigged_i_229_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_230
       (.I0(d_round[3]),
        .O(trigged_i_230_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_231
       (.I0(d_round[2]),
        .O(trigged_i_231_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_232
       (.I0(d_round[1]),
        .O(trigged_i_232_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_111
       (.CI(trigged_reg_i_114_n_0),
        .CO({trigged_reg_i_111_n_0,trigged_reg_i_111_n_1,trigged_reg_i_111_n_2,trigged_reg_i_111_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_111_n_4,trigged_i_196_0[1],trigged_reg_i_111_n_6,trigged_i_196_0[0]}),
        .S({trigged_i_193_n_0,trigged_i_194_n_0,trigged_i_195_n_0,trigged_i_196_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_114
       (.CI(trigged_reg_i_184_n_0),
        .CO({trigged_reg_i_114_n_0,trigged_reg_i_114_n_1,trigged_reg_i_114_n_2,trigged_reg_i_114_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_114_n_4,trigged_i_200_0[1],trigged_reg_i_114_n_6,trigged_i_200_0[0]}),
        .S({trigged_i_197_n_0,trigged_i_198_n_0,trigged_i_199_n_0,trigged_i_200_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_184
       (.CI(1'b0),
        .CO({trigged_reg_i_184_n_0,trigged_reg_i_184_n_1,trigged_reg_i_184_n_2,trigged_reg_i_184_n_3}),
        .CYINIT(trigged_i_228_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_184_n_4,trigged_i_232_0,trigged_reg_i_184_n_6,trigged_reg_i_184_n_7}),
        .S({trigged_i_229_n_0,trigged_i_230_n_0,trigged_i_231_n_0,trigged_i_232_n_0}));
endmodule

(* ORIG_REF_NAME = "adc_filter" *) 
module adc_filter__parameterized0_20
   (adc_strb_2,
    trigged_i_156_0,
    CO,
    d_round,
    filter_rst,
    strb_reg,
    ifclk_out_OBUF_BUFG,
    Q,
    trigged_reg_i_16,
    trigged_reg_i_16_0,
    trigged_reg_i_16_1,
    trigged_reg_i_16_2,
    trigged_reg_i_16_3,
    trigged_reg_i_16_4,
    trigged_reg_i_16_5,
    trigged_reg_i_16_6,
    trigged_reg_i_16_7,
    trigged_reg_i_16_8,
    trigged_reg_i_4,
    trigged_reg_i_4_0,
    trigged_reg_i_4_1,
    trigged_reg_i_4_2,
    trigged_reg_i_4_3,
    trigged_reg_i_4_4,
    trigged_reg_i_4_5,
    trigged_reg_i_4_6,
    trigged_reg_i_4_7,
    trigged_reg_i_4_8,
    trigged_reg_i_4_9,
    \d_acc_reg[15] ,
    d1_raw,
    E);
  output adc_strb_2;
  output [5:0]trigged_i_156_0;
  output [0:0]CO;
  output [15:0]d_round;
  input filter_rst;
  input strb_reg;
  input ifclk_out_OBUF_BUFG;
  input [0:0]Q;
  input trigged_reg_i_16;
  input trigged_reg_i_16_0;
  input trigged_reg_i_16_1;
  input trigged_reg_i_16_2;
  input trigged_reg_i_16_3;
  input trigged_reg_i_16_4;
  input trigged_reg_i_16_5;
  input trigged_reg_i_16_6;
  input trigged_reg_i_16_7;
  input trigged_reg_i_16_8;
  input trigged_reg_i_4;
  input trigged_reg_i_4_0;
  input trigged_reg_i_4_1;
  input trigged_reg_i_4_2;
  input trigged_reg_i_4_3;
  input trigged_reg_i_4_4;
  input trigged_reg_i_4_5;
  input trigged_reg_i_4_6;
  input trigged_reg_i_4_7;
  input trigged_reg_i_4_8;
  input trigged_reg_i_4_9;
  input \d_acc_reg[15] ;
  input [14:0]d1_raw;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire adc_strb_2;
  wire avg_binning1_n_0;
  wire avg_binning1_n_1;
  wire avg_binning1_n_10;
  wire avg_binning1_n_11;
  wire avg_binning1_n_12;
  wire avg_binning1_n_16;
  wire avg_binning1_n_17;
  wire avg_binning1_n_18;
  wire avg_binning1_n_19;
  wire avg_binning1_n_2;
  wire avg_binning1_n_20;
  wire avg_binning1_n_21;
  wire avg_binning1_n_22;
  wire avg_binning1_n_23;
  wire avg_binning1_n_24;
  wire avg_binning1_n_25;
  wire avg_binning1_n_26;
  wire avg_binning1_n_27;
  wire avg_binning1_n_28;
  wire avg_binning1_n_29;
  wire avg_binning1_n_3;
  wire avg_binning1_n_30;
  wire avg_binning1_n_31;
  wire avg_binning1_n_32;
  wire avg_binning1_n_33;
  wire avg_binning1_n_34;
  wire avg_binning1_n_35;
  wire avg_binning1_n_4;
  wire avg_binning1_n_5;
  wire avg_binning1_n_6;
  wire avg_binning1_n_7;
  wire avg_binning1_n_8;
  wire avg_binning1_n_9;
  wire [14:0]d1_raw;
  wire \d[4][0]_i_1_n_0 ;
  wire \d[4][10]_i_1_n_0 ;
  wire \d[4][11]_i_1_n_0 ;
  wire \d[4][12]_i_1_n_0 ;
  wire \d[4][1]_i_1_n_0 ;
  wire \d[4][2]_i_1_n_0 ;
  wire \d[4][3]_i_1_n_0 ;
  wire \d[4][4]_i_1_n_0 ;
  wire \d[4][5]_i_1_n_0 ;
  wire \d[4][6]_i_1_n_0 ;
  wire \d[4][7]_i_1_n_0 ;
  wire \d[4][8]_i_1_n_0 ;
  wire \d[4][9]_i_1_n_0 ;
  wire \d_acc_reg[15] ;
  wire [15:0]d_round;
  wire filter_rst;
  wire \genblk1[0].fifo_departure_inst_i_13_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_14_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_14_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_14_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_14_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_15_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_15_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_15_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_15_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_16_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_16_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_16_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_16_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_17_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_17_n_1 ;
  wire \genblk1[0].fifo_departure_inst_i_17_n_2 ;
  wire \genblk1[0].fifo_departure_inst_i_17_n_3 ;
  wire \genblk1[0].fifo_departure_inst_i_25_n_0 ;
  wire ifclk_out_OBUF_BUFG;
  wire m_filter1_n_0;
  wire m_filter1_n_1;
  wire m_filter1_n_10;
  wire m_filter1_n_11;
  wire m_filter1_n_12;
  wire m_filter1_n_13;
  wire m_filter1_n_14;
  wire m_filter1_n_15;
  wire m_filter1_n_16;
  wire m_filter1_n_2;
  wire m_filter1_n_3;
  wire m_filter1_n_4;
  wire m_filter1_n_5;
  wire m_filter1_n_6;
  wire m_filter1_n_7;
  wire m_filter1_n_8;
  wire m_filter1_n_9;
  wire [12:1]\simple_trigger/out0 ;
  wire [13:0]\simple_trigger/p_0_in ;
  wire strb_reg;
  wire [5:0]trigged_i_156_0;
  wire trigged_reg_i_148_n_0;
  wire trigged_reg_i_148_n_1;
  wire trigged_reg_i_148_n_2;
  wire trigged_reg_i_148_n_3;
  wire trigged_reg_i_16;
  wire trigged_reg_i_16_0;
  wire trigged_reg_i_16_1;
  wire trigged_reg_i_16_2;
  wire trigged_reg_i_16_3;
  wire trigged_reg_i_16_4;
  wire trigged_reg_i_16_5;
  wire trigged_reg_i_16_6;
  wire trigged_reg_i_16_7;
  wire trigged_reg_i_16_8;
  wire trigged_reg_i_4;
  wire trigged_reg_i_4_0;
  wire trigged_reg_i_4_1;
  wire trigged_reg_i_4_2;
  wire trigged_reg_i_4_3;
  wire trigged_reg_i_4_4;
  wire trigged_reg_i_4_5;
  wire trigged_reg_i_4_6;
  wire trigged_reg_i_4_7;
  wire trigged_reg_i_4_8;
  wire trigged_reg_i_4_9;
  wire trigged_reg_i_77_n_0;
  wire trigged_reg_i_77_n_1;
  wire trigged_reg_i_77_n_2;
  wire trigged_reg_i_77_n_3;
  wire trigged_reg_i_80_n_0;
  wire trigged_reg_i_80_n_1;
  wire trigged_reg_i_80_n_2;
  wire trigged_reg_i_80_n_3;
  wire [3:1]\NLW_genblk1[0].fifo_departure_inst_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_genblk1[0].fifo_departure_inst_i_13_O_UNCONNECTED ;
  wire [1:0]\NLW_genblk1[0].fifo_departure_inst_i_17_O_UNCONNECTED ;

  avg64_binning__parameterized0_21 avg_binning1
       (.CO(trigged_reg_i_77_n_0),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .E(E),
        .Q(Q),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .adc_strb_2(adc_strb_2),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[11]_1 ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[12]_0 (avg_binning1_n_12),
        .\d_acc_reg[13]_0 (avg_binning1_n_16),
        .\d_acc_reg[14]_0 (avg_binning1_n_17),
        .\d_acc_reg[15]_0 ({m_filter1_n_3,m_filter1_n_4}),
        .\d_acc_reg[15]_1 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\d_acc_reg[15]_2 (\d_acc_reg[15] ),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .\d_acc_reg[7]_1 ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_out_reg[19]_0 ({avg_binning1_n_18,avg_binning1_n_19,avg_binning1_n_20,avg_binning1_n_21,avg_binning1_n_22,avg_binning1_n_23,avg_binning1_n_24,avg_binning1_n_25,avg_binning1_n_26,avg_binning1_n_27,avg_binning1_n_28,avg_binning1_n_29,avg_binning1_n_30,avg_binning1_n_31,avg_binning1_n_32,avg_binning1_n_33,avg_binning1_n_34,avg_binning1_n_35}),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg_0(strb_reg),
        .trigged_i_156(trigged_i_156_0[5]),
        .trigged_i_19_0(trigged_i_156_0[4:0]),
        .trigged_i_24_0(CO),
        .trigged_i_82(\simple_trigger/p_0_in [13]),
        .trigged_reg_i_16_0(trigged_reg_i_16),
        .trigged_reg_i_16_1(trigged_reg_i_16_0),
        .trigged_reg_i_16_2(trigged_reg_i_16_1),
        .trigged_reg_i_16_3(trigged_reg_i_16_2),
        .trigged_reg_i_16_4(trigged_reg_i_16_3),
        .trigged_reg_i_16_5(trigged_reg_i_16_4),
        .trigged_reg_i_16_6(trigged_reg_i_16_5),
        .trigged_reg_i_16_7(trigged_reg_i_16_6),
        .trigged_reg_i_16_8(trigged_reg_i_16_7),
        .trigged_reg_i_16_9(trigged_reg_i_16_8),
        .trigged_reg_i_4_0({\simple_trigger/out0 [12],\simple_trigger/out0 [10],\simple_trigger/out0 [8],\simple_trigger/out0 [6],\simple_trigger/out0 [4],\simple_trigger/out0 [2:1]}),
        .trigged_reg_i_4_1(trigged_reg_i_4),
        .trigged_reg_i_4_10(trigged_reg_i_4_8),
        .trigged_reg_i_4_11(trigged_reg_i_4_9),
        .trigged_reg_i_4_2(trigged_reg_i_4_0),
        .trigged_reg_i_4_3(trigged_reg_i_4_1),
        .trigged_reg_i_4_4(trigged_reg_i_4_2),
        .trigged_reg_i_4_5(trigged_reg_i_4_3),
        .trigged_reg_i_4_6(trigged_reg_i_4_4),
        .trigged_reg_i_4_7(trigged_reg_i_4_5),
        .trigged_reg_i_4_8(trigged_reg_i_4_6),
        .trigged_reg_i_4_9(trigged_reg_i_4_7));
  LUT2 #(
    .INIT(4'hE)) 
    \d[4][0]_i_1 
       (.I0(d1_raw[14]),
        .I1(d1_raw[0]),
        .O(\d[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][10]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[10]),
        .O(\d[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][11]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[11]),
        .O(\d[4][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][12]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[12]),
        .O(\d[4][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][1]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[1]),
        .O(\d[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][2]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[2]),
        .O(\d[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][3]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[3]),
        .O(\d[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][4]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[4]),
        .O(\d[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][5]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[5]),
        .O(\d[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][6]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[6]),
        .O(\d[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][7]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[7]),
        .O(\d[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][8]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[8]),
        .O(\d[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \d[4][9]_i_1 
       (.I0(d1_raw[13]),
        .I1(d1_raw[14]),
        .I2(d1_raw[9]),
        .O(\d[4][9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_13 
       (.CI(\genblk1[0].fifo_departure_inst_i_14_n_0 ),
        .CO({\NLW_genblk1[0].fifo_departure_inst_i_13_CO_UNCONNECTED [3:1],\genblk1[0].fifo_departure_inst_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_genblk1[0].fifo_departure_inst_i_13_O_UNCONNECTED [3:2],d_round[15:14]}),
        .S({1'b0,1'b0,avg_binning1_n_18,avg_binning1_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_14 
       (.CI(\genblk1[0].fifo_departure_inst_i_15_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_14_n_0 ,\genblk1[0].fifo_departure_inst_i_14_n_1 ,\genblk1[0].fifo_departure_inst_i_14_n_2 ,\genblk1[0].fifo_departure_inst_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[13:10]),
        .S({avg_binning1_n_20,avg_binning1_n_21,avg_binning1_n_22,avg_binning1_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_15 
       (.CI(\genblk1[0].fifo_departure_inst_i_16_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_15_n_0 ,\genblk1[0].fifo_departure_inst_i_15_n_1 ,\genblk1[0].fifo_departure_inst_i_15_n_2 ,\genblk1[0].fifo_departure_inst_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[9:6]),
        .S({avg_binning1_n_24,avg_binning1_n_25,avg_binning1_n_26,avg_binning1_n_27}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_16 
       (.CI(\genblk1[0].fifo_departure_inst_i_17_n_0 ),
        .CO({\genblk1[0].fifo_departure_inst_i_16_n_0 ,\genblk1[0].fifo_departure_inst_i_16_n_1 ,\genblk1[0].fifo_departure_inst_i_16_n_2 ,\genblk1[0].fifo_departure_inst_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(d_round[5:2]),
        .S({avg_binning1_n_28,avg_binning1_n_29,avg_binning1_n_30,avg_binning1_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \genblk1[0].fifo_departure_inst_i_17 
       (.CI(1'b0),
        .CO({\genblk1[0].fifo_departure_inst_i_17_n_0 ,\genblk1[0].fifo_departure_inst_i_17_n_1 ,\genblk1[0].fifo_departure_inst_i_17_n_2 ,\genblk1[0].fifo_departure_inst_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,avg_binning1_n_34,1'b0}),
        .O({d_round[1:0],\NLW_genblk1[0].fifo_departure_inst_i_17_O_UNCONNECTED [1:0]}),
        .S({avg_binning1_n_32,avg_binning1_n_33,\genblk1[0].fifo_departure_inst_i_25_n_0 ,avg_binning1_n_35}));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].fifo_departure_inst_i_25 
       (.I0(avg_binning1_n_34),
        .O(\genblk1[0].fifo_departure_inst_i_25_n_0 ));
  median_filter_22 m_filter1
       (.D({d1_raw[13],\d[4][12]_i_1_n_0 ,\d[4][11]_i_1_n_0 ,\d[4][10]_i_1_n_0 ,\d[4][9]_i_1_n_0 ,\d[4][8]_i_1_n_0 ,\d[4][7]_i_1_n_0 ,\d[4][6]_i_1_n_0 ,\d[4][5]_i_1_n_0 ,\d[4][4]_i_1_n_0 ,\d[4][3]_i_1_n_0 ,\d[4][2]_i_1_n_0 ,\d[4][1]_i_1_n_0 ,\d[4][0]_i_1_n_0 }),
        .DI({avg_binning1_n_0,avg_binning1_n_1,avg_binning1_n_2,avg_binning1_n_3}),
        .S({m_filter1_n_5,m_filter1_n_6,m_filter1_n_7,m_filter1_n_8}),
        .\d_acc_reg[11] ({m_filter1_n_13,m_filter1_n_14,m_filter1_n_15,m_filter1_n_16}),
        .\d_acc_reg[11]_0 ({avg_binning1_n_8,avg_binning1_n_9,avg_binning1_n_10,avg_binning1_n_11}),
        .\d_acc_reg[15] (avg_binning1_n_17),
        .\d_acc_reg[15]_0 (avg_binning1_n_12),
        .\d_acc_reg[15]_1 (avg_binning1_n_16),
        .\d_acc_reg[7] ({m_filter1_n_9,m_filter1_n_10,m_filter1_n_11,m_filter1_n_12}),
        .\d_acc_reg[7]_0 ({avg_binning1_n_4,avg_binning1_n_5,avg_binning1_n_6,avg_binning1_n_7}),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .\pipeline1_reg[3][13]_0 ({m_filter1_n_0,m_filter1_n_1,m_filter1_n_2}),
        .\pipeline1_reg[3][13]_1 ({m_filter1_n_3,m_filter1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_156
       (.I0(d_round[13]),
        .O(\simple_trigger/p_0_in [13]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_157
       (.I0(d_round[12]),
        .O(\simple_trigger/p_0_in [12]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_158
       (.I0(d_round[11]),
        .O(\simple_trigger/p_0_in [11]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_159
       (.I0(d_round[10]),
        .O(\simple_trigger/p_0_in [10]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_160
       (.I0(d_round[9]),
        .O(\simple_trigger/p_0_in [9]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_161
       (.I0(d_round[8]),
        .O(\simple_trigger/p_0_in [8]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_162
       (.I0(d_round[7]),
        .O(\simple_trigger/p_0_in [7]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_163
       (.I0(d_round[6]),
        .O(\simple_trigger/p_0_in [6]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_164
       (.I0(d_round[5]),
        .O(\simple_trigger/p_0_in [5]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_218
       (.I0(d_round[0]),
        .O(\simple_trigger/p_0_in [0]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_219
       (.I0(d_round[4]),
        .O(\simple_trigger/p_0_in [4]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_220
       (.I0(d_round[3]),
        .O(\simple_trigger/p_0_in [3]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_221
       (.I0(d_round[2]),
        .O(\simple_trigger/p_0_in [2]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_222
       (.I0(d_round[1]),
        .O(\simple_trigger/p_0_in [1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_148
       (.CI(1'b0),
        .CO({trigged_reg_i_148_n_0,trigged_reg_i_148_n_1,trigged_reg_i_148_n_2,trigged_reg_i_148_n_3}),
        .CYINIT(\simple_trigger/p_0_in [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\simple_trigger/out0 [4],trigged_i_156_0[0],\simple_trigger/out0 [2:1]}),
        .S(\simple_trigger/p_0_in [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_77
       (.CI(trigged_reg_i_80_n_0),
        .CO({trigged_reg_i_77_n_0,trigged_reg_i_77_n_1,trigged_reg_i_77_n_2,trigged_reg_i_77_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\simple_trigger/out0 [12],trigged_i_156_0[4],\simple_trigger/out0 [10],trigged_i_156_0[3]}),
        .S(\simple_trigger/p_0_in [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_80
       (.CI(trigged_reg_i_148_n_0),
        .CO({trigged_reg_i_80_n_0,trigged_reg_i_80_n_1,trigged_reg_i_80_n_2,trigged_reg_i_80_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\simple_trigger/out0 [8],trigged_i_156_0[2],\simple_trigger/out0 [6],trigged_i_156_0[1]}),
        .S(\simple_trigger/p_0_in [8:5]));
endmodule

module adc_interface
   (trigged_i_156,
    CO,
    O,
    trigged_i_182,
    trigged_i_178,
    trigged_i_174,
    trigged_i_33,
    d_round,
    \d_out_reg[19] ,
    adc_strb_1,
    adc_strb_2,
    Q,
    trigged_reg_i_25,
    trigged_reg_i_25_0,
    trigged_reg_i_16,
    trigged_reg_i_25_1,
    trigged_reg_i_25_2,
    trigged_reg_i_16_0,
    trigged_reg_i_25_3,
    trigged_reg_i_25_4,
    trigged_reg_i_16_1,
    trigged_reg_i_25_5,
    trigged_reg_i_5,
    trigged_reg_i_4,
    trigged_reg_i_5_0,
    trigged_reg_i_5_1,
    trigged_reg_i_4_0,
    trigged_reg_i_5_2,
    trigged_reg_i_5_3,
    trigged_reg_i_4_1,
    trigged_reg_i_5_4,
    trigged_reg_i_5_5,
    trigged_reg_i_5_6,
    trigged_reg_i_25_6,
    trigged_reg_i_25_7,
    trigged_reg_i_25_8,
    trigged_reg_i_5_7,
    trigged_reg_i_5_8,
    trigged_reg_i_5_9,
    ifclk_out_OBUF_BUFG,
    d_in,
    rst,
    overflow,
    filter_rst);
  output [5:0]trigged_i_156;
  output [0:0]CO;
  output [0:0]O;
  output [1:0]trigged_i_182;
  output [1:0]trigged_i_178;
  output [0:0]trigged_i_174;
  output [0:0]trigged_i_33;
  output [15:0]d_round;
  output [15:0]\d_out_reg[19] ;
  output adc_strb_1;
  output adc_strb_2;
  input [0:0]Q;
  input trigged_reg_i_25;
  input trigged_reg_i_25_0;
  input trigged_reg_i_16;
  input trigged_reg_i_25_1;
  input trigged_reg_i_25_2;
  input trigged_reg_i_16_0;
  input trigged_reg_i_25_3;
  input trigged_reg_i_25_4;
  input trigged_reg_i_16_1;
  input trigged_reg_i_25_5;
  input trigged_reg_i_5;
  input trigged_reg_i_4;
  input trigged_reg_i_5_0;
  input trigged_reg_i_5_1;
  input trigged_reg_i_4_0;
  input trigged_reg_i_5_2;
  input trigged_reg_i_5_3;
  input trigged_reg_i_4_1;
  input trigged_reg_i_5_4;
  input trigged_reg_i_5_5;
  input trigged_reg_i_5_6;
  input trigged_reg_i_25_6;
  input trigged_reg_i_25_7;
  input trigged_reg_i_25_8;
  input trigged_reg_i_5_7;
  input trigged_reg_i_5_8;
  input trigged_reg_i_5_9;
  input ifclk_out_OBUF_BUFG;
  input [13:0]d_in;
  input rst;
  input overflow;
  input filter_rst;

  wire [0:0]CO;
  wire [0:0]O;
  wire [0:0]Q;
  wire adc_strb_1;
  wire adc_strb_2;
  wire [14:0]d0_raw;
  wire [14:0]d1_raw;
  wire [13:0]d_in;
  wire [15:0]\d_out_reg[19] ;
  wire [15:0]d_round;
  wire filter1_n_24;
  wire filter1_n_25;
  wire filter1_n_26;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire overflow;
  wire rst;
  wire [5:0]trigged_i_156;
  wire [0:0]trigged_i_174;
  wire [1:0]trigged_i_178;
  wire [1:0]trigged_i_182;
  wire [0:0]trigged_i_33;
  wire trigged_reg_i_16;
  wire trigged_reg_i_16_0;
  wire trigged_reg_i_16_1;
  wire trigged_reg_i_25;
  wire trigged_reg_i_25_0;
  wire trigged_reg_i_25_1;
  wire trigged_reg_i_25_2;
  wire trigged_reg_i_25_3;
  wire trigged_reg_i_25_4;
  wire trigged_reg_i_25_5;
  wire trigged_reg_i_25_6;
  wire trigged_reg_i_25_7;
  wire trigged_reg_i_25_8;
  wire trigged_reg_i_4;
  wire trigged_reg_i_4_0;
  wire trigged_reg_i_4_1;
  wire trigged_reg_i_5;
  wire trigged_reg_i_5_0;
  wire trigged_reg_i_5_1;
  wire trigged_reg_i_5_2;
  wire trigged_reg_i_5_3;
  wire trigged_reg_i_5_4;
  wire trigged_reg_i_5_5;
  wire trigged_reg_i_5_6;
  wire trigged_reg_i_5_7;
  wire trigged_reg_i_5_8;
  wire trigged_reg_i_5_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    IDDR_inst
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(overflow),
        .Q1(d0_raw[14]),
        .Q2(d1_raw[14]),
        .R(rst),
        .S(1'b0));
  adc_filter_19 filter1
       (.E(filter1_n_25),
        .O(O),
        .Q(Q),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .\counter_q_reg[5] (filter1_n_24),
        .d0_raw(d0_raw),
        .d_round(\d_out_reg[19] ),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg(filter1_n_26),
        .trigged_i_174_0(trigged_i_174),
        .trigged_i_178_0(trigged_i_178),
        .trigged_i_182_0(trigged_i_182),
        .trigged_i_33(trigged_i_33),
        .trigged_reg_i_25(trigged_reg_i_25),
        .trigged_reg_i_25_0(trigged_reg_i_25_0),
        .trigged_reg_i_25_1(trigged_reg_i_25_6),
        .trigged_reg_i_25_2(trigged_reg_i_25_1),
        .trigged_reg_i_25_3(trigged_reg_i_25_2),
        .trigged_reg_i_25_4(trigged_reg_i_25_7),
        .trigged_reg_i_25_5(trigged_reg_i_25_3),
        .trigged_reg_i_25_6(trigged_reg_i_25_4),
        .trigged_reg_i_25_7(trigged_reg_i_25_8),
        .trigged_reg_i_25_8(trigged_reg_i_25_5),
        .trigged_reg_i_5(trigged_reg_i_5),
        .trigged_reg_i_5_0(trigged_reg_i_5_7),
        .trigged_reg_i_5_1(trigged_reg_i_5_0),
        .trigged_reg_i_5_2(trigged_reg_i_5_1),
        .trigged_reg_i_5_3(trigged_reg_i_5_8),
        .trigged_reg_i_5_4(trigged_reg_i_5_2),
        .trigged_reg_i_5_5(trigged_reg_i_5_3),
        .trigged_reg_i_5_6(trigged_reg_i_5_9),
        .trigged_reg_i_5_7(trigged_reg_i_5_4),
        .trigged_reg_i_5_8(trigged_reg_i_5_5),
        .trigged_reg_i_5_9(trigged_reg_i_5_6));
  adc_filter__parameterized0_20 filter2
       (.CO(CO),
        .E(filter1_n_25),
        .Q(Q),
        .adc_strb_2(adc_strb_2),
        .d1_raw(d1_raw),
        .\d_acc_reg[15] (filter1_n_24),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg(filter1_n_26),
        .trigged_i_156_0(trigged_i_156),
        .trigged_reg_i_16(trigged_reg_i_25),
        .trigged_reg_i_16_0(trigged_reg_i_25_0),
        .trigged_reg_i_16_1(trigged_reg_i_16),
        .trigged_reg_i_16_2(trigged_reg_i_25_1),
        .trigged_reg_i_16_3(trigged_reg_i_25_2),
        .trigged_reg_i_16_4(trigged_reg_i_16_0),
        .trigged_reg_i_16_5(trigged_reg_i_25_3),
        .trigged_reg_i_16_6(trigged_reg_i_25_4),
        .trigged_reg_i_16_7(trigged_reg_i_16_1),
        .trigged_reg_i_16_8(trigged_reg_i_25_5),
        .trigged_reg_i_4(trigged_reg_i_5),
        .trigged_reg_i_4_0(trigged_reg_i_4),
        .trigged_reg_i_4_1(trigged_reg_i_5_0),
        .trigged_reg_i_4_2(trigged_reg_i_5_1),
        .trigged_reg_i_4_3(trigged_reg_i_4_0),
        .trigged_reg_i_4_4(trigged_reg_i_5_2),
        .trigged_reg_i_4_5(trigged_reg_i_5_3),
        .trigged_reg_i_4_6(trigged_reg_i_4_1),
        .trigged_reg_i_4_7(trigged_reg_i_5_4),
        .trigged_reg_i_4_8(trigged_reg_i_5_5),
        .trigged_reg_i_4_9(trigged_reg_i_5_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[0].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[0]),
        .Q1(d0_raw[0]),
        .Q2(d1_raw[0]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[10].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[10]),
        .Q1(d0_raw[10]),
        .Q2(d1_raw[10]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[11].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[11]),
        .Q1(d0_raw[11]),
        .Q2(d1_raw[11]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[12].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[12]),
        .Q1(d0_raw[12]),
        .Q2(d1_raw[12]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[13].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[13]),
        .Q1(d0_raw[13]),
        .Q2(d1_raw[13]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[1].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[1]),
        .Q1(d0_raw[1]),
        .Q2(d1_raw[1]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[2].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[2]),
        .Q1(d0_raw[2]),
        .Q2(d1_raw[2]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[3].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[3]),
        .Q1(d0_raw[3]),
        .Q2(d1_raw[3]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[4].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[4]),
        .Q1(d0_raw[4]),
        .Q2(d1_raw[4]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[5].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[5]),
        .Q1(d0_raw[5]),
        .Q2(d1_raw[5]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[6].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[6]),
        .Q1(d0_raw[6]),
        .Q2(d1_raw[6]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[7].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[7]),
        .Q1(d0_raw[7]),
        .Q2(d1_raw[7]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[8].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[8]),
        .Q1(d0_raw[8]),
        .Q2(d1_raw[8]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[9].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[9]),
        .Q1(d0_raw[9]),
        .Q2(d1_raw[9]),
        .R(rst),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "adc_interface" *) 
module adc_interface_0
   (rst_2d,
    strb_reg,
    O,
    trigged_i_145,
    trigged_i_140,
    trigged_i_135,
    trigged_i_232,
    trigged_i_200,
    trigged_i_196,
    trigged_i_192,
    d_round,
    \d_out_reg[19] ,
    strb_dd_reg,
    strb_reg_0,
    rst_2d_reg_0,
    rst_d,
    ifclk_out_OBUF_BUFG,
    adc_strb_2,
    adc_strb_1,
    rst_internal,
    Q,
    trigged_reg_i_7,
    trigged_reg_i_7_0,
    trigged_reg_i_7_1,
    trigged_reg_i_7_2,
    trigged_reg_i_7_3,
    trigged_reg_i_7_4,
    trigged_reg_i_7_5,
    trigged_reg_i_7_6,
    trigged_reg_i_7_7,
    trigged_reg_i_7_8,
    trigged_reg_i_3,
    trigged_reg_i_3_0,
    trigged_reg_i_3_1,
    trigged_reg_i_3_2,
    trigged_reg_i_3_3,
    trigged_reg_i_3_4,
    trigged_reg_i_3_5,
    trigged_reg_i_3_6,
    trigged_reg_i_3_7,
    trigged_reg_i_3_8,
    trigged_reg_i_3_9,
    trigged_reg_i_34,
    trigged_reg_i_34_0,
    trigged_reg_i_34_1,
    trigged_reg_i_6,
    trigged_reg_i_6_0,
    trigged_reg_i_6_1,
    CO,
    trigged_reg,
    strb_d,
    strb_dd,
    LED_GREEN_3_OBUF,
    trigged_reg_0,
    d_in,
    rst,
    overflow,
    filter_rst);
  output rst_2d;
  output strb_reg;
  output [0:0]O;
  output [1:0]trigged_i_145;
  output [1:0]trigged_i_140;
  output [0:0]trigged_i_135;
  output [0:0]trigged_i_232;
  output [1:0]trigged_i_200;
  output [1:0]trigged_i_196;
  output [0:0]trigged_i_192;
  output [15:0]d_round;
  output [15:0]\d_out_reg[19] ;
  output strb_dd_reg;
  output strb_reg_0;
  output rst_2d_reg_0;
  input rst_d;
  input ifclk_out_OBUF_BUFG;
  input adc_strb_2;
  input adc_strb_1;
  input rst_internal;
  input [0:0]Q;
  input trigged_reg_i_7;
  input trigged_reg_i_7_0;
  input trigged_reg_i_7_1;
  input trigged_reg_i_7_2;
  input trigged_reg_i_7_3;
  input trigged_reg_i_7_4;
  input trigged_reg_i_7_5;
  input trigged_reg_i_7_6;
  input trigged_reg_i_7_7;
  input trigged_reg_i_7_8;
  input trigged_reg_i_3;
  input trigged_reg_i_3_0;
  input trigged_reg_i_3_1;
  input trigged_reg_i_3_2;
  input trigged_reg_i_3_3;
  input trigged_reg_i_3_4;
  input trigged_reg_i_3_5;
  input trigged_reg_i_3_6;
  input trigged_reg_i_3_7;
  input trigged_reg_i_3_8;
  input trigged_reg_i_3_9;
  input trigged_reg_i_34;
  input trigged_reg_i_34_0;
  input trigged_reg_i_34_1;
  input trigged_reg_i_6;
  input trigged_reg_i_6_0;
  input trigged_reg_i_6_1;
  input [0:0]CO;
  input [0:0]trigged_reg;
  input strb_d;
  input strb_dd;
  input LED_GREEN_3_OBUF;
  input trigged_reg_0;
  input [13:0]d_in;
  input rst;
  input overflow;
  input filter_rst;

  wire [0:0]CO;
  wire LED_GREEN_3_OBUF;
  wire [0:0]O;
  wire [0:0]Q;
  wire adc_strb_1;
  wire adc_strb_2;
  wire adc_strb_4;
  wire [14:0]d0_raw;
  wire [14:0]d1_raw;
  wire [13:0]d_in;
  wire [15:0]\d_out_reg[19] ;
  wire [15:0]d_round;
  wire filter1_n_25;
  wire filter1_n_26;
  wire filter1_n_27;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire overflow;
  wire rst;
  wire rst_2d;
  wire rst_2d_reg_0;
  wire rst_d;
  wire rst_internal;
  wire \simple_trigger/trigged2 ;
  wire strb_d;
  wire strb_dd;
  wire strb_dd_reg;
  wire strb_reg;
  wire strb_reg_0;
  wire [0:0]trigged_i_135;
  wire [1:0]trigged_i_140;
  wire [1:0]trigged_i_145;
  wire [0:0]trigged_i_192;
  wire [1:0]trigged_i_196;
  wire [1:0]trigged_i_200;
  wire [0:0]trigged_i_232;
  wire [0:0]trigged_reg;
  wire trigged_reg_0;
  wire trigged_reg_i_3;
  wire trigged_reg_i_34;
  wire trigged_reg_i_34_0;
  wire trigged_reg_i_34_1;
  wire trigged_reg_i_3_0;
  wire trigged_reg_i_3_1;
  wire trigged_reg_i_3_2;
  wire trigged_reg_i_3_3;
  wire trigged_reg_i_3_4;
  wire trigged_reg_i_3_5;
  wire trigged_reg_i_3_6;
  wire trigged_reg_i_3_7;
  wire trigged_reg_i_3_8;
  wire trigged_reg_i_3_9;
  wire trigged_reg_i_6;
  wire trigged_reg_i_6_0;
  wire trigged_reg_i_6_1;
  wire trigged_reg_i_7;
  wire trigged_reg_i_7_0;
  wire trigged_reg_i_7_1;
  wire trigged_reg_i_7_2;
  wire trigged_reg_i_7_3;
  wire trigged_reg_i_7_4;
  wire trigged_reg_i_7_5;
  wire trigged_reg_i_7_6;
  wire trigged_reg_i_7_7;
  wire trigged_reg_i_7_8;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    IDDR_inst
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(overflow),
        .Q1(d0_raw[14]),
        .Q2(d1_raw[14]),
        .R(rst),
        .S(1'b0));
  adc_filter filter1
       (.CO(CO),
        .E(filter1_n_26),
        .LED_GREEN_3_OBUF(LED_GREEN_3_OBUF),
        .O(O),
        .Q(Q),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .adc_strb_4(adc_strb_4),
        .\counter_q_reg[5] (filter1_n_25),
        .d0_raw(d0_raw),
        .d_round(d_round),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .rst_internal(rst_internal),
        .strb_d(strb_d),
        .strb_dd(strb_dd),
        .strb_dd_reg(strb_dd_reg),
        .strb_reg(strb_reg),
        .strb_reg_0(strb_reg_0),
        .strb_reg_1(filter1_n_27),
        .trigged_i_135_0(trigged_i_135),
        .trigged_i_140_0(trigged_i_140),
        .trigged_i_145_0(trigged_i_145),
        .trigged_reg(trigged_reg),
        .trigged_reg_0(\simple_trigger/trigged2 ),
        .trigged_reg_1(trigged_reg_0),
        .trigged_reg_i_3(trigged_reg_i_3),
        .trigged_reg_i_3_0(trigged_reg_i_3_0),
        .trigged_reg_i_3_1(trigged_reg_i_3_1),
        .trigged_reg_i_3_2(trigged_reg_i_3_2),
        .trigged_reg_i_3_3(trigged_reg_i_3_3),
        .trigged_reg_i_3_4(trigged_reg_i_3_4),
        .trigged_reg_i_3_5(trigged_reg_i_3_5),
        .trigged_reg_i_3_6(trigged_reg_i_3_6),
        .trigged_reg_i_3_7(trigged_reg_i_3_7),
        .trigged_reg_i_3_8(trigged_reg_i_3_8),
        .trigged_reg_i_3_9(trigged_reg_i_3_9),
        .trigged_reg_i_7(trigged_reg_i_7),
        .trigged_reg_i_7_0(trigged_reg_i_7_0),
        .trigged_reg_i_7_1(trigged_reg_i_7_1),
        .trigged_reg_i_7_2(trigged_reg_i_7_2),
        .trigged_reg_i_7_3(trigged_reg_i_7_3),
        .trigged_reg_i_7_4(trigged_reg_i_7_4),
        .trigged_reg_i_7_5(trigged_reg_i_7_5),
        .trigged_reg_i_7_6(trigged_reg_i_7_6),
        .trigged_reg_i_7_7(trigged_reg_i_7_7),
        .trigged_reg_i_7_8(trigged_reg_i_7_8));
  adc_filter__parameterized0 filter2
       (.E(filter1_n_26),
        .Q(Q),
        .adc_strb_4(adc_strb_4),
        .d1_raw(d1_raw),
        .\d_acc_reg[15] (filter1_n_25),
        .d_round(\d_out_reg[19] ),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .strb_reg(filter1_n_27),
        .trigged_i_192_0(trigged_i_192),
        .trigged_i_196_0(trigged_i_196),
        .trigged_i_200_0(trigged_i_200),
        .trigged_i_232_0(trigged_i_232),
        .trigged_i_42(\simple_trigger/trigged2 ),
        .trigged_reg_i_34(trigged_reg_i_7),
        .trigged_reg_i_34_0(trigged_reg_i_7_0),
        .trigged_reg_i_34_1(trigged_reg_i_34),
        .trigged_reg_i_34_2(trigged_reg_i_7_2),
        .trigged_reg_i_34_3(trigged_reg_i_7_3),
        .trigged_reg_i_34_4(trigged_reg_i_34_0),
        .trigged_reg_i_34_5(trigged_reg_i_7_5),
        .trigged_reg_i_34_6(trigged_reg_i_7_6),
        .trigged_reg_i_34_7(trigged_reg_i_34_1),
        .trigged_reg_i_34_8(trigged_reg_i_7_8),
        .trigged_reg_i_6(trigged_reg_i_3),
        .trigged_reg_i_6_0(trigged_reg_i_6),
        .trigged_reg_i_6_1(trigged_reg_i_3_1),
        .trigged_reg_i_6_2(trigged_reg_i_3_2),
        .trigged_reg_i_6_3(trigged_reg_i_6_0),
        .trigged_reg_i_6_4(trigged_reg_i_3_4),
        .trigged_reg_i_6_5(trigged_reg_i_3_5),
        .trigged_reg_i_6_6(trigged_reg_i_6_1),
        .trigged_reg_i_6_7(trigged_reg_i_3_7),
        .trigged_reg_i_6_8(trigged_reg_i_3_8),
        .trigged_reg_i_6_9(trigged_reg_i_3_9));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[0].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[0]),
        .Q1(d0_raw[0]),
        .Q2(d1_raw[0]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[10].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[10]),
        .Q1(d0_raw[10]),
        .Q2(d1_raw[10]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[11].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[11]),
        .Q1(d0_raw[11]),
        .Q2(d1_raw[11]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[12].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[12]),
        .Q1(d0_raw[12]),
        .Q2(d1_raw[12]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[13].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[13]),
        .Q1(d0_raw[13]),
        .Q2(d1_raw[13]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[1].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[1]),
        .Q1(d0_raw[1]),
        .Q2(d1_raw[1]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[2].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[2]),
        .Q1(d0_raw[2]),
        .Q2(d1_raw[2]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[3].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[3]),
        .Q1(d0_raw[3]),
        .Q2(d1_raw[3]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[4].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[4]),
        .Q1(d0_raw[4]),
        .Q2(d1_raw[4]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[5].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[5]),
        .Q1(d0_raw[5]),
        .Q2(d1_raw[5]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[6].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[6]),
        .Q1(d0_raw[6]),
        .Q2(d1_raw[6]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[7].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[7]),
        .Q1(d0_raw[7]),
        .Q2(d1_raw[7]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[8].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[8]),
        .Q1(d0_raw[8]),
        .Q2(d1_raw[8]),
        .R(rst),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \genblk1[9].adc_data_inst 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_in[9]),
        .Q1(d0_raw[9]),
        .Q2(d1_raw[9]),
        .R(rst),
        .S(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    in_strb_d_i_5
       (.I0(rst_2d),
        .I1(rst_d),
        .O(rst_2d_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_2d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_d),
        .Q(rst_2d),
        .R(1'b0));
endmodule

module avg64_binning
   (DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[12]_0 ,
    strb_reg_0,
    trigged_i_135,
    strb_dd_reg,
    strb_reg_1,
    \counter_q_reg[5]_0 ,
    \d_acc_reg[14]_0 ,
    \d_acc_reg[13]_0 ,
    E,
    strb_reg_2,
    \d_out_reg[19]_0 ,
    S,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_1 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    ifclk_out_OBUF_BUFG,
    adc_strb_2,
    adc_strb_1,
    adc_strb_4,
    rst_internal,
    CO,
    trigged_i_65,
    d_round,
    Q,
    O,
    trigged_reg_i_7_0,
    trigged_reg_i_7_1,
    trigged_reg_i_7_2,
    trigged_reg_i_7_3,
    trigged_reg_i_7_4,
    trigged_reg_i_7_5,
    trigged_reg_i_7_6,
    trigged_reg_i_3_0,
    trigged_reg_i_7_7,
    trigged_reg_i_7_8,
    trigged_reg_i_7_9,
    trigged_reg_i_3_1,
    trigged_reg_i_3_2,
    trigged_reg_i_3_3,
    trigged_reg_i_3_4,
    trigged_reg_i_3_5,
    trigged_reg_i_3_6,
    trigged_reg_i_3_7,
    trigged_reg_i_3_8,
    trigged_reg_i_3_9,
    trigged_reg_i_3_10,
    trigged_reg_i_3_11,
    trigged_reg_i_3_12,
    trigged_reg,
    trigged_reg_0,
    trigged_reg_1,
    strb_d,
    strb_dd,
    LED_GREEN_3_OBUF,
    trigged_reg_2);
  output [3:0]DI;
  output [3:0]\d_acc_reg[7]_0 ;
  output [3:0]\d_acc_reg[11]_0 ;
  output [0:0]\d_acc_reg[12]_0 ;
  output strb_reg_0;
  output [0:0]trigged_i_135;
  output strb_dd_reg;
  output strb_reg_1;
  output \counter_q_reg[5]_0 ;
  output \d_acc_reg[14]_0 ;
  output \d_acc_reg[13]_0 ;
  output [0:0]E;
  output strb_reg_2;
  output [17:0]\d_out_reg[19]_0 ;
  input [3:0]S;
  input [3:0]\d_acc_reg[7]_1 ;
  input [3:0]\d_acc_reg[11]_1 ;
  input [1:0]\d_acc_reg[15]_0 ;
  input [2:0]\d_acc_reg[15]_1 ;
  input filter_rst;
  input ifclk_out_OBUF_BUFG;
  input adc_strb_2;
  input adc_strb_1;
  input adc_strb_4;
  input rst_internal;
  input [0:0]CO;
  input [0:0]trigged_i_65;
  input [15:0]d_round;
  input [0:0]Q;
  input [3:0]O;
  input trigged_reg_i_7_0;
  input trigged_reg_i_7_1;
  input trigged_reg_i_7_2;
  input trigged_reg_i_7_3;
  input trigged_reg_i_7_4;
  input trigged_reg_i_7_5;
  input trigged_reg_i_7_6;
  input [3:0]trigged_reg_i_3_0;
  input trigged_reg_i_7_7;
  input trigged_reg_i_7_8;
  input trigged_reg_i_7_9;
  input trigged_reg_i_3_1;
  input trigged_reg_i_3_2;
  input trigged_reg_i_3_3;
  input [3:0]trigged_reg_i_3_4;
  input trigged_reg_i_3_5;
  input trigged_reg_i_3_6;
  input trigged_reg_i_3_7;
  input trigged_reg_i_3_8;
  input trigged_reg_i_3_9;
  input trigged_reg_i_3_10;
  input trigged_reg_i_3_11;
  input trigged_reg_i_3_12;
  input [0:0]trigged_reg;
  input [0:0]trigged_reg_0;
  input [0:0]trigged_reg_1;
  input strb_d;
  input strb_dd;
  input LED_GREEN_3_OBUF;
  input trigged_reg_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire LED_GREEN_3_OBUF;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire adc_strb_1;
  wire adc_strb_2;
  wire adc_strb_3;
  wire adc_strb_4;
  wire \counter_q_reg[5]_0 ;
  wire [19:0]d_acc;
  wire d_acc0_carry__0_n_0;
  wire d_acc0_carry__0_n_1;
  wire d_acc0_carry__0_n_2;
  wire d_acc0_carry__0_n_3;
  wire d_acc0_carry__1_n_0;
  wire d_acc0_carry__1_n_1;
  wire d_acc0_carry__1_n_2;
  wire d_acc0_carry__1_n_3;
  wire d_acc0_carry__2_i_1__1_n_0;
  wire d_acc0_carry__2_i_5__1_n_0;
  wire d_acc0_carry__2_n_0;
  wire d_acc0_carry__2_n_1;
  wire d_acc0_carry__2_n_2;
  wire d_acc0_carry__2_n_3;
  wire d_acc0_carry__3_i_1__1_n_0;
  wire d_acc0_carry__3_i_2__1_n_0;
  wire d_acc0_carry__3_i_3__1_n_0;
  wire d_acc0_carry__3_i_4__1_n_0;
  wire d_acc0_carry__3_i_5__1_n_0;
  wire d_acc0_carry__3_i_6__1_n_0;
  wire d_acc0_carry__3_i_7__1_n_0;
  wire d_acc0_carry__3_n_1;
  wire d_acc0_carry__3_n_2;
  wire d_acc0_carry__3_n_3;
  wire d_acc0_carry_n_0;
  wire d_acc0_carry_n_1;
  wire d_acc0_carry_n_2;
  wire d_acc0_carry_n_3;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire [3:0]\d_acc_reg[11]_1 ;
  wire [0:0]\d_acc_reg[12]_0 ;
  wire \d_acc_reg[13]_0 ;
  wire \d_acc_reg[14]_0 ;
  wire [1:0]\d_acc_reg[15]_0 ;
  wire [2:0]\d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [3:0]\d_acc_reg[7]_1 ;
  wire \d_acc_reg_n_0_[0] ;
  wire \d_acc_reg_n_0_[10] ;
  wire \d_acc_reg_n_0_[11] ;
  wire \d_acc_reg_n_0_[12] ;
  wire \d_acc_reg_n_0_[13] ;
  wire \d_acc_reg_n_0_[14] ;
  wire \d_acc_reg_n_0_[15] ;
  wire \d_acc_reg_n_0_[16] ;
  wire \d_acc_reg_n_0_[17] ;
  wire \d_acc_reg_n_0_[18] ;
  wire \d_acc_reg_n_0_[19] ;
  wire \d_acc_reg_n_0_[1] ;
  wire \d_acc_reg_n_0_[2] ;
  wire \d_acc_reg_n_0_[3] ;
  wire \d_acc_reg_n_0_[4] ;
  wire \d_acc_reg_n_0_[5] ;
  wire \d_acc_reg_n_0_[6] ;
  wire \d_acc_reg_n_0_[7] ;
  wire \d_acc_reg_n_0_[8] ;
  wire \d_acc_reg_n_0_[9] ;
  wire [17:0]\d_out_reg[19]_0 ;
  wire [15:0]d_round;
  wire [5:0]\filter2/avg_binning1/counter_q_reg ;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire rst_internal;
  wire \simple_trigger/trigged3 ;
  wire strb_d;
  wire strb_dd;
  wire strb_dd_reg;
  wire strb_i_1__1_n_0;
  wire strb_reg_0;
  wire strb_reg_1;
  wire strb_reg_2;
  wire trigged_i_10_n_0;
  wire trigged_i_11_n_0;
  wire trigged_i_121_n_0;
  wire trigged_i_125_n_0;
  wire trigged_i_128_n_0;
  wire trigged_i_12_n_0;
  wire trigged_i_133_n_0;
  wire trigged_i_134_n_0;
  wire [0:0]trigged_i_135;
  wire trigged_i_13_n_0;
  wire trigged_i_14_n_0;
  wire trigged_i_15_n_0;
  wire trigged_i_2_n_0;
  wire trigged_i_43_n_0;
  wire trigged_i_44_n_0;
  wire trigged_i_45_n_0;
  wire trigged_i_46_n_0;
  wire trigged_i_47_n_0;
  wire trigged_i_48_n_0;
  wire trigged_i_49_n_0;
  wire trigged_i_50_n_0;
  wire trigged_i_57_n_0;
  wire trigged_i_60_n_0;
  wire trigged_i_64_n_0;
  wire [0:0]trigged_i_65;
  wire trigged_i_8_n_0;
  wire trigged_i_9_n_0;
  wire [0:0]trigged_reg;
  wire [0:0]trigged_reg_0;
  wire [0:0]trigged_reg_1;
  wire trigged_reg_2;
  wire [3:0]trigged_reg_i_3_0;
  wire trigged_reg_i_3_1;
  wire trigged_reg_i_3_10;
  wire trigged_reg_i_3_11;
  wire trigged_reg_i_3_12;
  wire trigged_reg_i_3_2;
  wire trigged_reg_i_3_3;
  wire [3:0]trigged_reg_i_3_4;
  wire trigged_reg_i_3_5;
  wire trigged_reg_i_3_6;
  wire trigged_reg_i_3_7;
  wire trigged_reg_i_3_8;
  wire trigged_reg_i_3_9;
  wire trigged_reg_i_3_n_1;
  wire trigged_reg_i_3_n_2;
  wire trigged_reg_i_3_n_3;
  wire trigged_reg_i_51_n_2;
  wire trigged_reg_i_51_n_3;
  wire trigged_reg_i_51_n_5;
  wire trigged_reg_i_51_n_6;
  wire trigged_reg_i_7_0;
  wire trigged_reg_i_7_1;
  wire trigged_reg_i_7_2;
  wire trigged_reg_i_7_3;
  wire trigged_reg_i_7_4;
  wire trigged_reg_i_7_5;
  wire trigged_reg_i_7_6;
  wire trigged_reg_i_7_7;
  wire trigged_reg_i_7_8;
  wire trigged_reg_i_7_9;
  wire trigged_reg_i_7_n_0;
  wire trigged_reg_i_7_n_1;
  wire trigged_reg_i_7_n_2;
  wire trigged_reg_i_7_n_3;
  wire [3:3]NLW_d_acc0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_3_O_UNCONNECTED;
  wire [3:2]NLW_trigged_reg_i_51_CO_UNCONNECTED;
  wire [3:3]NLW_trigged_reg_i_51_O_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_7_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \counter_q[0]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \counter_q[1]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter_q[2]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .I2(\filter2/avg_binning1/counter_q_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter_q[3]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [1]),
        .I1(\filter2/avg_binning1/counter_q_reg [0]),
        .I2(\filter2/avg_binning1/counter_q_reg [2]),
        .I3(\filter2/avg_binning1/counter_q_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \counter_q[4]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [2]),
        .I1(\filter2/avg_binning1/counter_q_reg [0]),
        .I2(\filter2/avg_binning1/counter_q_reg [1]),
        .I3(\filter2/avg_binning1/counter_q_reg [3]),
        .I4(\filter2/avg_binning1/counter_q_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \counter_q[5]_i_1__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [3]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .I2(\filter2/avg_binning1/counter_q_reg [0]),
        .I3(\filter2/avg_binning1/counter_q_reg [2]),
        .I4(\filter2/avg_binning1/counter_q_reg [4]),
        .I5(\filter2/avg_binning1/counter_q_reg [5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\filter2/avg_binning1/counter_q_reg [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\filter2/avg_binning1/counter_q_reg [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\filter2/avg_binning1/counter_q_reg [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\filter2/avg_binning1/counter_q_reg [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\filter2/avg_binning1/counter_q_reg [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\filter2/avg_binning1/counter_q_reg [5]),
        .R(filter_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry
       (.CI(1'b0),
        .CO({d_acc0_carry_n_0,d_acc0_carry_n_1,d_acc0_carry_n_2,d_acc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(d_acc[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__0
       (.CI(d_acc0_carry_n_0),
        .CO({d_acc0_carry__0_n_0,d_acc0_carry__0_n_1,d_acc0_carry__0_n_2,d_acc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[7]_0 ),
        .O(d_acc[7:4]),
        .S(\d_acc_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_1__1
       (.I0(\d_acc_reg_n_0_[7] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_2__1
       (.I0(\d_acc_reg_n_0_[6] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_3__1
       (.I0(\d_acc_reg_n_0_[5] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_4__1
       (.I0(\d_acc_reg_n_0_[4] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__1
       (.CI(d_acc0_carry__0_n_0),
        .CO({d_acc0_carry__1_n_0,d_acc0_carry__1_n_1,d_acc0_carry__1_n_2,d_acc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[11]_0 ),
        .O(d_acc[11:8]),
        .S(\d_acc_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_1__1
       (.I0(\d_acc_reg_n_0_[11] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_2__1
       (.I0(\d_acc_reg_n_0_[10] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_3__1
       (.I0(\d_acc_reg_n_0_[9] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_4__1
       (.I0(\d_acc_reg_n_0_[8] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__2
       (.CI(d_acc0_carry__1_n_0),
        .CO({d_acc0_carry__2_n_0,d_acc0_carry__2_n_1,d_acc0_carry__2_n_2,d_acc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({d_acc0_carry__2_i_1__1_n_0,\d_acc_reg[15]_0 ,\d_acc_reg[12]_0 }),
        .O(d_acc[15:12]),
        .S({d_acc0_carry__2_i_5__1_n_0,\d_acc_reg[15]_1 }));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_10__1
       (.I0(\d_acc_reg_n_0_[13] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_1__1
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_4__1
       (.I0(\d_acc_reg_n_0_[12] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__2_i_5__1
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[15] ),
        .O(d_acc0_carry__2_i_5__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_9__1
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__3
       (.CI(d_acc0_carry__2_n_0),
        .CO({NLW_d_acc0_carry__3_CO_UNCONNECTED[3],d_acc0_carry__3_n_1,d_acc0_carry__3_n_2,d_acc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__3_i_1__1_n_0,d_acc0_carry__3_i_2__1_n_0,d_acc0_carry__3_i_3__1_n_0}),
        .O(d_acc[19:16]),
        .S({d_acc0_carry__3_i_4__1_n_0,d_acc0_carry__3_i_5__1_n_0,d_acc0_carry__3_i_6__1_n_0,d_acc0_carry__3_i_7__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_1__1
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_2__1
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_3__1
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_3__1_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_4__1
       (.I0(\d_acc_reg_n_0_[18] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[19] ),
        .O(d_acc0_carry__3_i_4__1_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_5__1
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[18] ),
        .O(d_acc0_carry__3_i_5__1_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_6__1
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[17] ),
        .O(d_acc0_carry__3_i_6__1_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_7__1
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[16] ),
        .O(d_acc0_carry__3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_1__1
       (.I0(\d_acc_reg_n_0_[3] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_2__1
       (.I0(\d_acc_reg_n_0_[2] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_3__1
       (.I0(\d_acc_reg_n_0_[1] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_4__1
       (.I0(\d_acc_reg_n_0_[0] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[0]));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[0]),
        .Q(\d_acc_reg_n_0_[0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[10]),
        .Q(\d_acc_reg_n_0_[10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[11]),
        .Q(\d_acc_reg_n_0_[11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[12]),
        .Q(\d_acc_reg_n_0_[12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[13]),
        .Q(\d_acc_reg_n_0_[13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[14]),
        .Q(\d_acc_reg_n_0_[14] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[15]),
        .Q(\d_acc_reg_n_0_[15] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[16]),
        .Q(\d_acc_reg_n_0_[16] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[17]),
        .Q(\d_acc_reg_n_0_[17] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[18]),
        .Q(\d_acc_reg_n_0_[18] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[19]),
        .Q(\d_acc_reg_n_0_[19] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[1]),
        .Q(\d_acc_reg_n_0_[1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[2]),
        .Q(\d_acc_reg_n_0_[2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[3]),
        .Q(\d_acc_reg_n_0_[3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[4]),
        .Q(\d_acc_reg_n_0_[4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[5]),
        .Q(\d_acc_reg_n_0_[5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[6]),
        .Q(\d_acc_reg_n_0_[6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[7]),
        .Q(\d_acc_reg_n_0_[7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[8]),
        .Q(\d_acc_reg_n_0_[8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[9]),
        .Q(\d_acc_reg_n_0_[9] ),
        .R(filter_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \d_out[19]_i_1__0 
       (.I0(\counter_q_reg[5]_0 ),
        .I1(filter_rst),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \d_out[19]_i_2__0 
       (.I0(\filter2/avg_binning1/counter_q_reg [5]),
        .I1(\filter2/avg_binning1/counter_q_reg [4]),
        .I2(\filter2/avg_binning1/counter_q_reg [1]),
        .I3(\filter2/avg_binning1/counter_q_reg [0]),
        .I4(\filter2/avg_binning1/counter_q_reg [3]),
        .I5(\filter2/avg_binning1/counter_q_reg [2]),
        .O(\counter_q_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[10] ),
        .Q(\d_out_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[11] ),
        .Q(\d_out_reg[19]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[12] ),
        .Q(\d_out_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[13] ),
        .Q(\d_out_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[14] ),
        .Q(\d_out_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[15] ),
        .Q(\d_out_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[16] ),
        .Q(\d_out_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[17] ),
        .Q(\d_out_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[18] ),
        .Q(\d_out_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[19] ),
        .Q(\d_out_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[2] ),
        .Q(\d_out_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[3] ),
        .Q(\d_out_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[4] ),
        .Q(\d_out_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[5] ),
        .Q(\d_out_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[6] ),
        .Q(\d_out_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[7] ),
        .Q(\d_out_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[8] ),
        .Q(\d_out_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[9] ),
        .Q(\d_out_reg[19]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    strb_d_i_1
       (.I0(adc_strb_3),
        .I1(adc_strb_2),
        .I2(adc_strb_1),
        .I3(adc_strb_4),
        .I4(rst_internal),
        .O(strb_reg_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    strb_d_i_1__0
       (.I0(adc_strb_3),
        .I1(adc_strb_2),
        .I2(adc_strb_1),
        .I3(adc_strb_4),
        .I4(trigged_reg_2),
        .O(strb_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    strb_i_1__1
       (.I0(adc_strb_3),
        .I1(\counter_q_reg[5]_0 ),
        .I2(p_1_in),
        .O(strb_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    strb_i_1__2
       (.I0(adc_strb_4),
        .I1(\counter_q_reg[5]_0 ),
        .I2(p_1_in),
        .O(strb_reg_2));
  LUT6 #(
    .INIT(64'h0001000000000100)) 
    strb_i_2__0
       (.I0(\filter2/avg_binning1/counter_q_reg [3]),
        .I1(\filter2/avg_binning1/counter_q_reg [5]),
        .I2(\filter2/avg_binning1/counter_q_reg [4]),
        .I3(\filter2/avg_binning1/counter_q_reg [2]),
        .I4(\filter2/avg_binning1/counter_q_reg [0]),
        .I5(\filter2/avg_binning1/counter_q_reg [1]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    strb_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_i_1__1_n_0),
        .Q(adc_strb_3),
        .R(filter_rst));
  LUT4 #(
    .INIT(16'h0010)) 
    trigged_i_1
       (.I0(trigged_i_2_n_0),
        .I1(strb_dd),
        .I2(LED_GREEN_3_OBUF),
        .I3(trigged_reg_2),
        .O(strb_dd_reg));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_10
       (.I0(d_round[10]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_3_4[1]),
        .I3(trigged_reg_i_3_5),
        .I4(trigged_reg_i_3_7),
        .I5(trigged_i_60_n_0),
        .O(trigged_i_10_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_11
       (.I0(d_round[8]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_3_0[3]),
        .I3(trigged_reg_i_3_1),
        .I4(trigged_reg_i_3_3),
        .I5(trigged_i_64_n_0),
        .O(trigged_i_11_n_0));
  LUT6 #(
    .INIT(64'hA500000000C3A5C3)) 
    trigged_i_12
       (.I0(trigged_reg_i_51_n_6),
        .I1(d_round[14]),
        .I2(trigged_reg_i_3_11),
        .I3(d_round[15]),
        .I4(trigged_reg_i_51_n_5),
        .I5(trigged_reg_i_3_12),
        .O(trigged_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_121
       (.I0(trigged_reg_i_3_0[2]),
        .I1(d_round[15]),
        .I2(d_round[7]),
        .O(trigged_i_121_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_125
       (.I0(trigged_reg_i_3_0[0]),
        .I1(d_round[15]),
        .I2(d_round[5]),
        .O(trigged_i_125_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_128
       (.I0(O[2]),
        .I1(d_round[15]),
        .I2(d_round[3]),
        .O(trigged_i_128_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_13
       (.I0(trigged_reg_i_3_4[3]),
        .I1(d_round[15]),
        .I2(d_round[12]),
        .I3(trigged_reg_i_3_8),
        .I4(trigged_reg_i_3_9),
        .O(trigged_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_133
       (.I0(d_round[15]),
        .O(trigged_i_133_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_134
       (.I0(d_round[14]),
        .O(trigged_i_134_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_14
       (.I0(trigged_reg_i_3_4[1]),
        .I1(d_round[15]),
        .I2(d_round[10]),
        .I3(trigged_reg_i_3_5),
        .I4(trigged_reg_i_3_6),
        .O(trigged_i_14_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_15
       (.I0(trigged_reg_i_3_0[3]),
        .I1(d_round[15]),
        .I2(d_round[8]),
        .I3(trigged_reg_i_3_1),
        .I4(trigged_reg_i_3_2),
        .O(trigged_i_15_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    trigged_i_2
       (.I0(\simple_trigger/trigged3 ),
        .I1(trigged_reg),
        .I2(trigged_reg_0),
        .I3(trigged_reg_1),
        .I4(strb_d),
        .O(trigged_i_2_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_43
       (.I0(d_round[6]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_3_0[1]),
        .I3(trigged_reg_i_7_7),
        .I4(trigged_reg_i_7_9),
        .I5(trigged_i_121_n_0),
        .O(trigged_i_43_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_44
       (.I0(d_round[4]),
        .I1(d_round[15]),
        .I2(O[3]),
        .I3(trigged_reg_i_7_4),
        .I4(trigged_reg_i_7_6),
        .I5(trigged_i_125_n_0),
        .O(trigged_i_44_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_45
       (.I0(d_round[2]),
        .I1(d_round[15]),
        .I2(O[1]),
        .I3(trigged_reg_i_7_1),
        .I4(trigged_reg_i_7_3),
        .I5(trigged_i_128_n_0),
        .O(trigged_i_45_n_0));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    trigged_i_46
       (.I0(d_round[0]),
        .I1(Q),
        .I2(trigged_reg_i_7_0),
        .I3(O[0]),
        .I4(d_round[15]),
        .I5(d_round[1]),
        .O(trigged_i_46_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_47
       (.I0(trigged_reg_i_3_0[1]),
        .I1(d_round[15]),
        .I2(d_round[6]),
        .I3(trigged_reg_i_7_7),
        .I4(trigged_reg_i_7_8),
        .O(trigged_i_47_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_48
       (.I0(O[3]),
        .I1(d_round[15]),
        .I2(d_round[4]),
        .I3(trigged_reg_i_7_4),
        .I4(trigged_reg_i_7_5),
        .O(trigged_i_48_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_49
       (.I0(O[1]),
        .I1(d_round[15]),
        .I2(d_round[2]),
        .I3(trigged_reg_i_7_1),
        .I4(trigged_reg_i_7_2),
        .O(trigged_i_49_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    trigged_i_50
       (.I0(d_round[0]),
        .I1(Q),
        .I2(O[0]),
        .I3(d_round[15]),
        .I4(d_round[1]),
        .I5(trigged_reg_i_7_0),
        .O(trigged_i_50_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_57
       (.I0(trigged_i_135),
        .I1(d_round[15]),
        .I2(d_round[13]),
        .O(trigged_i_57_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_60
       (.I0(trigged_reg_i_3_4[2]),
        .I1(d_round[15]),
        .I2(d_round[11]),
        .O(trigged_i_60_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_64
       (.I0(trigged_reg_i_3_4[0]),
        .I1(d_round[15]),
        .I2(d_round[9]),
        .O(trigged_i_64_n_0));
  LUT6 #(
    .INIT(64'h0CFF000A000C000A)) 
    trigged_i_8
       (.I0(d_round[14]),
        .I1(trigged_reg_i_51_n_6),
        .I2(trigged_reg_i_3_11),
        .I3(trigged_reg_i_3_12),
        .I4(d_round[15]),
        .I5(trigged_reg_i_51_n_5),
        .O(trigged_i_8_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_9
       (.I0(d_round[12]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_3_4[3]),
        .I3(trigged_reg_i_3_8),
        .I4(trigged_reg_i_3_10),
        .I5(trigged_i_57_n_0),
        .O(trigged_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_3
       (.CI(trigged_reg_i_7_n_0),
        .CO({\simple_trigger/trigged3 ,trigged_reg_i_3_n_1,trigged_reg_i_3_n_2,trigged_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({trigged_i_8_n_0,trigged_i_9_n_0,trigged_i_10_n_0,trigged_i_11_n_0}),
        .O(NLW_trigged_reg_i_3_O_UNCONNECTED[3:0]),
        .S({trigged_i_12_n_0,trigged_i_13_n_0,trigged_i_14_n_0,trigged_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_51
       (.CI(CO),
        .CO({NLW_trigged_reg_i_51_CO_UNCONNECTED[3:2],trigged_reg_i_51_n_2,trigged_reg_i_51_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_trigged_reg_i_51_O_UNCONNECTED[3],trigged_reg_i_51_n_5,trigged_reg_i_51_n_6,trigged_i_135}),
        .S({1'b0,trigged_i_133_n_0,trigged_i_134_n_0,trigged_i_65}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_7
       (.CI(1'b0),
        .CO({trigged_reg_i_7_n_0,trigged_reg_i_7_n_1,trigged_reg_i_7_n_2,trigged_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({trigged_i_43_n_0,trigged_i_44_n_0,trigged_i_45_n_0,trigged_i_46_n_0}),
        .O(NLW_trigged_reg_i_7_O_UNCONNECTED[3:0]),
        .S({trigged_i_47_n_0,trigged_i_48_n_0,trigged_i_49_n_0,trigged_i_50_n_0}));
endmodule

(* ORIG_REF_NAME = "avg64_binning" *) 
module avg64_binning_32
   (DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[12]_0 ,
    adc_strb_1,
    trigged_i_174,
    trigged_i_33_0,
    \counter_q_reg[5]_0 ,
    \d_acc_reg[14]_0 ,
    \d_acc_reg[13]_0 ,
    E,
    strb_reg_0,
    \d_out_reg[19]_0 ,
    S,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_1 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    ifclk_out_OBUF_BUFG,
    CO,
    trigged_i_99,
    d_round,
    Q,
    O,
    trigged_reg_i_25_0,
    trigged_reg_i_25_1,
    trigged_reg_i_25_2,
    trigged_reg_i_25_3,
    trigged_reg_i_25_4,
    trigged_reg_i_25_5,
    trigged_reg_i_25_6,
    trigged_reg_i_5_0,
    trigged_reg_i_25_7,
    trigged_reg_i_25_8,
    trigged_reg_i_25_9,
    trigged_reg_i_5_1,
    trigged_reg_i_5_2,
    trigged_reg_i_5_3,
    trigged_reg_i_5_4,
    trigged_reg_i_5_5,
    trigged_reg_i_5_6,
    trigged_reg_i_5_7,
    trigged_reg_i_5_8,
    trigged_reg_i_5_9,
    trigged_reg_i_5_10,
    trigged_reg_i_5_11,
    trigged_reg_i_5_12,
    adc_strb_2);
  output [3:0]DI;
  output [3:0]\d_acc_reg[7]_0 ;
  output [3:0]\d_acc_reg[11]_0 ;
  output [0:0]\d_acc_reg[12]_0 ;
  output adc_strb_1;
  output [0:0]trigged_i_174;
  output [0:0]trigged_i_33_0;
  output \counter_q_reg[5]_0 ;
  output \d_acc_reg[14]_0 ;
  output \d_acc_reg[13]_0 ;
  output [0:0]E;
  output strb_reg_0;
  output [17:0]\d_out_reg[19]_0 ;
  input [3:0]S;
  input [3:0]\d_acc_reg[7]_1 ;
  input [3:0]\d_acc_reg[11]_1 ;
  input [1:0]\d_acc_reg[15]_0 ;
  input [2:0]\d_acc_reg[15]_1 ;
  input filter_rst;
  input ifclk_out_OBUF_BUFG;
  input [0:0]CO;
  input [0:0]trigged_i_99;
  input [15:0]d_round;
  input [0:0]Q;
  input [3:0]O;
  input trigged_reg_i_25_0;
  input trigged_reg_i_25_1;
  input trigged_reg_i_25_2;
  input trigged_reg_i_25_3;
  input trigged_reg_i_25_4;
  input trigged_reg_i_25_5;
  input trigged_reg_i_25_6;
  input [3:0]trigged_reg_i_5_0;
  input trigged_reg_i_25_7;
  input trigged_reg_i_25_8;
  input trigged_reg_i_25_9;
  input trigged_reg_i_5_1;
  input trigged_reg_i_5_2;
  input trigged_reg_i_5_3;
  input [3:0]trigged_reg_i_5_4;
  input trigged_reg_i_5_5;
  input trigged_reg_i_5_6;
  input trigged_reg_i_5_7;
  input trigged_reg_i_5_8;
  input trigged_reg_i_5_9;
  input trigged_reg_i_5_10;
  input trigged_reg_i_5_11;
  input trigged_reg_i_5_12;
  input adc_strb_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire adc_strb_1;
  wire adc_strb_2;
  wire \counter_q_reg[5]_0 ;
  wire [19:0]d_acc;
  wire d_acc0_carry__0_n_0;
  wire d_acc0_carry__0_n_1;
  wire d_acc0_carry__0_n_2;
  wire d_acc0_carry__0_n_3;
  wire d_acc0_carry__1_n_0;
  wire d_acc0_carry__1_n_1;
  wire d_acc0_carry__1_n_2;
  wire d_acc0_carry__1_n_3;
  wire d_acc0_carry__2_i_1_n_0;
  wire d_acc0_carry__2_i_5_n_0;
  wire d_acc0_carry__2_n_0;
  wire d_acc0_carry__2_n_1;
  wire d_acc0_carry__2_n_2;
  wire d_acc0_carry__2_n_3;
  wire d_acc0_carry__3_i_1_n_0;
  wire d_acc0_carry__3_i_2_n_0;
  wire d_acc0_carry__3_i_3_n_0;
  wire d_acc0_carry__3_i_4_n_0;
  wire d_acc0_carry__3_i_5_n_0;
  wire d_acc0_carry__3_i_6_n_0;
  wire d_acc0_carry__3_i_7_n_0;
  wire d_acc0_carry__3_n_1;
  wire d_acc0_carry__3_n_2;
  wire d_acc0_carry__3_n_3;
  wire d_acc0_carry_n_0;
  wire d_acc0_carry_n_1;
  wire d_acc0_carry_n_2;
  wire d_acc0_carry_n_3;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire [3:0]\d_acc_reg[11]_1 ;
  wire [0:0]\d_acc_reg[12]_0 ;
  wire \d_acc_reg[13]_0 ;
  wire \d_acc_reg[14]_0 ;
  wire [1:0]\d_acc_reg[15]_0 ;
  wire [2:0]\d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [3:0]\d_acc_reg[7]_1 ;
  wire \d_acc_reg_n_0_[0] ;
  wire \d_acc_reg_n_0_[10] ;
  wire \d_acc_reg_n_0_[11] ;
  wire \d_acc_reg_n_0_[12] ;
  wire \d_acc_reg_n_0_[13] ;
  wire \d_acc_reg_n_0_[14] ;
  wire \d_acc_reg_n_0_[15] ;
  wire \d_acc_reg_n_0_[16] ;
  wire \d_acc_reg_n_0_[17] ;
  wire \d_acc_reg_n_0_[18] ;
  wire \d_acc_reg_n_0_[19] ;
  wire \d_acc_reg_n_0_[1] ;
  wire \d_acc_reg_n_0_[2] ;
  wire \d_acc_reg_n_0_[3] ;
  wire \d_acc_reg_n_0_[4] ;
  wire \d_acc_reg_n_0_[5] ;
  wire \d_acc_reg_n_0_[6] ;
  wire \d_acc_reg_n_0_[7] ;
  wire \d_acc_reg_n_0_[8] ;
  wire \d_acc_reg_n_0_[9] ;
  wire [17:0]\d_out_reg[19]_0 ;
  wire [15:0]d_round;
  wire [5:0]\filter2/avg_binning1/counter_q_reg ;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire strb_i_1_n_0;
  wire strb_reg_0;
  wire trigged_i_165_n_0;
  wire trigged_i_167_n_0;
  wire trigged_i_168_n_0;
  wire trigged_i_172_n_0;
  wire trigged_i_173_n_0;
  wire [0:0]trigged_i_174;
  wire trigged_i_26_n_0;
  wire trigged_i_27_n_0;
  wire trigged_i_28_n_0;
  wire trigged_i_29_n_0;
  wire trigged_i_30_n_0;
  wire trigged_i_31_n_0;
  wire trigged_i_32_n_0;
  wire [0:0]trigged_i_33_0;
  wire trigged_i_33_n_0;
  wire trigged_i_85_n_0;
  wire trigged_i_86_n_0;
  wire trigged_i_87_n_0;
  wire trigged_i_88_n_0;
  wire trigged_i_89_n_0;
  wire trigged_i_90_n_0;
  wire trigged_i_91_n_0;
  wire trigged_i_92_n_0;
  wire trigged_i_95_n_0;
  wire trigged_i_96_n_0;
  wire trigged_i_98_n_0;
  wire [0:0]trigged_i_99;
  wire trigged_reg_i_25_0;
  wire trigged_reg_i_25_1;
  wire trigged_reg_i_25_2;
  wire trigged_reg_i_25_3;
  wire trigged_reg_i_25_4;
  wire trigged_reg_i_25_5;
  wire trigged_reg_i_25_6;
  wire trigged_reg_i_25_7;
  wire trigged_reg_i_25_8;
  wire trigged_reg_i_25_9;
  wire trigged_reg_i_25_n_0;
  wire trigged_reg_i_25_n_1;
  wire trigged_reg_i_25_n_2;
  wire trigged_reg_i_25_n_3;
  wire [3:0]trigged_reg_i_5_0;
  wire trigged_reg_i_5_1;
  wire trigged_reg_i_5_10;
  wire trigged_reg_i_5_11;
  wire trigged_reg_i_5_12;
  wire trigged_reg_i_5_2;
  wire trigged_reg_i_5_3;
  wire [3:0]trigged_reg_i_5_4;
  wire trigged_reg_i_5_5;
  wire trigged_reg_i_5_6;
  wire trigged_reg_i_5_7;
  wire trigged_reg_i_5_8;
  wire trigged_reg_i_5_9;
  wire trigged_reg_i_5_n_1;
  wire trigged_reg_i_5_n_2;
  wire trigged_reg_i_5_n_3;
  wire trigged_reg_i_93_n_2;
  wire trigged_reg_i_93_n_3;
  wire trigged_reg_i_93_n_5;
  wire trigged_reg_i_93_n_6;
  wire [3:3]NLW_d_acc0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_25_O_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_5_O_UNCONNECTED;
  wire [3:2]NLW_trigged_reg_i_93_CO_UNCONNECTED;
  wire [3:3]NLW_trigged_reg_i_93_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \counter_q[0]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \counter_q[1]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter_q[2]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [0]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .I2(\filter2/avg_binning1/counter_q_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter_q[3]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [1]),
        .I1(\filter2/avg_binning1/counter_q_reg [0]),
        .I2(\filter2/avg_binning1/counter_q_reg [2]),
        .I3(\filter2/avg_binning1/counter_q_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \counter_q[4]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [2]),
        .I1(\filter2/avg_binning1/counter_q_reg [0]),
        .I2(\filter2/avg_binning1/counter_q_reg [1]),
        .I3(\filter2/avg_binning1/counter_q_reg [3]),
        .I4(\filter2/avg_binning1/counter_q_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \counter_q[5]_i_1 
       (.I0(\filter2/avg_binning1/counter_q_reg [3]),
        .I1(\filter2/avg_binning1/counter_q_reg [1]),
        .I2(\filter2/avg_binning1/counter_q_reg [0]),
        .I3(\filter2/avg_binning1/counter_q_reg [2]),
        .I4(\filter2/avg_binning1/counter_q_reg [4]),
        .I5(\filter2/avg_binning1/counter_q_reg [5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\filter2/avg_binning1/counter_q_reg [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\filter2/avg_binning1/counter_q_reg [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\filter2/avg_binning1/counter_q_reg [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\filter2/avg_binning1/counter_q_reg [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\filter2/avg_binning1/counter_q_reg [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \counter_q_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\filter2/avg_binning1/counter_q_reg [5]),
        .R(filter_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry
       (.CI(1'b0),
        .CO({d_acc0_carry_n_0,d_acc0_carry_n_1,d_acc0_carry_n_2,d_acc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(d_acc[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__0
       (.CI(d_acc0_carry_n_0),
        .CO({d_acc0_carry__0_n_0,d_acc0_carry__0_n_1,d_acc0_carry__0_n_2,d_acc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[7]_0 ),
        .O(d_acc[7:4]),
        .S(\d_acc_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_1
       (.I0(\d_acc_reg_n_0_[7] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_2
       (.I0(\d_acc_reg_n_0_[6] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_3
       (.I0(\d_acc_reg_n_0_[5] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_4
       (.I0(\d_acc_reg_n_0_[4] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[7]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__1
       (.CI(d_acc0_carry__0_n_0),
        .CO({d_acc0_carry__1_n_0,d_acc0_carry__1_n_1,d_acc0_carry__1_n_2,d_acc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[11]_0 ),
        .O(d_acc[11:8]),
        .S(\d_acc_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_1
       (.I0(\d_acc_reg_n_0_[11] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_2
       (.I0(\d_acc_reg_n_0_[10] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_3
       (.I0(\d_acc_reg_n_0_[9] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_4
       (.I0(\d_acc_reg_n_0_[8] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[11]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__2
       (.CI(d_acc0_carry__1_n_0),
        .CO({d_acc0_carry__2_n_0,d_acc0_carry__2_n_1,d_acc0_carry__2_n_2,d_acc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({d_acc0_carry__2_i_1_n_0,\d_acc_reg[15]_0 ,\d_acc_reg[12]_0 }),
        .O(d_acc[15:12]),
        .S({d_acc0_carry__2_i_5_n_0,\d_acc_reg[15]_1 }));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_1
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_10
       (.I0(\d_acc_reg_n_0_[13] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_4
       (.I0(\d_acc_reg_n_0_[12] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__2_i_5
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[15] ),
        .O(d_acc0_carry__2_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_9
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(\d_acc_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__3
       (.CI(d_acc0_carry__2_n_0),
        .CO({NLW_d_acc0_carry__3_CO_UNCONNECTED[3],d_acc0_carry__3_n_1,d_acc0_carry__3_n_2,d_acc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__3_i_1_n_0,d_acc0_carry__3_i_2_n_0,d_acc0_carry__3_i_3_n_0}),
        .O(d_acc[19:16]),
        .S({d_acc0_carry__3_i_4_n_0,d_acc0_carry__3_i_5_n_0,d_acc0_carry__3_i_6_n_0,d_acc0_carry__3_i_7_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_1
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_2
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_3
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(d_acc0_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_4
       (.I0(\d_acc_reg_n_0_[18] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[19] ),
        .O(d_acc0_carry__3_i_4_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_5
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[18] ),
        .O(d_acc0_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_6
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[17] ),
        .O(d_acc0_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_7
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\d_acc_reg_n_0_[16] ),
        .O(d_acc0_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_1
       (.I0(\d_acc_reg_n_0_[3] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_2
       (.I0(\d_acc_reg_n_0_[2] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_3
       (.I0(\d_acc_reg_n_0_[1] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_4
       (.I0(\d_acc_reg_n_0_[0] ),
        .I1(\counter_q_reg[5]_0 ),
        .O(DI[0]));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[0]),
        .Q(\d_acc_reg_n_0_[0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[10]),
        .Q(\d_acc_reg_n_0_[10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[11]),
        .Q(\d_acc_reg_n_0_[11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[12]),
        .Q(\d_acc_reg_n_0_[12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[13]),
        .Q(\d_acc_reg_n_0_[13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[14]),
        .Q(\d_acc_reg_n_0_[14] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[15]),
        .Q(\d_acc_reg_n_0_[15] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[16]),
        .Q(\d_acc_reg_n_0_[16] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[17]),
        .Q(\d_acc_reg_n_0_[17] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[18]),
        .Q(\d_acc_reg_n_0_[18] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[19]),
        .Q(\d_acc_reg_n_0_[19] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[1]),
        .Q(\d_acc_reg_n_0_[1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[2]),
        .Q(\d_acc_reg_n_0_[2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[3]),
        .Q(\d_acc_reg_n_0_[3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[4]),
        .Q(\d_acc_reg_n_0_[4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[5]),
        .Q(\d_acc_reg_n_0_[5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[6]),
        .Q(\d_acc_reg_n_0_[6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[7]),
        .Q(\d_acc_reg_n_0_[7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[8]),
        .Q(\d_acc_reg_n_0_[8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc[9]),
        .Q(\d_acc_reg_n_0_[9] ),
        .R(filter_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \d_out[19]_i_1 
       (.I0(\counter_q_reg[5]_0 ),
        .I1(filter_rst),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \d_out[19]_i_2 
       (.I0(\filter2/avg_binning1/counter_q_reg [5]),
        .I1(\filter2/avg_binning1/counter_q_reg [4]),
        .I2(\filter2/avg_binning1/counter_q_reg [1]),
        .I3(\filter2/avg_binning1/counter_q_reg [0]),
        .I4(\filter2/avg_binning1/counter_q_reg [3]),
        .I5(\filter2/avg_binning1/counter_q_reg [2]),
        .O(\counter_q_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[10] ),
        .Q(\d_out_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[11] ),
        .Q(\d_out_reg[19]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[12] ),
        .Q(\d_out_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[13] ),
        .Q(\d_out_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[14] ),
        .Q(\d_out_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[15] ),
        .Q(\d_out_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[16] ),
        .Q(\d_out_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[17] ),
        .Q(\d_out_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[18] ),
        .Q(\d_out_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[19] ),
        .Q(\d_out_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[2] ),
        .Q(\d_out_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[3] ),
        .Q(\d_out_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[4] ),
        .Q(\d_out_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[5] ),
        .Q(\d_out_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[6] ),
        .Q(\d_out_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[7] ),
        .Q(\d_out_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[8] ),
        .Q(\d_out_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[9] ),
        .Q(\d_out_reg[19]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    strb_i_1
       (.I0(adc_strb_1),
        .I1(\counter_q_reg[5]_0 ),
        .I2(p_1_in),
        .O(strb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    strb_i_1__0
       (.I0(adc_strb_2),
        .I1(\counter_q_reg[5]_0 ),
        .I2(p_1_in),
        .O(strb_reg_0));
  LUT6 #(
    .INIT(64'h0001000000000100)) 
    strb_i_2
       (.I0(\filter2/avg_binning1/counter_q_reg [3]),
        .I1(\filter2/avg_binning1/counter_q_reg [5]),
        .I2(\filter2/avg_binning1/counter_q_reg [4]),
        .I3(\filter2/avg_binning1/counter_q_reg [2]),
        .I4(\filter2/avg_binning1/counter_q_reg [0]),
        .I5(\filter2/avg_binning1/counter_q_reg [1]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    strb_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_i_1_n_0),
        .Q(adc_strb_1),
        .R(filter_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_165
       (.I0(trigged_reg_i_5_0[2]),
        .I1(d_round[15]),
        .I2(d_round[7]),
        .O(trigged_i_165_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_167
       (.I0(trigged_reg_i_5_0[0]),
        .I1(d_round[15]),
        .I2(d_round[5]),
        .O(trigged_i_167_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_168
       (.I0(O[2]),
        .I1(d_round[15]),
        .I2(d_round[3]),
        .O(trigged_i_168_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_172
       (.I0(d_round[15]),
        .O(trigged_i_172_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_173
       (.I0(d_round[14]),
        .O(trigged_i_173_n_0));
  LUT6 #(
    .INIT(64'h0CFF000A000C000A)) 
    trigged_i_26
       (.I0(d_round[14]),
        .I1(trigged_reg_i_93_n_6),
        .I2(trigged_reg_i_5_11),
        .I3(trigged_reg_i_5_12),
        .I4(d_round[15]),
        .I5(trigged_reg_i_93_n_5),
        .O(trigged_i_26_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_27
       (.I0(d_round[12]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_5_4[3]),
        .I3(trigged_reg_i_5_8),
        .I4(trigged_reg_i_5_10),
        .I5(trigged_i_95_n_0),
        .O(trigged_i_27_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_28
       (.I0(d_round[10]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_5_4[1]),
        .I3(trigged_reg_i_5_5),
        .I4(trigged_reg_i_5_7),
        .I5(trigged_i_96_n_0),
        .O(trigged_i_28_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_29
       (.I0(d_round[8]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_5_0[3]),
        .I3(trigged_reg_i_5_1),
        .I4(trigged_reg_i_5_3),
        .I5(trigged_i_98_n_0),
        .O(trigged_i_29_n_0));
  LUT6 #(
    .INIT(64'hA500000000C3A5C3)) 
    trigged_i_30
       (.I0(trigged_reg_i_93_n_6),
        .I1(d_round[14]),
        .I2(trigged_reg_i_5_11),
        .I3(d_round[15]),
        .I4(trigged_reg_i_93_n_5),
        .I5(trigged_reg_i_5_12),
        .O(trigged_i_30_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_31
       (.I0(trigged_reg_i_5_4[3]),
        .I1(d_round[15]),
        .I2(d_round[12]),
        .I3(trigged_reg_i_5_8),
        .I4(trigged_reg_i_5_9),
        .O(trigged_i_31_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_32
       (.I0(trigged_reg_i_5_4[1]),
        .I1(d_round[15]),
        .I2(d_round[10]),
        .I3(trigged_reg_i_5_5),
        .I4(trigged_reg_i_5_6),
        .O(trigged_i_32_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_33
       (.I0(trigged_reg_i_5_0[3]),
        .I1(d_round[15]),
        .I2(d_round[8]),
        .I3(trigged_reg_i_5_1),
        .I4(trigged_reg_i_5_2),
        .O(trigged_i_33_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_85
       (.I0(d_round[6]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_5_0[1]),
        .I3(trigged_reg_i_25_7),
        .I4(trigged_reg_i_25_9),
        .I5(trigged_i_165_n_0),
        .O(trigged_i_85_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_86
       (.I0(d_round[4]),
        .I1(d_round[15]),
        .I2(O[3]),
        .I3(trigged_reg_i_25_4),
        .I4(trigged_reg_i_25_6),
        .I5(trigged_i_167_n_0),
        .O(trigged_i_86_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_87
       (.I0(d_round[2]),
        .I1(d_round[15]),
        .I2(O[1]),
        .I3(trigged_reg_i_25_1),
        .I4(trigged_reg_i_25_3),
        .I5(trigged_i_168_n_0),
        .O(trigged_i_87_n_0));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    trigged_i_88
       (.I0(d_round[0]),
        .I1(Q),
        .I2(trigged_reg_i_25_0),
        .I3(O[0]),
        .I4(d_round[15]),
        .I5(d_round[1]),
        .O(trigged_i_88_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_89
       (.I0(trigged_reg_i_5_0[1]),
        .I1(d_round[15]),
        .I2(d_round[6]),
        .I3(trigged_reg_i_25_7),
        .I4(trigged_reg_i_25_8),
        .O(trigged_i_89_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_90
       (.I0(O[3]),
        .I1(d_round[15]),
        .I2(d_round[4]),
        .I3(trigged_reg_i_25_4),
        .I4(trigged_reg_i_25_5),
        .O(trigged_i_90_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_91
       (.I0(O[1]),
        .I1(d_round[15]),
        .I2(d_round[2]),
        .I3(trigged_reg_i_25_1),
        .I4(trigged_reg_i_25_2),
        .O(trigged_i_91_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    trigged_i_92
       (.I0(d_round[0]),
        .I1(Q),
        .I2(O[0]),
        .I3(d_round[15]),
        .I4(d_round[1]),
        .I5(trigged_reg_i_25_0),
        .O(trigged_i_92_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_95
       (.I0(trigged_i_174),
        .I1(d_round[15]),
        .I2(d_round[13]),
        .O(trigged_i_95_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_96
       (.I0(trigged_reg_i_5_4[2]),
        .I1(d_round[15]),
        .I2(d_round[11]),
        .O(trigged_i_96_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_98
       (.I0(trigged_reg_i_5_4[0]),
        .I1(d_round[15]),
        .I2(d_round[9]),
        .O(trigged_i_98_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_25
       (.CI(1'b0),
        .CO({trigged_reg_i_25_n_0,trigged_reg_i_25_n_1,trigged_reg_i_25_n_2,trigged_reg_i_25_n_3}),
        .CYINIT(1'b1),
        .DI({trigged_i_85_n_0,trigged_i_86_n_0,trigged_i_87_n_0,trigged_i_88_n_0}),
        .O(NLW_trigged_reg_i_25_O_UNCONNECTED[3:0]),
        .S({trigged_i_89_n_0,trigged_i_90_n_0,trigged_i_91_n_0,trigged_i_92_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_5
       (.CI(trigged_reg_i_25_n_0),
        .CO({trigged_i_33_0,trigged_reg_i_5_n_1,trigged_reg_i_5_n_2,trigged_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({trigged_i_26_n_0,trigged_i_27_n_0,trigged_i_28_n_0,trigged_i_29_n_0}),
        .O(NLW_trigged_reg_i_5_O_UNCONNECTED[3:0]),
        .S({trigged_i_30_n_0,trigged_i_31_n_0,trigged_i_32_n_0,trigged_i_33_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_93
       (.CI(CO),
        .CO({NLW_trigged_reg_i_93_CO_UNCONNECTED[3:2],trigged_reg_i_93_n_2,trigged_reg_i_93_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_trigged_reg_i_93_O_UNCONNECTED[3],trigged_reg_i_93_n_5,trigged_reg_i_93_n_6,trigged_i_174}),
        .S({1'b0,trigged_i_172_n_0,trigged_i_173_n_0,trigged_i_99}));
endmodule

(* ORIG_REF_NAME = "avg64_binning" *) 
module avg64_binning__parameterized0
   (DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[12]_0 ,
    adc_strb_4,
    trigged_i_192,
    trigged_i_42_0,
    \d_acc_reg[13]_0 ,
    \d_acc_reg[14]_0 ,
    \d_out_reg[19]_0 ,
    S,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_1 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    strb_reg_0,
    ifclk_out_OBUF_BUFG,
    CO,
    trigged_i_116,
    d_round,
    Q,
    O,
    trigged_reg_i_34_0,
    trigged_reg_i_34_1,
    trigged_reg_i_34_2,
    trigged_reg_i_34_3,
    trigged_reg_i_34_4,
    trigged_reg_i_34_5,
    trigged_reg_i_34_6,
    trigged_reg_i_6_0,
    trigged_reg_i_34_7,
    trigged_reg_i_34_8,
    trigged_reg_i_34_9,
    trigged_reg_i_6_1,
    trigged_reg_i_6_2,
    trigged_reg_i_6_3,
    trigged_reg_i_6_4,
    trigged_reg_i_6_5,
    trigged_reg_i_6_6,
    trigged_reg_i_6_7,
    trigged_reg_i_6_8,
    trigged_reg_i_6_9,
    trigged_reg_i_6_10,
    trigged_reg_i_6_11,
    trigged_reg_i_6_12,
    \d_acc_reg[15]_2 ,
    E);
  output [3:0]DI;
  output [3:0]\d_acc_reg[7]_0 ;
  output [3:0]\d_acc_reg[11]_0 ;
  output [0:0]\d_acc_reg[12]_0 ;
  output adc_strb_4;
  output [0:0]trigged_i_192;
  output [0:0]trigged_i_42_0;
  output \d_acc_reg[13]_0 ;
  output \d_acc_reg[14]_0 ;
  output [17:0]\d_out_reg[19]_0 ;
  input [3:0]S;
  input [3:0]\d_acc_reg[7]_1 ;
  input [3:0]\d_acc_reg[11]_1 ;
  input [1:0]\d_acc_reg[15]_0 ;
  input [2:0]\d_acc_reg[15]_1 ;
  input filter_rst;
  input strb_reg_0;
  input ifclk_out_OBUF_BUFG;
  input [0:0]CO;
  input [0:0]trigged_i_116;
  input [15:0]d_round;
  input [0:0]Q;
  input [3:0]O;
  input trigged_reg_i_34_0;
  input trigged_reg_i_34_1;
  input trigged_reg_i_34_2;
  input trigged_reg_i_34_3;
  input trigged_reg_i_34_4;
  input trigged_reg_i_34_5;
  input trigged_reg_i_34_6;
  input [3:0]trigged_reg_i_6_0;
  input trigged_reg_i_34_7;
  input trigged_reg_i_34_8;
  input trigged_reg_i_34_9;
  input trigged_reg_i_6_1;
  input trigged_reg_i_6_2;
  input trigged_reg_i_6_3;
  input [3:0]trigged_reg_i_6_4;
  input trigged_reg_i_6_5;
  input trigged_reg_i_6_6;
  input trigged_reg_i_6_7;
  input trigged_reg_i_6_8;
  input trigged_reg_i_6_9;
  input trigged_reg_i_6_10;
  input trigged_reg_i_6_11;
  input trigged_reg_i_6_12;
  input \d_acc_reg[15]_2 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire adc_strb_4;
  wire d_acc0_carry__0_n_0;
  wire d_acc0_carry__0_n_1;
  wire d_acc0_carry__0_n_2;
  wire d_acc0_carry__0_n_3;
  wire d_acc0_carry__0_n_4;
  wire d_acc0_carry__0_n_5;
  wire d_acc0_carry__0_n_6;
  wire d_acc0_carry__0_n_7;
  wire d_acc0_carry__1_n_0;
  wire d_acc0_carry__1_n_1;
  wire d_acc0_carry__1_n_2;
  wire d_acc0_carry__1_n_3;
  wire d_acc0_carry__1_n_4;
  wire d_acc0_carry__1_n_5;
  wire d_acc0_carry__1_n_6;
  wire d_acc0_carry__1_n_7;
  wire d_acc0_carry__2_i_1__2_n_0;
  wire d_acc0_carry__2_i_5__2_n_0;
  wire d_acc0_carry__2_n_0;
  wire d_acc0_carry__2_n_1;
  wire d_acc0_carry__2_n_2;
  wire d_acc0_carry__2_n_3;
  wire d_acc0_carry__2_n_4;
  wire d_acc0_carry__2_n_5;
  wire d_acc0_carry__2_n_6;
  wire d_acc0_carry__2_n_7;
  wire d_acc0_carry__3_i_1__2_n_0;
  wire d_acc0_carry__3_i_2__2_n_0;
  wire d_acc0_carry__3_i_3__2_n_0;
  wire d_acc0_carry__3_i_4__2_n_0;
  wire d_acc0_carry__3_i_5__2_n_0;
  wire d_acc0_carry__3_i_6__2_n_0;
  wire d_acc0_carry__3_i_7__2_n_0;
  wire d_acc0_carry__3_n_1;
  wire d_acc0_carry__3_n_2;
  wire d_acc0_carry__3_n_3;
  wire d_acc0_carry__3_n_4;
  wire d_acc0_carry__3_n_5;
  wire d_acc0_carry__3_n_6;
  wire d_acc0_carry__3_n_7;
  wire d_acc0_carry_n_0;
  wire d_acc0_carry_n_1;
  wire d_acc0_carry_n_2;
  wire d_acc0_carry_n_3;
  wire d_acc0_carry_n_4;
  wire d_acc0_carry_n_5;
  wire d_acc0_carry_n_6;
  wire d_acc0_carry_n_7;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire [3:0]\d_acc_reg[11]_1 ;
  wire [0:0]\d_acc_reg[12]_0 ;
  wire \d_acc_reg[13]_0 ;
  wire \d_acc_reg[14]_0 ;
  wire [1:0]\d_acc_reg[15]_0 ;
  wire [2:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [3:0]\d_acc_reg[7]_1 ;
  wire \d_acc_reg_n_0_[0] ;
  wire \d_acc_reg_n_0_[10] ;
  wire \d_acc_reg_n_0_[11] ;
  wire \d_acc_reg_n_0_[12] ;
  wire \d_acc_reg_n_0_[13] ;
  wire \d_acc_reg_n_0_[14] ;
  wire \d_acc_reg_n_0_[15] ;
  wire \d_acc_reg_n_0_[16] ;
  wire \d_acc_reg_n_0_[17] ;
  wire \d_acc_reg_n_0_[18] ;
  wire \d_acc_reg_n_0_[19] ;
  wire \d_acc_reg_n_0_[1] ;
  wire \d_acc_reg_n_0_[2] ;
  wire \d_acc_reg_n_0_[3] ;
  wire \d_acc_reg_n_0_[4] ;
  wire \d_acc_reg_n_0_[5] ;
  wire \d_acc_reg_n_0_[6] ;
  wire \d_acc_reg_n_0_[7] ;
  wire \d_acc_reg_n_0_[8] ;
  wire \d_acc_reg_n_0_[9] ;
  wire [17:0]\d_out_reg[19]_0 ;
  wire [15:0]d_round;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire strb_reg_0;
  wire trigged_i_102_n_0;
  wire trigged_i_103_n_0;
  wire trigged_i_104_n_0;
  wire trigged_i_105_n_0;
  wire trigged_i_106_n_0;
  wire trigged_i_107_n_0;
  wire trigged_i_108_n_0;
  wire trigged_i_109_n_0;
  wire trigged_i_112_n_0;
  wire trigged_i_113_n_0;
  wire trigged_i_115_n_0;
  wire [0:0]trigged_i_116;
  wire trigged_i_183_n_0;
  wire trigged_i_185_n_0;
  wire trigged_i_186_n_0;
  wire trigged_i_190_n_0;
  wire trigged_i_191_n_0;
  wire [0:0]trigged_i_192;
  wire trigged_i_35_n_0;
  wire trigged_i_36_n_0;
  wire trigged_i_37_n_0;
  wire trigged_i_38_n_0;
  wire trigged_i_39_n_0;
  wire trigged_i_40_n_0;
  wire trigged_i_41_n_0;
  wire [0:0]trigged_i_42_0;
  wire trigged_i_42_n_0;
  wire trigged_reg_i_110_n_2;
  wire trigged_reg_i_110_n_3;
  wire trigged_reg_i_110_n_5;
  wire trigged_reg_i_110_n_6;
  wire trigged_reg_i_34_0;
  wire trigged_reg_i_34_1;
  wire trigged_reg_i_34_2;
  wire trigged_reg_i_34_3;
  wire trigged_reg_i_34_4;
  wire trigged_reg_i_34_5;
  wire trigged_reg_i_34_6;
  wire trigged_reg_i_34_7;
  wire trigged_reg_i_34_8;
  wire trigged_reg_i_34_9;
  wire trigged_reg_i_34_n_0;
  wire trigged_reg_i_34_n_1;
  wire trigged_reg_i_34_n_2;
  wire trigged_reg_i_34_n_3;
  wire [3:0]trigged_reg_i_6_0;
  wire trigged_reg_i_6_1;
  wire trigged_reg_i_6_10;
  wire trigged_reg_i_6_11;
  wire trigged_reg_i_6_12;
  wire trigged_reg_i_6_2;
  wire trigged_reg_i_6_3;
  wire [3:0]trigged_reg_i_6_4;
  wire trigged_reg_i_6_5;
  wire trigged_reg_i_6_6;
  wire trigged_reg_i_6_7;
  wire trigged_reg_i_6_8;
  wire trigged_reg_i_6_9;
  wire trigged_reg_i_6_n_1;
  wire trigged_reg_i_6_n_2;
  wire trigged_reg_i_6_n_3;
  wire [3:3]NLW_d_acc0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_trigged_reg_i_110_CO_UNCONNECTED;
  wire [3:3]NLW_trigged_reg_i_110_O_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_34_O_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_6_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry
       (.CI(1'b0),
        .CO({d_acc0_carry_n_0,d_acc0_carry_n_1,d_acc0_carry_n_2,d_acc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({d_acc0_carry_n_4,d_acc0_carry_n_5,d_acc0_carry_n_6,d_acc0_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__0
       (.CI(d_acc0_carry_n_0),
        .CO({d_acc0_carry__0_n_0,d_acc0_carry__0_n_1,d_acc0_carry__0_n_2,d_acc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[7]_0 ),
        .O({d_acc0_carry__0_n_4,d_acc0_carry__0_n_5,d_acc0_carry__0_n_6,d_acc0_carry__0_n_7}),
        .S(\d_acc_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_1__2
       (.I0(\d_acc_reg_n_0_[7] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_2__2
       (.I0(\d_acc_reg_n_0_[6] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_3__2
       (.I0(\d_acc_reg_n_0_[5] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_4__2
       (.I0(\d_acc_reg_n_0_[4] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__1
       (.CI(d_acc0_carry__0_n_0),
        .CO({d_acc0_carry__1_n_0,d_acc0_carry__1_n_1,d_acc0_carry__1_n_2,d_acc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[11]_0 ),
        .O({d_acc0_carry__1_n_4,d_acc0_carry__1_n_5,d_acc0_carry__1_n_6,d_acc0_carry__1_n_7}),
        .S(\d_acc_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_1__2
       (.I0(\d_acc_reg_n_0_[11] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_2__2
       (.I0(\d_acc_reg_n_0_[10] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_3__2
       (.I0(\d_acc_reg_n_0_[9] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_4__2
       (.I0(\d_acc_reg_n_0_[8] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__2
       (.CI(d_acc0_carry__1_n_0),
        .CO({d_acc0_carry__2_n_0,d_acc0_carry__2_n_1,d_acc0_carry__2_n_2,d_acc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({d_acc0_carry__2_i_1__2_n_0,\d_acc_reg[15]_0 ,\d_acc_reg[12]_0 }),
        .O({d_acc0_carry__2_n_4,d_acc0_carry__2_n_5,d_acc0_carry__2_n_6,d_acc0_carry__2_n_7}),
        .S({d_acc0_carry__2_i_5__2_n_0,\d_acc_reg[15]_1 }));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_10__2
       (.I0(\d_acc_reg_n_0_[13] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_1__2
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_4__2
       (.I0(\d_acc_reg_n_0_[12] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__2_i_5__2
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[15] ),
        .O(d_acc0_carry__2_i_5__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_9__2
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__3
       (.CI(d_acc0_carry__2_n_0),
        .CO({NLW_d_acc0_carry__3_CO_UNCONNECTED[3],d_acc0_carry__3_n_1,d_acc0_carry__3_n_2,d_acc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__3_i_1__2_n_0,d_acc0_carry__3_i_2__2_n_0,d_acc0_carry__3_i_3__2_n_0}),
        .O({d_acc0_carry__3_n_4,d_acc0_carry__3_n_5,d_acc0_carry__3_n_6,d_acc0_carry__3_n_7}),
        .S({d_acc0_carry__3_i_4__2_n_0,d_acc0_carry__3_i_5__2_n_0,d_acc0_carry__3_i_6__2_n_0,d_acc0_carry__3_i_7__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_1__2
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_2__2
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_3__2
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_3__2_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_4__2
       (.I0(\d_acc_reg_n_0_[18] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[19] ),
        .O(d_acc0_carry__3_i_4__2_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_5__2
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[18] ),
        .O(d_acc0_carry__3_i_5__2_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_6__2
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[17] ),
        .O(d_acc0_carry__3_i_6__2_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_7__2
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[16] ),
        .O(d_acc0_carry__3_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_1__2
       (.I0(\d_acc_reg_n_0_[3] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_2__2
       (.I0(\d_acc_reg_n_0_[2] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_3__2
       (.I0(\d_acc_reg_n_0_[1] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_4__2
       (.I0(\d_acc_reg_n_0_[0] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[0]));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_7),
        .Q(\d_acc_reg_n_0_[0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_5),
        .Q(\d_acc_reg_n_0_[10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_4),
        .Q(\d_acc_reg_n_0_[11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_7),
        .Q(\d_acc_reg_n_0_[12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_6),
        .Q(\d_acc_reg_n_0_[13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_5),
        .Q(\d_acc_reg_n_0_[14] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_4),
        .Q(\d_acc_reg_n_0_[15] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_7),
        .Q(\d_acc_reg_n_0_[16] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_6),
        .Q(\d_acc_reg_n_0_[17] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_5),
        .Q(\d_acc_reg_n_0_[18] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_4),
        .Q(\d_acc_reg_n_0_[19] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_6),
        .Q(\d_acc_reg_n_0_[1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_5),
        .Q(\d_acc_reg_n_0_[2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_4),
        .Q(\d_acc_reg_n_0_[3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_7),
        .Q(\d_acc_reg_n_0_[4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_6),
        .Q(\d_acc_reg_n_0_[5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_5),
        .Q(\d_acc_reg_n_0_[6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_4),
        .Q(\d_acc_reg_n_0_[7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_7),
        .Q(\d_acc_reg_n_0_[8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_6),
        .Q(\d_acc_reg_n_0_[9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[10] ),
        .Q(\d_out_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[11] ),
        .Q(\d_out_reg[19]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[12] ),
        .Q(\d_out_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[13] ),
        .Q(\d_out_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[14] ),
        .Q(\d_out_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[15] ),
        .Q(\d_out_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[16] ),
        .Q(\d_out_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[17] ),
        .Q(\d_out_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[18] ),
        .Q(\d_out_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[19] ),
        .Q(\d_out_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[2] ),
        .Q(\d_out_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[3] ),
        .Q(\d_out_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[4] ),
        .Q(\d_out_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[5] ),
        .Q(\d_out_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[6] ),
        .Q(\d_out_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[7] ),
        .Q(\d_out_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[8] ),
        .Q(\d_out_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[9] ),
        .Q(\d_out_reg[19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    strb_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_reg_0),
        .Q(adc_strb_4),
        .R(filter_rst));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_102
       (.I0(d_round[6]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_6_0[1]),
        .I3(trigged_reg_i_34_7),
        .I4(trigged_reg_i_34_9),
        .I5(trigged_i_183_n_0),
        .O(trigged_i_102_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_103
       (.I0(d_round[4]),
        .I1(d_round[15]),
        .I2(O[3]),
        .I3(trigged_reg_i_34_4),
        .I4(trigged_reg_i_34_6),
        .I5(trigged_i_185_n_0),
        .O(trigged_i_103_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_104
       (.I0(d_round[2]),
        .I1(d_round[15]),
        .I2(O[1]),
        .I3(trigged_reg_i_34_1),
        .I4(trigged_reg_i_34_3),
        .I5(trigged_i_186_n_0),
        .O(trigged_i_104_n_0));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    trigged_i_105
       (.I0(d_round[0]),
        .I1(Q),
        .I2(trigged_reg_i_34_0),
        .I3(O[0]),
        .I4(d_round[15]),
        .I5(d_round[1]),
        .O(trigged_i_105_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_106
       (.I0(trigged_reg_i_6_0[1]),
        .I1(d_round[15]),
        .I2(d_round[6]),
        .I3(trigged_reg_i_34_7),
        .I4(trigged_reg_i_34_8),
        .O(trigged_i_106_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_107
       (.I0(O[3]),
        .I1(d_round[15]),
        .I2(d_round[4]),
        .I3(trigged_reg_i_34_4),
        .I4(trigged_reg_i_34_5),
        .O(trigged_i_107_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_108
       (.I0(O[1]),
        .I1(d_round[15]),
        .I2(d_round[2]),
        .I3(trigged_reg_i_34_1),
        .I4(trigged_reg_i_34_2),
        .O(trigged_i_108_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    trigged_i_109
       (.I0(d_round[0]),
        .I1(Q),
        .I2(O[0]),
        .I3(d_round[15]),
        .I4(d_round[1]),
        .I5(trigged_reg_i_34_0),
        .O(trigged_i_109_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_112
       (.I0(trigged_i_192),
        .I1(d_round[15]),
        .I2(d_round[13]),
        .O(trigged_i_112_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_113
       (.I0(trigged_reg_i_6_4[2]),
        .I1(d_round[15]),
        .I2(d_round[11]),
        .O(trigged_i_113_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_115
       (.I0(trigged_reg_i_6_4[0]),
        .I1(d_round[15]),
        .I2(d_round[9]),
        .O(trigged_i_115_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_183
       (.I0(trigged_reg_i_6_0[2]),
        .I1(d_round[15]),
        .I2(d_round[7]),
        .O(trigged_i_183_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_185
       (.I0(trigged_reg_i_6_0[0]),
        .I1(d_round[15]),
        .I2(d_round[5]),
        .O(trigged_i_185_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_186
       (.I0(O[2]),
        .I1(d_round[15]),
        .I2(d_round[3]),
        .O(trigged_i_186_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_190
       (.I0(d_round[15]),
        .O(trigged_i_190_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_191
       (.I0(d_round[14]),
        .O(trigged_i_191_n_0));
  LUT6 #(
    .INIT(64'h0CFF000A000C000A)) 
    trigged_i_35
       (.I0(d_round[14]),
        .I1(trigged_reg_i_110_n_6),
        .I2(trigged_reg_i_6_11),
        .I3(trigged_reg_i_6_12),
        .I4(d_round[15]),
        .I5(trigged_reg_i_110_n_5),
        .O(trigged_i_35_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_36
       (.I0(d_round[12]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_6_4[3]),
        .I3(trigged_reg_i_6_8),
        .I4(trigged_reg_i_6_10),
        .I5(trigged_i_112_n_0),
        .O(trigged_i_36_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_37
       (.I0(d_round[10]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_6_4[1]),
        .I3(trigged_reg_i_6_5),
        .I4(trigged_reg_i_6_7),
        .I5(trigged_i_113_n_0),
        .O(trigged_i_37_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_38
       (.I0(d_round[8]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_6_0[3]),
        .I3(trigged_reg_i_6_1),
        .I4(trigged_reg_i_6_3),
        .I5(trigged_i_115_n_0),
        .O(trigged_i_38_n_0));
  LUT6 #(
    .INIT(64'hA500000000C3A5C3)) 
    trigged_i_39
       (.I0(trigged_reg_i_110_n_6),
        .I1(d_round[14]),
        .I2(trigged_reg_i_6_11),
        .I3(d_round[15]),
        .I4(trigged_reg_i_110_n_5),
        .I5(trigged_reg_i_6_12),
        .O(trigged_i_39_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_40
       (.I0(trigged_reg_i_6_4[3]),
        .I1(d_round[15]),
        .I2(d_round[12]),
        .I3(trigged_reg_i_6_8),
        .I4(trigged_reg_i_6_9),
        .O(trigged_i_40_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_41
       (.I0(trigged_reg_i_6_4[1]),
        .I1(d_round[15]),
        .I2(d_round[10]),
        .I3(trigged_reg_i_6_5),
        .I4(trigged_reg_i_6_6),
        .O(trigged_i_41_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_42
       (.I0(trigged_reg_i_6_0[3]),
        .I1(d_round[15]),
        .I2(d_round[8]),
        .I3(trigged_reg_i_6_1),
        .I4(trigged_reg_i_6_2),
        .O(trigged_i_42_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_110
       (.CI(CO),
        .CO({NLW_trigged_reg_i_110_CO_UNCONNECTED[3:2],trigged_reg_i_110_n_2,trigged_reg_i_110_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_trigged_reg_i_110_O_UNCONNECTED[3],trigged_reg_i_110_n_5,trigged_reg_i_110_n_6,trigged_i_192}),
        .S({1'b0,trigged_i_190_n_0,trigged_i_191_n_0,trigged_i_116}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_34
       (.CI(1'b0),
        .CO({trigged_reg_i_34_n_0,trigged_reg_i_34_n_1,trigged_reg_i_34_n_2,trigged_reg_i_34_n_3}),
        .CYINIT(1'b1),
        .DI({trigged_i_102_n_0,trigged_i_103_n_0,trigged_i_104_n_0,trigged_i_105_n_0}),
        .O(NLW_trigged_reg_i_34_O_UNCONNECTED[3:0]),
        .S({trigged_i_106_n_0,trigged_i_107_n_0,trigged_i_108_n_0,trigged_i_109_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_6
       (.CI(trigged_reg_i_34_n_0),
        .CO({trigged_i_42_0,trigged_reg_i_6_n_1,trigged_reg_i_6_n_2,trigged_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({trigged_i_35_n_0,trigged_i_36_n_0,trigged_i_37_n_0,trigged_i_38_n_0}),
        .O(NLW_trigged_reg_i_6_O_UNCONNECTED[3:0]),
        .S({trigged_i_39_n_0,trigged_i_40_n_0,trigged_i_41_n_0,trigged_i_42_n_0}));
endmodule

(* ORIG_REF_NAME = "avg64_binning" *) 
module avg64_binning__parameterized0_21
   (DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[12]_0 ,
    adc_strb_2,
    trigged_i_156,
    trigged_i_24_0,
    \d_acc_reg[13]_0 ,
    \d_acc_reg[14]_0 ,
    \d_out_reg[19]_0 ,
    S,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_1 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    strb_reg_0,
    ifclk_out_OBUF_BUFG,
    trigged_reg_i_4_0,
    CO,
    trigged_i_82,
    d_round,
    Q,
    trigged_reg_i_16_0,
    trigged_reg_i_16_1,
    trigged_reg_i_16_2,
    trigged_reg_i_16_3,
    trigged_reg_i_16_4,
    trigged_reg_i_16_5,
    trigged_reg_i_16_6,
    trigged_reg_i_16_7,
    trigged_reg_i_16_8,
    trigged_reg_i_16_9,
    trigged_reg_i_4_1,
    trigged_reg_i_4_2,
    trigged_reg_i_4_3,
    trigged_reg_i_4_4,
    trigged_reg_i_4_5,
    trigged_reg_i_4_6,
    trigged_reg_i_4_7,
    trigged_reg_i_4_8,
    trigged_reg_i_4_9,
    trigged_reg_i_4_10,
    trigged_reg_i_4_11,
    trigged_i_19_0,
    \d_acc_reg[15]_2 ,
    E);
  output [3:0]DI;
  output [3:0]\d_acc_reg[7]_0 ;
  output [3:0]\d_acc_reg[11]_0 ;
  output [0:0]\d_acc_reg[12]_0 ;
  output adc_strb_2;
  output [0:0]trigged_i_156;
  output [0:0]trigged_i_24_0;
  output \d_acc_reg[13]_0 ;
  output \d_acc_reg[14]_0 ;
  output [17:0]\d_out_reg[19]_0 ;
  input [3:0]S;
  input [3:0]\d_acc_reg[7]_1 ;
  input [3:0]\d_acc_reg[11]_1 ;
  input [1:0]\d_acc_reg[15]_0 ;
  input [2:0]\d_acc_reg[15]_1 ;
  input filter_rst;
  input strb_reg_0;
  input ifclk_out_OBUF_BUFG;
  input [6:0]trigged_reg_i_4_0;
  input [0:0]CO;
  input [0:0]trigged_i_82;
  input [15:0]d_round;
  input [0:0]Q;
  input trigged_reg_i_16_0;
  input trigged_reg_i_16_1;
  input trigged_reg_i_16_2;
  input trigged_reg_i_16_3;
  input trigged_reg_i_16_4;
  input trigged_reg_i_16_5;
  input trigged_reg_i_16_6;
  input trigged_reg_i_16_7;
  input trigged_reg_i_16_8;
  input trigged_reg_i_16_9;
  input trigged_reg_i_4_1;
  input trigged_reg_i_4_2;
  input trigged_reg_i_4_3;
  input trigged_reg_i_4_4;
  input trigged_reg_i_4_5;
  input trigged_reg_i_4_6;
  input trigged_reg_i_4_7;
  input trigged_reg_i_4_8;
  input trigged_reg_i_4_9;
  input trigged_reg_i_4_10;
  input trigged_reg_i_4_11;
  input [4:0]trigged_i_19_0;
  input \d_acc_reg[15]_2 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire adc_strb_2;
  wire d_acc0_carry__0_n_0;
  wire d_acc0_carry__0_n_1;
  wire d_acc0_carry__0_n_2;
  wire d_acc0_carry__0_n_3;
  wire d_acc0_carry__0_n_4;
  wire d_acc0_carry__0_n_5;
  wire d_acc0_carry__0_n_6;
  wire d_acc0_carry__0_n_7;
  wire d_acc0_carry__1_n_0;
  wire d_acc0_carry__1_n_1;
  wire d_acc0_carry__1_n_2;
  wire d_acc0_carry__1_n_3;
  wire d_acc0_carry__1_n_4;
  wire d_acc0_carry__1_n_5;
  wire d_acc0_carry__1_n_6;
  wire d_acc0_carry__1_n_7;
  wire d_acc0_carry__2_i_1__0_n_0;
  wire d_acc0_carry__2_i_5__0_n_0;
  wire d_acc0_carry__2_n_0;
  wire d_acc0_carry__2_n_1;
  wire d_acc0_carry__2_n_2;
  wire d_acc0_carry__2_n_3;
  wire d_acc0_carry__2_n_4;
  wire d_acc0_carry__2_n_5;
  wire d_acc0_carry__2_n_6;
  wire d_acc0_carry__2_n_7;
  wire d_acc0_carry__3_i_1__0_n_0;
  wire d_acc0_carry__3_i_2__0_n_0;
  wire d_acc0_carry__3_i_3__0_n_0;
  wire d_acc0_carry__3_i_4__0_n_0;
  wire d_acc0_carry__3_i_5__0_n_0;
  wire d_acc0_carry__3_i_6__0_n_0;
  wire d_acc0_carry__3_i_7__0_n_0;
  wire d_acc0_carry__3_n_1;
  wire d_acc0_carry__3_n_2;
  wire d_acc0_carry__3_n_3;
  wire d_acc0_carry__3_n_4;
  wire d_acc0_carry__3_n_5;
  wire d_acc0_carry__3_n_6;
  wire d_acc0_carry__3_n_7;
  wire d_acc0_carry_n_0;
  wire d_acc0_carry_n_1;
  wire d_acc0_carry_n_2;
  wire d_acc0_carry_n_3;
  wire d_acc0_carry_n_4;
  wire d_acc0_carry_n_5;
  wire d_acc0_carry_n_6;
  wire d_acc0_carry_n_7;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire [3:0]\d_acc_reg[11]_1 ;
  wire [0:0]\d_acc_reg[12]_0 ;
  wire \d_acc_reg[13]_0 ;
  wire \d_acc_reg[14]_0 ;
  wire [1:0]\d_acc_reg[15]_0 ;
  wire [2:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [3:0]\d_acc_reg[7]_1 ;
  wire \d_acc_reg_n_0_[0] ;
  wire \d_acc_reg_n_0_[10] ;
  wire \d_acc_reg_n_0_[11] ;
  wire \d_acc_reg_n_0_[12] ;
  wire \d_acc_reg_n_0_[13] ;
  wire \d_acc_reg_n_0_[14] ;
  wire \d_acc_reg_n_0_[15] ;
  wire \d_acc_reg_n_0_[16] ;
  wire \d_acc_reg_n_0_[17] ;
  wire \d_acc_reg_n_0_[18] ;
  wire \d_acc_reg_n_0_[19] ;
  wire \d_acc_reg_n_0_[1] ;
  wire \d_acc_reg_n_0_[2] ;
  wire \d_acc_reg_n_0_[3] ;
  wire \d_acc_reg_n_0_[4] ;
  wire \d_acc_reg_n_0_[5] ;
  wire \d_acc_reg_n_0_[6] ;
  wire \d_acc_reg_n_0_[7] ;
  wire \d_acc_reg_n_0_[8] ;
  wire \d_acc_reg_n_0_[9] ;
  wire [17:0]\d_out_reg[19]_0 ;
  wire [15:0]d_round;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire [15:14]\simple_trigger/out0 ;
  wire [15:14]\simple_trigger/p_0_in ;
  wire strb_reg_0;
  wire trigged_i_147_n_0;
  wire trigged_i_149_n_0;
  wire trigged_i_150_n_0;
  wire [0:0]trigged_i_156;
  wire trigged_i_17_n_0;
  wire trigged_i_18_n_0;
  wire [4:0]trigged_i_19_0;
  wire trigged_i_19_n_0;
  wire trigged_i_20_n_0;
  wire trigged_i_21_n_0;
  wire trigged_i_22_n_0;
  wire trigged_i_23_n_0;
  wire [0:0]trigged_i_24_0;
  wire trigged_i_24_n_0;
  wire trigged_i_68_n_0;
  wire trigged_i_69_n_0;
  wire trigged_i_70_n_0;
  wire trigged_i_71_n_0;
  wire trigged_i_72_n_0;
  wire trigged_i_73_n_0;
  wire trigged_i_74_n_0;
  wire trigged_i_75_n_0;
  wire trigged_i_78_n_0;
  wire trigged_i_79_n_0;
  wire trigged_i_81_n_0;
  wire [0:0]trigged_i_82;
  wire trigged_reg_i_16_0;
  wire trigged_reg_i_16_1;
  wire trigged_reg_i_16_2;
  wire trigged_reg_i_16_3;
  wire trigged_reg_i_16_4;
  wire trigged_reg_i_16_5;
  wire trigged_reg_i_16_6;
  wire trigged_reg_i_16_7;
  wire trigged_reg_i_16_8;
  wire trigged_reg_i_16_9;
  wire trigged_reg_i_16_n_0;
  wire trigged_reg_i_16_n_1;
  wire trigged_reg_i_16_n_2;
  wire trigged_reg_i_16_n_3;
  wire [6:0]trigged_reg_i_4_0;
  wire trigged_reg_i_4_1;
  wire trigged_reg_i_4_10;
  wire trigged_reg_i_4_11;
  wire trigged_reg_i_4_2;
  wire trigged_reg_i_4_3;
  wire trigged_reg_i_4_4;
  wire trigged_reg_i_4_5;
  wire trigged_reg_i_4_6;
  wire trigged_reg_i_4_7;
  wire trigged_reg_i_4_8;
  wire trigged_reg_i_4_9;
  wire trigged_reg_i_4_n_1;
  wire trigged_reg_i_4_n_2;
  wire trigged_reg_i_4_n_3;
  wire trigged_reg_i_76_n_2;
  wire trigged_reg_i_76_n_3;
  wire [3:3]NLW_d_acc0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_trigged_reg_i_4_O_UNCONNECTED;
  wire [3:2]NLW_trigged_reg_i_76_CO_UNCONNECTED;
  wire [3:3]NLW_trigged_reg_i_76_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry
       (.CI(1'b0),
        .CO({d_acc0_carry_n_0,d_acc0_carry_n_1,d_acc0_carry_n_2,d_acc0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({d_acc0_carry_n_4,d_acc0_carry_n_5,d_acc0_carry_n_6,d_acc0_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__0
       (.CI(d_acc0_carry_n_0),
        .CO({d_acc0_carry__0_n_0,d_acc0_carry__0_n_1,d_acc0_carry__0_n_2,d_acc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[7]_0 ),
        .O({d_acc0_carry__0_n_4,d_acc0_carry__0_n_5,d_acc0_carry__0_n_6,d_acc0_carry__0_n_7}),
        .S(\d_acc_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_1__0
       (.I0(\d_acc_reg_n_0_[7] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_2__0
       (.I0(\d_acc_reg_n_0_[6] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_3__0
       (.I0(\d_acc_reg_n_0_[5] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__0_i_4__0
       (.I0(\d_acc_reg_n_0_[4] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[7]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__1
       (.CI(d_acc0_carry__0_n_0),
        .CO({d_acc0_carry__1_n_0,d_acc0_carry__1_n_1,d_acc0_carry__1_n_2,d_acc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\d_acc_reg[11]_0 ),
        .O({d_acc0_carry__1_n_4,d_acc0_carry__1_n_5,d_acc0_carry__1_n_6,d_acc0_carry__1_n_7}),
        .S(\d_acc_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_1__0
       (.I0(\d_acc_reg_n_0_[11] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_2__0
       (.I0(\d_acc_reg_n_0_[10] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_3__0
       (.I0(\d_acc_reg_n_0_[9] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__1_i_4__0
       (.I0(\d_acc_reg_n_0_[8] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[11]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__2
       (.CI(d_acc0_carry__1_n_0),
        .CO({d_acc0_carry__2_n_0,d_acc0_carry__2_n_1,d_acc0_carry__2_n_2,d_acc0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({d_acc0_carry__2_i_1__0_n_0,\d_acc_reg[15]_0 ,\d_acc_reg[12]_0 }),
        .O({d_acc0_carry__2_n_4,d_acc0_carry__2_n_5,d_acc0_carry__2_n_6,d_acc0_carry__2_n_7}),
        .S({d_acc0_carry__2_i_5__0_n_0,\d_acc_reg[15]_1 }));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_10__0
       (.I0(\d_acc_reg_n_0_[13] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_1__0
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_4__0
       (.I0(\d_acc_reg_n_0_[12] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__2_i_5__0
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[15] ),
        .O(d_acc0_carry__2_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__2_i_9__0
       (.I0(\d_acc_reg_n_0_[14] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(\d_acc_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 d_acc0_carry__3
       (.CI(d_acc0_carry__2_n_0),
        .CO({NLW_d_acc0_carry__3_CO_UNCONNECTED[3],d_acc0_carry__3_n_1,d_acc0_carry__3_n_2,d_acc0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__3_i_1__0_n_0,d_acc0_carry__3_i_2__0_n_0,d_acc0_carry__3_i_3__0_n_0}),
        .O({d_acc0_carry__3_n_4,d_acc0_carry__3_n_5,d_acc0_carry__3_n_6,d_acc0_carry__3_n_7}),
        .S({d_acc0_carry__3_i_4__0_n_0,d_acc0_carry__3_i_5__0_n_0,d_acc0_carry__3_i_6__0_n_0,d_acc0_carry__3_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_1__0
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_2__0
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry__3_i_3__0
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(d_acc0_carry__3_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_4__0
       (.I0(\d_acc_reg_n_0_[18] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[19] ),
        .O(d_acc0_carry__3_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_5__0
       (.I0(\d_acc_reg_n_0_[17] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[18] ),
        .O(d_acc0_carry__3_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_6__0
       (.I0(\d_acc_reg_n_0_[16] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[17] ),
        .O(d_acc0_carry__3_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    d_acc0_carry__3_i_7__0
       (.I0(\d_acc_reg_n_0_[15] ),
        .I1(\d_acc_reg[15]_2 ),
        .I2(\d_acc_reg_n_0_[16] ),
        .O(d_acc0_carry__3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_1__0
       (.I0(\d_acc_reg_n_0_[3] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_2__0
       (.I0(\d_acc_reg_n_0_[2] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_3__0
       (.I0(\d_acc_reg_n_0_[1] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    d_acc0_carry_i_4__0
       (.I0(\d_acc_reg_n_0_[0] ),
        .I1(\d_acc_reg[15]_2 ),
        .O(DI[0]));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_7),
        .Q(\d_acc_reg_n_0_[0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_5),
        .Q(\d_acc_reg_n_0_[10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_4),
        .Q(\d_acc_reg_n_0_[11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_7),
        .Q(\d_acc_reg_n_0_[12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_6),
        .Q(\d_acc_reg_n_0_[13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_5),
        .Q(\d_acc_reg_n_0_[14] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__2_n_4),
        .Q(\d_acc_reg_n_0_[15] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_7),
        .Q(\d_acc_reg_n_0_[16] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_6),
        .Q(\d_acc_reg_n_0_[17] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_5),
        .Q(\d_acc_reg_n_0_[18] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__3_n_4),
        .Q(\d_acc_reg_n_0_[19] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_6),
        .Q(\d_acc_reg_n_0_[1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_5),
        .Q(\d_acc_reg_n_0_[2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry_n_4),
        .Q(\d_acc_reg_n_0_[3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_7),
        .Q(\d_acc_reg_n_0_[4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_6),
        .Q(\d_acc_reg_n_0_[5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_5),
        .Q(\d_acc_reg_n_0_[6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__0_n_4),
        .Q(\d_acc_reg_n_0_[7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_7),
        .Q(\d_acc_reg_n_0_[8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_acc_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(d_acc0_carry__1_n_6),
        .Q(\d_acc_reg_n_0_[9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[10] ),
        .Q(\d_out_reg[19]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[11] ),
        .Q(\d_out_reg[19]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[12] ),
        .Q(\d_out_reg[19]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[13] ),
        .Q(\d_out_reg[19]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[14] ),
        .Q(\d_out_reg[19]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[15] ),
        .Q(\d_out_reg[19]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[16] ),
        .Q(\d_out_reg[19]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[17] ),
        .Q(\d_out_reg[19]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[18] ),
        .Q(\d_out_reg[19]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[19] ),
        .Q(\d_out_reg[19]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[2] ),
        .Q(\d_out_reg[19]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[3] ),
        .Q(\d_out_reg[19]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[4] ),
        .Q(\d_out_reg[19]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[5] ),
        .Q(\d_out_reg[19]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[6] ),
        .Q(\d_out_reg[19]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[7] ),
        .Q(\d_out_reg[19]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[8] ),
        .Q(\d_out_reg[19]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(E),
        .D(\d_acc_reg_n_0_[9] ),
        .Q(\d_out_reg[19]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    strb_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_reg_0),
        .Q(adc_strb_2),
        .R(filter_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_147
       (.I0(trigged_i_19_0[2]),
        .I1(d_round[15]),
        .I2(d_round[7]),
        .O(trigged_i_147_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_149
       (.I0(trigged_i_19_0[1]),
        .I1(d_round[15]),
        .I2(d_round[5]),
        .O(trigged_i_149_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_150
       (.I0(trigged_i_19_0[0]),
        .I1(d_round[15]),
        .I2(d_round[3]),
        .O(trigged_i_150_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_154
       (.I0(d_round[15]),
        .O(\simple_trigger/p_0_in [15]));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_155
       (.I0(d_round[14]),
        .O(\simple_trigger/p_0_in [14]));
  LUT6 #(
    .INIT(64'h0CFF000A000C000A)) 
    trigged_i_17
       (.I0(d_round[14]),
        .I1(\simple_trigger/out0 [14]),
        .I2(trigged_reg_i_4_10),
        .I3(trigged_reg_i_4_11),
        .I4(d_round[15]),
        .I5(\simple_trigger/out0 [15]),
        .O(trigged_i_17_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_18
       (.I0(d_round[12]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[6]),
        .I3(trigged_reg_i_4_7),
        .I4(trigged_reg_i_4_9),
        .I5(trigged_i_78_n_0),
        .O(trigged_i_18_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_19
       (.I0(d_round[10]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[5]),
        .I3(trigged_reg_i_4_4),
        .I4(trigged_reg_i_4_6),
        .I5(trigged_i_79_n_0),
        .O(trigged_i_19_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_20
       (.I0(d_round[8]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[4]),
        .I3(trigged_reg_i_4_1),
        .I4(trigged_reg_i_4_3),
        .I5(trigged_i_81_n_0),
        .O(trigged_i_20_n_0));
  LUT6 #(
    .INIT(64'hA500000000C3A5C3)) 
    trigged_i_21
       (.I0(\simple_trigger/out0 [14]),
        .I1(d_round[14]),
        .I2(trigged_reg_i_4_10),
        .I3(d_round[15]),
        .I4(\simple_trigger/out0 [15]),
        .I5(trigged_reg_i_4_11),
        .O(trigged_i_21_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_22
       (.I0(trigged_reg_i_4_0[6]),
        .I1(d_round[15]),
        .I2(d_round[12]),
        .I3(trigged_reg_i_4_7),
        .I4(trigged_reg_i_4_8),
        .O(trigged_i_22_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_23
       (.I0(trigged_reg_i_4_0[5]),
        .I1(d_round[15]),
        .I2(d_round[10]),
        .I3(trigged_reg_i_4_4),
        .I4(trigged_reg_i_4_5),
        .O(trigged_i_23_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_24
       (.I0(trigged_reg_i_4_0[4]),
        .I1(d_round[15]),
        .I2(d_round[8]),
        .I3(trigged_reg_i_4_1),
        .I4(trigged_reg_i_4_2),
        .O(trigged_i_24_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_68
       (.I0(d_round[6]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[3]),
        .I3(trigged_reg_i_16_7),
        .I4(trigged_reg_i_16_9),
        .I5(trigged_i_147_n_0),
        .O(trigged_i_68_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_69
       (.I0(d_round[4]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[2]),
        .I3(trigged_reg_i_16_4),
        .I4(trigged_reg_i_16_6),
        .I5(trigged_i_149_n_0),
        .O(trigged_i_69_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    trigged_i_70
       (.I0(d_round[2]),
        .I1(d_round[15]),
        .I2(trigged_reg_i_4_0[1]),
        .I3(trigged_reg_i_16_1),
        .I4(trigged_reg_i_16_3),
        .I5(trigged_i_150_n_0),
        .O(trigged_i_70_n_0));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    trigged_i_71
       (.I0(d_round[0]),
        .I1(Q),
        .I2(trigged_reg_i_16_0),
        .I3(trigged_reg_i_4_0[0]),
        .I4(d_round[15]),
        .I5(d_round[1]),
        .O(trigged_i_71_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_72
       (.I0(trigged_reg_i_4_0[3]),
        .I1(d_round[15]),
        .I2(d_round[6]),
        .I3(trigged_reg_i_16_7),
        .I4(trigged_reg_i_16_8),
        .O(trigged_i_72_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_73
       (.I0(trigged_reg_i_4_0[2]),
        .I1(d_round[15]),
        .I2(d_round[4]),
        .I3(trigged_reg_i_16_4),
        .I4(trigged_reg_i_16_5),
        .O(trigged_i_73_n_0));
  LUT5 #(
    .INIT(32'hB8470000)) 
    trigged_i_74
       (.I0(trigged_reg_i_4_0[1]),
        .I1(d_round[15]),
        .I2(d_round[2]),
        .I3(trigged_reg_i_16_1),
        .I4(trigged_reg_i_16_2),
        .O(trigged_i_74_n_0));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    trigged_i_75
       (.I0(d_round[0]),
        .I1(Q),
        .I2(trigged_reg_i_4_0[0]),
        .I3(d_round[15]),
        .I4(d_round[1]),
        .I5(trigged_reg_i_16_0),
        .O(trigged_i_75_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_78
       (.I0(trigged_i_156),
        .I1(d_round[15]),
        .I2(d_round[13]),
        .O(trigged_i_78_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_79
       (.I0(trigged_i_19_0[4]),
        .I1(d_round[15]),
        .I2(d_round[11]),
        .O(trigged_i_79_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_81
       (.I0(trigged_i_19_0[3]),
        .I1(d_round[15]),
        .I2(d_round[9]),
        .O(trigged_i_81_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_16
       (.CI(1'b0),
        .CO({trigged_reg_i_16_n_0,trigged_reg_i_16_n_1,trigged_reg_i_16_n_2,trigged_reg_i_16_n_3}),
        .CYINIT(1'b1),
        .DI({trigged_i_68_n_0,trigged_i_69_n_0,trigged_i_70_n_0,trigged_i_71_n_0}),
        .O(NLW_trigged_reg_i_16_O_UNCONNECTED[3:0]),
        .S({trigged_i_72_n_0,trigged_i_73_n_0,trigged_i_74_n_0,trigged_i_75_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 trigged_reg_i_4
       (.CI(trigged_reg_i_16_n_0),
        .CO({trigged_i_24_0,trigged_reg_i_4_n_1,trigged_reg_i_4_n_2,trigged_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({trigged_i_17_n_0,trigged_i_18_n_0,trigged_i_19_n_0,trigged_i_20_n_0}),
        .O(NLW_trigged_reg_i_4_O_UNCONNECTED[3:0]),
        .S({trigged_i_21_n_0,trigged_i_22_n_0,trigged_i_23_n_0,trigged_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_76
       (.CI(CO),
        .CO({NLW_trigged_reg_i_76_CO_UNCONNECTED[3:2],trigged_reg_i_76_n_2,trigged_reg_i_76_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_trigged_reg_i_76_O_UNCONNECTED[3],\simple_trigger/out0 ,trigged_i_156}),
        .S({1'b0,\simple_trigger/p_0_in ,trigged_i_82}));
endmodule

module fx3s_interface
   (rst_d,
    rst_3d,
    rst_6d,
    \FSM_onehot_main_state_reg[0] ,
    input_full,
    rst_internal,
    p_0_in,
    \FSM_onehot_main_state_reg[0]_0 ,
    rst_7d_reg,
    LED_RED_n_OBUF,
    filter_rst,
    d_out,
    rx_empty,
    rst_7d_reg_0,
    A,
    SLCS,
    SLWR,
    SLRD,
    SLOE,
    PKTEND,
    LED_GREEN_2_OBUF,
    \DQ_TRI[0] ,
    rst,
    ifclk_out_OBUF_BUFG,
    rst_2d,
    rst_5d,
    rst_7d,
    Q,
    in_strb_d_reg,
    in_strb_d_reg_0,
    in_strb_d_reg_1,
    LED_GREEN_OBUF,
    rst_4d,
    latched_input0,
    rst_0,
    LED_RED_1_OBUF,
    pll_locked,
    LED_RED_2_OBUF,
    LED_BLUE_OBUF,
    d_in,
    DI,
    D,
    FLAGA_IBUF,
    FLAGB_IBUF,
    LED_YELLOW_1_OBUF,
    A0_reg_0);
  output rst_d;
  output rst_3d;
  output rst_6d;
  output \FSM_onehot_main_state_reg[0] ;
  output input_full;
  output rst_internal;
  output p_0_in;
  output \FSM_onehot_main_state_reg[0]_0 ;
  output rst_7d_reg;
  output LED_RED_n_OBUF;
  output filter_rst;
  output [15:0]d_out;
  output rx_empty;
  output [15:0]rst_7d_reg_0;
  output [0:0]A;
  output SLCS;
  output SLWR;
  output SLRD;
  output SLOE;
  output PKTEND;
  output LED_GREEN_2_OBUF;
  output \DQ_TRI[0] ;
  input rst;
  input ifclk_out_OBUF_BUFG;
  input rst_2d;
  input rst_5d;
  input rst_7d;
  input [0:0]Q;
  input in_strb_d_reg;
  input in_strb_d_reg_0;
  input in_strb_d_reg_1;
  input LED_GREEN_OBUF;
  input rst_4d;
  input latched_input0;
  input rst_0;
  input LED_RED_1_OBUF;
  input pll_locked;
  input LED_RED_2_OBUF;
  input LED_BLUE_OBUF;
  input [16:0]d_in;
  input [15:0]DI;
  input [0:0]D;
  input FLAGA_IBUF;
  input FLAGB_IBUF;
  input LED_YELLOW_1_OBUF;
  input A0_reg_0;

  wire [0:0]A;
  wire A0_i_3_n_0;
  wire A0_i_5_n_0;
  wire A0_reg_0;
  wire [0:0]D;
  wire [15:0]DI;
  wire \DQ_TRI[0] ;
  wire FLAGA_IBUF;
  wire FLAGB_IBUF;
  wire \FSM_onehot_main_state_reg[0] ;
  wire \FSM_onehot_main_state_reg[0]_0 ;
  wire LED_BLUE_OBUF;
  wire LED_GREEN_2_OBUF;
  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire LED_RED_2_OBUF;
  wire LED_RED_n_OBUF;
  wire LED_YELLOW_1_OBUF;
  wire PKTEND;
  wire [0:0]Q;
  wire SLCS;
  wire SLCS_i_3_n_0;
  wire SLCS_i_4_n_0;
  wire SLCS_i_5_n_0;
  wire SLOE;
  wire SLRD;
  wire SLRD_i_1_n_0;
  wire SLRD_i_2_n_0;
  wire SLWR;
  wire SLWR_i_3_n_0;
  wire [16:0]d_in;
  wire [15:0]d_out;
  wire fifo_departure_n_10;
  wire fifo_departure_n_11;
  wire fifo_departure_n_12;
  wire fifo_departure_n_13;
  wire fifo_departure_n_14;
  wire fifo_departure_n_15;
  wire fifo_departure_n_16;
  wire fifo_departure_n_17;
  wire fifo_departure_n_18;
  wire fifo_departure_n_19;
  wire fifo_departure_n_6;
  wire fifo_departure_n_7;
  wire fifo_departure_n_8;
  wire fifo_departure_n_9;
  wire fifo_rst_internal;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire in_strb_d_reg;
  wire in_strb_d_reg_0;
  wire in_strb_d_reg_1;
  wire input_full;
  wire is_outgoing_i_4_n_0;
  wire is_outgoing_i_5_n_0;
  wire is_outgoing_i_6_n_0;
  wire is_outgoing_i_7_n_0;
  wire latched_input0;
  wire [3:0]master_state;
  wire \master_state_reg_n_0_[0] ;
  wire \master_state_reg_n_0_[1] ;
  wire \master_state_reg_n_0_[2] ;
  wire \master_state_reg_n_0_[3] ;
  wire output_strobe_internal;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire pll_locked;
  wire rst;
  wire rst_0;
  wire rst_2d;
  wire rst_3d;
  wire rst_4d;
  wire rst_5d;
  wire rst_6d;
  wire rst_7d;
  wire rst_7d_reg;
  wire [15:0]rst_7d_reg_0;
  wire rst_8d;
  wire rst_9d;
  wire rst_d;
  wire rst_internal;
  wire rst_internal_12;
  wire rx_empty;
  wire rx_full;
  wire rx_wr_en;
  wire rx_wr_en_i_1_n_0;
  wire rx_wr_en_internal;
  wire sending_i_3_n_0;
  wire sending_reg_n_0;
  wire strb_d_i_3_n_0;
  wire \trigged_d_reg_n_0_[0] ;
  wire \trigged_d_reg_n_0_[5] ;
  wire tx_rd_en_i_3_n_0;
  wire tx_rd_en_i_4_n_0;
  wire tx_rd_en_reg_n_0;
  wire NLW_fifo_arrival_ALMOSTEMPTY_UNCONNECTED;
  wire NLW_fifo_arrival_DBITERR_UNCONNECTED;
  wire NLW_fifo_arrival_FULL_UNCONNECTED;
  wire NLW_fifo_arrival_RDERR_UNCONNECTED;
  wire NLW_fifo_arrival_SBITERR_UNCONNECTED;
  wire NLW_fifo_arrival_WRERR_UNCONNECTED;
  wire [63:16]NLW_fifo_arrival_DI_UNCONNECTED;
  wire [63:16]NLW_fifo_arrival_DO_UNCONNECTED;
  wire [7:0]NLW_fifo_arrival_DOP_UNCONNECTED;
  wire [7:0]NLW_fifo_arrival_ECCPARITY_UNCONNECTED;
  wire [12:0]NLW_fifo_arrival_RDCOUNT_UNCONNECTED;
  wire [12:0]NLW_fifo_arrival_WRCOUNT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    A0_i_3
       (.I0(rx_full),
        .I1(FLAGA_IBUF),
        .O(A0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    A0_i_5
       (.I0(p_1_in),
        .I1(\trigged_d_reg_n_0_[0] ),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(\trigged_d_reg_n_0_[5] ),
        .I5(p_4_in),
        .O(A0_i_5_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    A0_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_12),
        .D(fifo_departure_n_8),
        .Q(A),
        .R(rst_internal_12));
  LUT1 #(
    .INIT(2'h1)) 
    LED_GREEN_2_OBUF_inst_i_1
       (.I0(rx_empty),
        .O(LED_GREEN_2_OBUF));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    PKTEND_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_6),
        .D(fifo_departure_n_16),
        .Q(PKTEND),
        .S(rst_internal_12));
  LUT2 #(
    .INIT(4'hE)) 
    SLCS_i_3
       (.I0(\master_state_reg_n_0_[1] ),
        .I1(\master_state_reg_n_0_[2] ),
        .O(SLCS_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    SLCS_i_4
       (.I0(SLCS_i_5_n_0),
        .I1(LED_YELLOW_1_OBUF),
        .I2(A0_reg_0),
        .I3(p_4_in),
        .I4(\trigged_d_reg_n_0_[5] ),
        .O(SLCS_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    SLCS_i_5
       (.I0(p_1_in),
        .I1(\trigged_d_reg_n_0_[0] ),
        .I2(p_3_in),
        .I3(p_2_in),
        .O(SLCS_i_5_n_0));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    SLCS_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_14),
        .D(fifo_departure_n_10),
        .Q(SLCS),
        .S(rst_internal_12));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    SLOE_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_11),
        .D(fifo_departure_n_7),
        .Q(SLOE),
        .S(rst_internal_12));
  LUT4 #(
    .INIT(16'hBE80)) 
    SLRD_i_1
       (.I0(\master_state_reg_n_0_[3] ),
        .I1(\master_state_reg_n_0_[0] ),
        .I2(\master_state_reg_n_0_[1] ),
        .I3(\master_state_reg_n_0_[2] ),
        .O(SLRD_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'hE)) 
    SLRD_i_2
       (.I0(\master_state_reg_n_0_[1] ),
        .I1(\master_state_reg_n_0_[3] ),
        .O(SLRD_i_2_n_0));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    SLRD_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(SLRD_i_1_n_0),
        .D(SLRD_i_2_n_0),
        .Q(SLRD),
        .S(rst_internal_12));
  LUT3 #(
    .INIT(8'hAE)) 
    SLWR_i_3
       (.I0(\master_state_reg_n_0_[2] ),
        .I1(FLAGA_IBUF),
        .I2(rx_full),
        .O(SLWR_i_3_n_0));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    SLWR_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_13),
        .D(fifo_departure_n_9),
        .Q(SLWR),
        .S(rst_internal_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \d[4][13]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(rst_3d),
        .I4(rst_d),
        .I5(rst_2d),
        .O(filter_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0014),
    .DATA_WIDTH(18),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    fifo_arrival
       (.ALMOSTEMPTY(NLW_fifo_arrival_ALMOSTEMPTY_UNCONNECTED),
        .ALMOSTFULL(rx_full),
        .DBITERR(NLW_fifo_arrival_DBITERR_UNCONNECTED),
        .DI({NLW_fifo_arrival_DI_UNCONNECTED[63:16],DI}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({NLW_fifo_arrival_DO_UNCONNECTED[63:16],rst_7d_reg_0}),
        .DOP(NLW_fifo_arrival_DOP_UNCONNECTED[7:0]),
        .ECCPARITY(NLW_fifo_arrival_ECCPARITY_UNCONNECTED[7:0]),
        .EMPTY(rx_empty),
        .FULL(NLW_fifo_arrival_FULL_UNCONNECTED),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ifclk_out_OBUF_BUFG),
        .RDCOUNT(NLW_fifo_arrival_RDCOUNT_UNCONNECTED[12:0]),
        .RDEN(output_strobe_internal),
        .RDERR(NLW_fifo_arrival_RDERR_UNCONNECTED),
        .REGCE(1'b1),
        .RST(fifo_rst_internal),
        .RSTREG(1'b0),
        .SBITERR(NLW_fifo_arrival_SBITERR_UNCONNECTED),
        .WRCLK(ifclk_out_OBUF_BUFG),
        .WRCOUNT(NLW_fifo_arrival_WRCOUNT_UNCONNECTED[12:0]),
        .WREN(rx_wr_en_internal),
        .WRERR(NLW_fifo_arrival_WRERR_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    fifo_arrival_i_1
       (.I0(rst_7d),
        .I1(rst_6d),
        .I2(rst_9d),
        .I3(rst_8d),
        .I4(fifo_rst_internal),
        .I5(LED_RED_2_OBUF),
        .O(output_strobe_internal));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_arrival_i_2
       (.I0(FLAGA_IBUF),
        .I1(rx_wr_en),
        .O(rx_wr_en_internal));
  CascadedFIFO32bit fifo_departure
       (.A0_reg(A0_reg_0),
        .A0_reg_0(A0_i_5_n_0),
        .D(master_state[0]),
        .E(fifo_departure_n_15),
        .FLAGA_IBUF(FLAGA_IBUF),
        .FLAGB_IBUF(FLAGB_IBUF),
        .\FSM_onehot_main_state_reg[0] (\FSM_onehot_main_state_reg[0] ),
        .\FSM_onehot_main_state_reg[0]_0 (\FSM_onehot_main_state_reg[0]_0 ),
        .LED_BLUE_OBUF(LED_BLUE_OBUF),
        .LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .LED_RED_n_OBUF(LED_RED_n_OBUF),
        .LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .PKTEND_reg(A0_i_3_n_0),
        .Q(Q),
        .SLCS_reg(SLCS_i_3_n_0),
        .SLWR_reg(SLCS_i_4_n_0),
        .SLWR_reg_0(SLWR_i_3_n_0),
        .d_in(d_in),
        .d_out(d_out),
        .fifo_rst_internal(fifo_rst_internal),
        .\genblk1[0].fifo_departure_inst_0 (rst_6d),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .is_almost_full(input_full),
        .is_outgoing_i_2_0(fifo_departure_n_19),
        .is_outgoing_reg(rst_d),
        .is_outgoing_reg_0(rst_3d),
        .is_outgoing_reg_1(is_outgoing_i_4_n_0),
        .is_outgoing_reg_2(is_outgoing_i_5_n_0),
        .is_outgoing_reg_3(is_outgoing_i_6_n_0),
        .is_outgoing_reg_4(is_outgoing_i_7_n_0),
        .latched_input0(latched_input0),
        .\master_state_reg[0] (fifo_departure_n_12),
        .\master_state_reg[0]_0 (fifo_departure_n_14),
        .\master_state_reg[2] (fifo_departure_n_6),
        .\master_state_reg[2]_0 (fifo_departure_n_7),
        .\master_state_reg[2]_1 (fifo_departure_n_11),
        .\master_state_reg[2]_2 (fifo_departure_n_13),
        .\master_state_reg[2]_3 (fifo_departure_n_16),
        .\master_state_reg[3] (fifo_departure_n_17),
        .pll_locked(pll_locked),
        .rd_en(tx_rd_en_reg_n_0),
        .rst_0(rst_0),
        .rst_2d(rst_2d),
        .rst_4d(rst_4d),
        .rst_5d(rst_5d),
        .rst_7d(rst_7d),
        .rst_8d(rst_8d),
        .rst_9d(rst_9d),
        .rx_full(rx_full),
        .sending_reg(fifo_departure_n_9),
        .sending_reg_0(fifo_departure_n_10),
        .sending_reg_1({\master_state_reg_n_0_[3] ,\master_state_reg_n_0_[2] ,\master_state_reg_n_0_[1] ,\master_state_reg_n_0_[0] }),
        .sending_reg_2(sending_reg_n_0),
        .trigged_reg(fifo_departure_n_8),
        .tx_rd_en_reg(fifo_departure_n_18),
        .tx_rd_en_reg_0(sending_i_3_n_0),
        .tx_rd_en_reg_1(tx_rd_en_i_3_n_0),
        .tx_rd_en_reg_2(tx_rd_en_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \genblk1[0].fifo_departure_inst_i_2__0 
       (.I0(rst_5d),
        .I1(LED_GREEN_OBUF),
        .I2(rst_4d),
        .I3(rst_3d),
        .I4(rst_d),
        .I5(rst_2d),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    in_strb_d_i_2
       (.I0(rst_6d),
        .I1(rst_8d),
        .I2(in_strb_d_reg),
        .I3(rst_7d),
        .I4(in_strb_d_reg_0),
        .I5(in_strb_d_reg_1),
        .O(rst_internal));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    is_outgoing_i_4
       (.I0(\master_state_reg_n_0_[2] ),
        .I1(\master_state_reg_n_0_[0] ),
        .I2(\master_state_reg_n_0_[1] ),
        .I3(\master_state_reg_n_0_[3] ),
        .O(is_outgoing_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h01)) 
    is_outgoing_i_5
       (.I0(\master_state_reg_n_0_[3] ),
        .I1(\master_state_reg_n_0_[1] ),
        .I2(\master_state_reg_n_0_[0] ),
        .O(is_outgoing_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h04)) 
    is_outgoing_i_6
       (.I0(\master_state_reg_n_0_[1] ),
        .I1(\master_state_reg_n_0_[2] ),
        .I2(\master_state_reg_n_0_[0] ),
        .O(is_outgoing_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    is_outgoing_i_7
       (.I0(\DQ_TRI[0] ),
        .O(is_outgoing_i_7_n_0));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    is_outgoing_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(fifo_departure_n_19),
        .Q(\DQ_TRI[0] ),
        .S(rst_internal_12));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h034C)) 
    \master_state[1]_i_1 
       (.I0(\master_state_reg_n_0_[2] ),
        .I1(\master_state_reg_n_0_[0] ),
        .I2(\master_state_reg_n_0_[3] ),
        .I3(\master_state_reg_n_0_[1] ),
        .O(master_state[1]));
  LUT6 #(
    .INIT(64'h0608060806090608)) 
    \master_state[2]_i_1 
       (.I0(\master_state_reg_n_0_[1] ),
        .I1(\master_state_reg_n_0_[0] ),
        .I2(\master_state_reg_n_0_[3] ),
        .I3(\master_state_reg_n_0_[2] ),
        .I4(FLAGA_IBUF),
        .I5(rx_full),
        .O(master_state[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \master_state[3]_i_1 
       (.I0(rst_7d),
        .I1(rst_6d),
        .I2(rst_9d),
        .I3(rst_8d),
        .I4(fifo_rst_internal),
        .O(rst_internal_12));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h1180)) 
    \master_state[3]_i_3 
       (.I0(\master_state_reg_n_0_[1] ),
        .I1(\master_state_reg_n_0_[2] ),
        .I2(\master_state_reg_n_0_[0] ),
        .I3(\master_state_reg_n_0_[3] ),
        .O(master_state[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \master_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_15),
        .D(master_state[0]),
        .Q(\master_state_reg_n_0_[0] ),
        .R(rst_internal_12));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \master_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_15),
        .D(master_state[1]),
        .Q(\master_state_reg_n_0_[1] ),
        .R(rst_internal_12));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \master_state_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_15),
        .D(master_state[2]),
        .Q(\master_state_reg_n_0_[2] ),
        .R(rst_internal_12));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \master_state_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(fifo_departure_n_15),
        .D(master_state[3]),
        .Q(\master_state_reg_n_0_[3] ),
        .R(rst_internal_12));
  FDRE #(
    .INIT(1'b1)) 
    rst_3d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_2d),
        .Q(rst_3d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_6d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_5d),
        .Q(rst_6d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_8d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_7d),
        .Q(rst_8d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_9d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_8d),
        .Q(rst_9d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst),
        .Q(rst_d),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h557D4000)) 
    rx_wr_en_i_1
       (.I0(\master_state_reg_n_0_[3] ),
        .I1(\master_state_reg_n_0_[0] ),
        .I2(\master_state_reg_n_0_[1] ),
        .I3(\master_state_reg_n_0_[2] ),
        .I4(rx_wr_en),
        .O(rx_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    rx_wr_en_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rx_wr_en_i_1_n_0),
        .Q(rx_wr_en),
        .R(rst_internal_12));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sending_i_3
       (.I0(\master_state_reg_n_0_[3] ),
        .I1(\master_state_reg_n_0_[1] ),
        .I2(\master_state_reg_n_0_[2] ),
        .O(sending_i_3_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    sending_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(fifo_departure_n_17),
        .Q(sending_reg_n_0),
        .R(rst_internal_12));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    strb_d_i_2
       (.I0(strb_d_i_3_n_0),
        .I1(rst_7d),
        .I2(rst_8d),
        .I3(rst_5d),
        .I4(rst_6d),
        .I5(LED_GREEN_OBUF),
        .O(rst_7d_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    strb_d_i_3
       (.I0(rst_3d),
        .I1(rst_4d),
        .I2(rst_d),
        .I3(rst_2d),
        .O(strb_d_i_3_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D),
        .Q(\trigged_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\trigged_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_3_in),
        .Q(p_4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigged_d_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_4_in),
        .Q(\trigged_d_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hAA90)) 
    tx_rd_en_i_3
       (.I0(\master_state_reg_n_0_[3] ),
        .I1(\master_state_reg_n_0_[1] ),
        .I2(\master_state_reg_n_0_[0] ),
        .I3(\master_state_reg_n_0_[2] ),
        .O(tx_rd_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    tx_rd_en_i_4
       (.I0(\master_state_reg_n_0_[2] ),
        .I1(\master_state_reg_n_0_[1] ),
        .I2(\master_state_reg_n_0_[3] ),
        .I3(FLAGA_IBUF),
        .I4(rx_full),
        .O(tx_rd_en_i_4_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tx_rd_en_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(fifo_departure_n_18),
        .Q(tx_rd_en_reg_n_0),
        .R(rst_internal_12));
endmodule

module hydrophone_config_manager
   (\poten1_value_reg[4]_0 ,
    poten1_value,
    poten2_value,
    poten3_value,
    \trigger_level_reg[3]_0 ,
    \trigger_level_reg[0]_0 ,
    \trigger_level_reg[5]_0 ,
    \trigger_level_reg[7]_0 ,
    \trigger_level_reg[9]_0 ,
    \trigger_level_reg[11]_0 ,
    \trigger_level_reg[13]_0 ,
    \trigger_level_reg[3]_1 ,
    \trigger_level_reg[5]_1 ,
    \trigger_level_reg[7]_1 ,
    \trigger_level_reg[9]_1 ,
    \trigger_level_reg[11]_1 ,
    \trigger_level_reg[13]_1 ,
    \trigger_level_reg[3]_2 ,
    \trigger_level_reg[5]_2 ,
    \trigger_level_reg[7]_2 ,
    \trigger_level_reg[9]_2 ,
    \trigger_level_reg[11]_2 ,
    \trigger_level_reg[13]_2 ,
    \trigger_level_reg[3]_3 ,
    \trigger_level_reg[5]_3 ,
    \trigger_level_reg[7]_3 ,
    \trigger_level_reg[9]_3 ,
    \trigger_level_reg[11]_3 ,
    \trigger_level_reg[13]_3 ,
    \trigger_level_reg[15]_0 ,
    \trigger_level_reg[15]_1 ,
    \trigger_level_reg[15]_2 ,
    \trigger_level_reg[15]_3 ,
    \trigger_level_reg[15]_4 ,
    \trigger_level_reg[15]_5 ,
    \trigger_level_reg[15]_6 ,
    \trigger_level_reg[15]_7 ,
    \trigger_level_reg[15]_8 ,
    \trigger_level_reg[15]_9 ,
    \trigger_level_reg[15]_10 ,
    \trigger_level_reg[15]_11 ,
    \trigger_level_reg[15]_12 ,
    \trigger_level_reg[15]_13 ,
    \trigger_level_reg[15]_14 ,
    poten4_value,
    LED_RED_2_OBUF,
    LED_RED_3_OBUF,
    main_state__0,
    d_in,
    trigged_i_22,
    O,
    trigged_i_47,
    trigged_i_14,
    trigged_i_13,
    trigged_i_108,
    trigged_i_106,
    trigged_i_41,
    trigged_i_40,
    trigged_i_91,
    trigged_i_89,
    trigged_i_32,
    trigged_i_31,
    rx_empty,
    rst,
    ifclk_out_OBUF_BUFG,
    d_out,
    LED_GREEN_OBUF);
  output \poten1_value_reg[4]_0 ;
  output [6:0]poten1_value;
  output [6:0]poten2_value;
  output [6:0]poten3_value;
  output \trigger_level_reg[3]_0 ;
  output [0:0]\trigger_level_reg[0]_0 ;
  output \trigger_level_reg[5]_0 ;
  output \trigger_level_reg[7]_0 ;
  output \trigger_level_reg[9]_0 ;
  output \trigger_level_reg[11]_0 ;
  output \trigger_level_reg[13]_0 ;
  output \trigger_level_reg[3]_1 ;
  output \trigger_level_reg[5]_1 ;
  output \trigger_level_reg[7]_1 ;
  output \trigger_level_reg[9]_1 ;
  output \trigger_level_reg[11]_1 ;
  output \trigger_level_reg[13]_1 ;
  output \trigger_level_reg[3]_2 ;
  output \trigger_level_reg[5]_2 ;
  output \trigger_level_reg[7]_2 ;
  output \trigger_level_reg[9]_2 ;
  output \trigger_level_reg[11]_2 ;
  output \trigger_level_reg[13]_2 ;
  output \trigger_level_reg[3]_3 ;
  output \trigger_level_reg[5]_3 ;
  output \trigger_level_reg[7]_3 ;
  output \trigger_level_reg[9]_3 ;
  output \trigger_level_reg[11]_3 ;
  output \trigger_level_reg[13]_3 ;
  output \trigger_level_reg[15]_0 ;
  output \trigger_level_reg[15]_1 ;
  output \trigger_level_reg[15]_2 ;
  output \trigger_level_reg[15]_3 ;
  output \trigger_level_reg[15]_4 ;
  output \trigger_level_reg[15]_5 ;
  output \trigger_level_reg[15]_6 ;
  output \trigger_level_reg[15]_7 ;
  output \trigger_level_reg[15]_8 ;
  output \trigger_level_reg[15]_9 ;
  output \trigger_level_reg[15]_10 ;
  output \trigger_level_reg[15]_11 ;
  output \trigger_level_reg[15]_12 ;
  output \trigger_level_reg[15]_13 ;
  output \trigger_level_reg[15]_14 ;
  output [7:0]poten4_value;
  output LED_RED_2_OBUF;
  output LED_RED_3_OBUF;
  input [2:0]main_state__0;
  input [27:0]d_in;
  input [5:0]trigged_i_22;
  input [0:0]O;
  input [1:0]trigged_i_47;
  input [1:0]trigged_i_14;
  input [0:0]trigged_i_13;
  input [0:0]trigged_i_108;
  input [1:0]trigged_i_106;
  input [1:0]trigged_i_41;
  input [0:0]trigged_i_40;
  input [0:0]trigged_i_91;
  input [1:0]trigged_i_89;
  input [1:0]trigged_i_32;
  input [0:0]trigged_i_31;
  input rx_empty;
  input rst;
  input ifclk_out_OBUF_BUFG;
  input [15:0]d_out;
  input LED_GREEN_OBUF;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_10_n_0 ;
  wire \FSM_sequential_state[1]_i_11_n_0 ;
  wire \FSM_sequential_state[1]_i_12_n_0 ;
  wire \FSM_sequential_state[1]_i_13_n_0 ;
  wire \FSM_sequential_state[1]_i_15_n_0 ;
  wire \FSM_sequential_state[1]_i_16_n_0 ;
  wire \FSM_sequential_state[1]_i_17_n_0 ;
  wire \FSM_sequential_state[1]_i_18_n_0 ;
  wire \FSM_sequential_state[1]_i_19_n_0 ;
  wire \FSM_sequential_state[1]_i_20_n_0 ;
  wire \FSM_sequential_state[1]_i_21_n_0 ;
  wire \FSM_sequential_state[1]_i_22_n_0 ;
  wire \FSM_sequential_state[1]_i_24_n_0 ;
  wire \FSM_sequential_state[1]_i_25_n_0 ;
  wire \FSM_sequential_state[1]_i_26_n_0 ;
  wire \FSM_sequential_state[1]_i_27_n_0 ;
  wire \FSM_sequential_state[1]_i_28_n_0 ;
  wire \FSM_sequential_state[1]_i_29_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_30_n_0 ;
  wire \FSM_sequential_state[1]_i_31_n_0 ;
  wire \FSM_sequential_state[1]_i_32_n_0 ;
  wire \FSM_sequential_state[1]_i_33_n_0 ;
  wire \FSM_sequential_state[1]_i_34_n_0 ;
  wire \FSM_sequential_state[1]_i_35_n_0 ;
  wire \FSM_sequential_state[1]_i_36_n_0 ;
  wire \FSM_sequential_state[1]_i_37_n_0 ;
  wire \FSM_sequential_state[1]_i_38_n_0 ;
  wire \FSM_sequential_state[1]_i_39_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire \FSM_sequential_state[1]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_14_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_14_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_14_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_14_n_3 ;
  wire \FSM_sequential_state_reg[1]_i_23_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_23_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_23_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_23_n_3 ;
  wire \FSM_sequential_state_reg[1]_i_4_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_4_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_4_n_3 ;
  wire \FSM_sequential_state_reg[1]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[1]_i_5_n_1 ;
  wire \FSM_sequential_state_reg[1]_i_5_n_2 ;
  wire \FSM_sequential_state_reg[1]_i_5_n_3 ;
  wire LED_GREEN_OBUF;
  wire LED_RED_2_OBUF;
  wire LED_RED_3_OBUF;
  wire [0:0]O;
  wire config_d_oe_i_1_n_0;
  wire config_d_oe_i_2_n_0;
  wire config_d_oe_i_3_n_0;
  wire config_d_oe_i_4_n_0;
  wire \counter[0]_i_3_n_0 ;
  wire [31:0]counter_reg;
  wire \counter_reg[0]_i_2_n_0 ;
  wire \counter_reg[0]_i_2_n_1 ;
  wire \counter_reg[0]_i_2_n_2 ;
  wire \counter_reg[0]_i_2_n_3 ;
  wire \counter_reg[0]_i_2_n_4 ;
  wire \counter_reg[0]_i_2_n_5 ;
  wire \counter_reg[0]_i_2_n_6 ;
  wire \counter_reg[0]_i_2_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[20]_i_1_n_0 ;
  wire \counter_reg[20]_i_1_n_1 ;
  wire \counter_reg[20]_i_1_n_2 ;
  wire \counter_reg[20]_i_1_n_3 ;
  wire \counter_reg[20]_i_1_n_4 ;
  wire \counter_reg[20]_i_1_n_5 ;
  wire \counter_reg[20]_i_1_n_6 ;
  wire \counter_reg[20]_i_1_n_7 ;
  wire \counter_reg[24]_i_1_n_0 ;
  wire \counter_reg[24]_i_1_n_1 ;
  wire \counter_reg[24]_i_1_n_2 ;
  wire \counter_reg[24]_i_1_n_3 ;
  wire \counter_reg[24]_i_1_n_4 ;
  wire \counter_reg[24]_i_1_n_5 ;
  wire \counter_reg[24]_i_1_n_6 ;
  wire \counter_reg[24]_i_1_n_7 ;
  wire \counter_reg[28]_i_1_n_1 ;
  wire \counter_reg[28]_i_1_n_2 ;
  wire \counter_reg[28]_i_1_n_3 ;
  wire \counter_reg[28]_i_1_n_4 ;
  wire \counter_reg[28]_i_1_n_5 ;
  wire \counter_reg[28]_i_1_n_6 ;
  wire \counter_reg[28]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire [27:0]d_in;
  wire [15:0]d_out;
  wire ifclk_out_OBUF_BUFG;
  wire [2:0]main_state__0;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]p_2_in;
  wire [4:4]poten0;
  wire [4:4]poten1;
  wire [6:0]poten1_value;
  wire \poten1_value[7]_i_1_n_0 ;
  wire \poten1_value_reg[4]_0 ;
  wire [4:4]poten2;
  wire [6:0]poten2_value;
  wire [6:0]poten3_value;
  wire \poten3_value[7]_i_1_n_0 ;
  wire [7:0]poten4_value;
  wire \prefix[15]_i_1_n_0 ;
  wire rst;
  wire rx_empty;
  wire sel;
  wire state1;
  wire [1:0]state__0;
  wire [0:0]state__1;
  wire [1:0]trigged_i_106;
  wire [0:0]trigged_i_108;
  wire [0:0]trigged_i_13;
  wire [1:0]trigged_i_14;
  wire trigged_i_207_n_0;
  wire trigged_i_208_n_0;
  wire trigged_i_209_n_0;
  wire trigged_i_210_n_0;
  wire trigged_i_211_n_0;
  wire trigged_i_212_n_0;
  wire trigged_i_213_n_0;
  wire trigged_i_214_n_0;
  wire trigged_i_215_n_0;
  wire trigged_i_216_n_0;
  wire trigged_i_217_n_0;
  wire [5:0]trigged_i_22;
  wire trigged_i_233_n_0;
  wire trigged_i_234_n_0;
  wire trigged_i_235_n_0;
  wire trigged_i_236_n_0;
  wire trigged_i_237_n_0;
  wire [0:0]trigged_i_31;
  wire [1:0]trigged_i_32;
  wire [0:0]trigged_i_40;
  wire [1:0]trigged_i_41;
  wire [1:0]trigged_i_47;
  wire [1:0]trigged_i_89;
  wire [0:0]trigged_i_91;
  wire trigged_reg_i_136_n_2;
  wire trigged_reg_i_136_n_3;
  wire trigged_reg_i_136_n_5;
  wire trigged_reg_i_136_n_6;
  wire trigged_reg_i_136_n_7;
  wire trigged_reg_i_141_n_0;
  wire trigged_reg_i_141_n_1;
  wire trigged_reg_i_141_n_2;
  wire trigged_reg_i_141_n_3;
  wire trigged_reg_i_141_n_4;
  wire trigged_reg_i_141_n_5;
  wire trigged_reg_i_141_n_6;
  wire trigged_reg_i_141_n_7;
  wire trigged_reg_i_146_n_0;
  wire trigged_reg_i_146_n_1;
  wire trigged_reg_i_146_n_2;
  wire trigged_reg_i_146_n_3;
  wire trigged_reg_i_146_n_4;
  wire trigged_reg_i_146_n_5;
  wire trigged_reg_i_146_n_6;
  wire trigged_reg_i_146_n_7;
  wire trigged_reg_i_206_n_0;
  wire trigged_reg_i_206_n_1;
  wire trigged_reg_i_206_n_2;
  wire trigged_reg_i_206_n_3;
  wire trigged_reg_i_206_n_4;
  wire trigged_reg_i_206_n_5;
  wire trigged_reg_i_206_n_6;
  wire trigged_reg_i_206_n_7;
  wire [15:1]trigger_level;
  wire \trigger_level[15]_i_1_n_0 ;
  wire [0:0]\trigger_level_reg[0]_0 ;
  wire \trigger_level_reg[11]_0 ;
  wire \trigger_level_reg[11]_1 ;
  wire \trigger_level_reg[11]_2 ;
  wire \trigger_level_reg[11]_3 ;
  wire \trigger_level_reg[13]_0 ;
  wire \trigger_level_reg[13]_1 ;
  wire \trigger_level_reg[13]_2 ;
  wire \trigger_level_reg[13]_3 ;
  wire \trigger_level_reg[15]_0 ;
  wire \trigger_level_reg[15]_1 ;
  wire \trigger_level_reg[15]_10 ;
  wire \trigger_level_reg[15]_11 ;
  wire \trigger_level_reg[15]_12 ;
  wire \trigger_level_reg[15]_13 ;
  wire \trigger_level_reg[15]_14 ;
  wire \trigger_level_reg[15]_2 ;
  wire \trigger_level_reg[15]_3 ;
  wire \trigger_level_reg[15]_4 ;
  wire \trigger_level_reg[15]_5 ;
  wire \trigger_level_reg[15]_6 ;
  wire \trigger_level_reg[15]_7 ;
  wire \trigger_level_reg[15]_8 ;
  wire \trigger_level_reg[15]_9 ;
  wire \trigger_level_reg[3]_0 ;
  wire \trigger_level_reg[3]_1 ;
  wire \trigger_level_reg[3]_2 ;
  wire \trigger_level_reg[3]_3 ;
  wire \trigger_level_reg[5]_0 ;
  wire \trigger_level_reg[5]_1 ;
  wire \trigger_level_reg[5]_2 ;
  wire \trigger_level_reg[5]_3 ;
  wire \trigger_level_reg[7]_0 ;
  wire \trigger_level_reg[7]_1 ;
  wire \trigger_level_reg[7]_2 ;
  wire \trigger_level_reg[7]_3 ;
  wire \trigger_level_reg[9]_0 ;
  wire \trigger_level_reg[9]_1 ;
  wire \trigger_level_reg[9]_2 ;
  wire \trigger_level_reg[9]_3 ;
  wire update_poten0_out;
  wire update_poten_i_1_n_0;
  wire update_poten_i_2_n_0;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_trigged_reg_i_136_CO_UNCONNECTED;
  wire [3:3]NLW_trigged_reg_i_136_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__1),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(p_0_in),
        .I3(state1),
        .I4(rx_empty),
        .I5(state__0[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005530)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(rx_empty),
        .I1(config_d_oe_i_2_n_0),
        .I2(p_1_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(state__1));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_10 
       (.I0(counter_reg[30]),
        .I1(counter_reg[31]),
        .O(\FSM_sequential_state[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_11 
       (.I0(counter_reg[28]),
        .I1(counter_reg[29]),
        .O(\FSM_sequential_state[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_12 
       (.I0(counter_reg[26]),
        .I1(counter_reg[27]),
        .O(\FSM_sequential_state[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_13 
       (.I0(counter_reg[24]),
        .I1(counter_reg[25]),
        .O(\FSM_sequential_state[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_15 
       (.I0(counter_reg[22]),
        .I1(counter_reg[23]),
        .O(\FSM_sequential_state[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_16 
       (.I0(counter_reg[20]),
        .I1(counter_reg[21]),
        .O(\FSM_sequential_state[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_17 
       (.I0(counter_reg[18]),
        .I1(counter_reg[19]),
        .O(\FSM_sequential_state[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_18 
       (.I0(counter_reg[16]),
        .I1(counter_reg[17]),
        .O(\FSM_sequential_state[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_19 
       (.I0(counter_reg[22]),
        .I1(counter_reg[23]),
        .O(\FSM_sequential_state[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF77FF0000B000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(p_0_in),
        .I3(state1),
        .I4(rx_empty),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_20 
       (.I0(counter_reg[20]),
        .I1(counter_reg[21]),
        .O(\FSM_sequential_state[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_21 
       (.I0(counter_reg[18]),
        .I1(counter_reg[19]),
        .O(\FSM_sequential_state[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_22 
       (.I0(counter_reg[16]),
        .I1(counter_reg[17]),
        .O(\FSM_sequential_state[1]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_24 
       (.I0(counter_reg[14]),
        .I1(counter_reg[15]),
        .O(\FSM_sequential_state[1]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_25 
       (.I0(counter_reg[12]),
        .I1(counter_reg[13]),
        .O(\FSM_sequential_state[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_26 
       (.I0(counter_reg[10]),
        .I1(counter_reg[11]),
        .O(\FSM_sequential_state[1]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_27 
       (.I0(counter_reg[8]),
        .I1(counter_reg[9]),
        .O(\FSM_sequential_state[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_28 
       (.I0(counter_reg[14]),
        .I1(counter_reg[15]),
        .O(\FSM_sequential_state[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_29 
       (.I0(counter_reg[12]),
        .I1(counter_reg[13]),
        .O(\FSM_sequential_state[1]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(p_1_in),
        .I1(config_d_oe_i_2_n_0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_30 
       (.I0(counter_reg[10]),
        .I1(counter_reg[11]),
        .O(\FSM_sequential_state[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_31 
       (.I0(counter_reg[8]),
        .I1(counter_reg[9]),
        .O(\FSM_sequential_state[1]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_32 
       (.I0(counter_reg[6]),
        .I1(counter_reg[7]),
        .O(\FSM_sequential_state[1]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_33 
       (.I0(counter_reg[4]),
        .I1(counter_reg[5]),
        .O(\FSM_sequential_state[1]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_34 
       (.I0(counter_reg[2]),
        .I1(counter_reg[3]),
        .O(\FSM_sequential_state[1]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_35 
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .O(\FSM_sequential_state[1]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_36 
       (.I0(counter_reg[6]),
        .I1(counter_reg[7]),
        .O(\FSM_sequential_state[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_37 
       (.I0(counter_reg[4]),
        .I1(counter_reg[5]),
        .O(\FSM_sequential_state[1]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_38 
       (.I0(counter_reg[3]),
        .I1(counter_reg[2]),
        .O(\FSM_sequential_state[1]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_39 
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .O(\FSM_sequential_state[1]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(counter_reg[30]),
        .I1(counter_reg[31]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(counter_reg[28]),
        .I1(counter_reg[29]),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(counter_reg[26]),
        .I1(counter_reg[27]),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_9 
       (.I0(counter_reg[24]),
        .I1(counter_reg[25]),
        .O(\FSM_sequential_state[1]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "state_read_trigger:01,state_read_poten1_2:10,state_wait_prefix:00,state_read_poten3_4:11" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state__0[0]),
        .R(rst));
  (* FSM_ENCODED_STATES = "state_read_trigger:01,state_read_poten1_2:10,state_wait_prefix:00,state_read_poten3_4:11" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_2_n_0 ),
        .Q(state__0[1]),
        .R(rst));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_14 
       (.CI(\FSM_sequential_state_reg[1]_i_23_n_0 ),
        .CO({\FSM_sequential_state_reg[1]_i_14_n_0 ,\FSM_sequential_state_reg[1]_i_14_n_1 ,\FSM_sequential_state_reg[1]_i_14_n_2 ,\FSM_sequential_state_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[1]_i_24_n_0 ,\FSM_sequential_state[1]_i_25_n_0 ,\FSM_sequential_state[1]_i_26_n_0 ,\FSM_sequential_state[1]_i_27_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[1]_i_14_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[1]_i_28_n_0 ,\FSM_sequential_state[1]_i_29_n_0 ,\FSM_sequential_state[1]_i_30_n_0 ,\FSM_sequential_state[1]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[1]_i_23_n_0 ,\FSM_sequential_state_reg[1]_i_23_n_1 ,\FSM_sequential_state_reg[1]_i_23_n_2 ,\FSM_sequential_state_reg[1]_i_23_n_3 }),
        .CYINIT(1'b1),
        .DI({\FSM_sequential_state[1]_i_32_n_0 ,\FSM_sequential_state[1]_i_33_n_0 ,\FSM_sequential_state[1]_i_34_n_0 ,\FSM_sequential_state[1]_i_35_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[1]_i_36_n_0 ,\FSM_sequential_state[1]_i_37_n_0 ,\FSM_sequential_state[1]_i_38_n_0 ,\FSM_sequential_state[1]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_4 
       (.CI(\FSM_sequential_state_reg[1]_i_5_n_0 ),
        .CO({state1,\FSM_sequential_state_reg[1]_i_4_n_1 ,\FSM_sequential_state_reg[1]_i_4_n_2 ,\FSM_sequential_state_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[1]_i_6_n_0 ,\FSM_sequential_state[1]_i_7_n_0 ,\FSM_sequential_state[1]_i_8_n_0 ,\FSM_sequential_state[1]_i_9_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[1]_i_10_n_0 ,\FSM_sequential_state[1]_i_11_n_0 ,\FSM_sequential_state[1]_i_12_n_0 ,\FSM_sequential_state[1]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_state_reg[1]_i_5 
       (.CI(\FSM_sequential_state_reg[1]_i_14_n_0 ),
        .CO({\FSM_sequential_state_reg[1]_i_5_n_0 ,\FSM_sequential_state_reg[1]_i_5_n_1 ,\FSM_sequential_state_reg[1]_i_5_n_2 ,\FSM_sequential_state_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[1]_i_15_n_0 ,\FSM_sequential_state[1]_i_16_n_0 ,\FSM_sequential_state[1]_i_17_n_0 ,\FSM_sequential_state[1]_i_18_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[1]_i_19_n_0 ,\FSM_sequential_state[1]_i_20_n_0 ,\FSM_sequential_state[1]_i_21_n_0 ,\FSM_sequential_state[1]_i_22_n_0 }));
  LUT6 #(
    .INIT(64'h0FCFFF5F00000050)) 
    config_d_oe_i_1
       (.I0(config_d_oe_i_2_n_0),
        .I1(p_0_in),
        .I2(config_d_oe_i_3_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(LED_RED_2_OBUF),
        .O(config_d_oe_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    config_d_oe_i_2
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(p_2_in[0]),
        .I3(p_2_in[1]),
        .I4(config_d_oe_i_4_n_0),
        .O(config_d_oe_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    config_d_oe_i_3
       (.I0(state1),
        .I1(rx_empty),
        .O(config_d_oe_i_3_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    config_d_oe_i_4
       (.I0(p_2_in[4]),
        .I1(p_2_in[5]),
        .I2(p_2_in[7]),
        .I3(p_2_in[6]),
        .O(config_d_oe_i_4_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    config_d_oe_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(config_d_oe_i_1_n_0),
        .Q(LED_RED_2_OBUF),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_1 
       (.I0(state1),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_3 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[0]_i_2_n_7 ),
        .Q(counter_reg[0]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_2_n_0 ,\counter_reg[0]_i_2_n_1 ,\counter_reg[0]_i_2_n_2 ,\counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_2_n_4 ,\counter_reg[0]_i_2_n_5 ,\counter_reg[0]_i_2_n_6 ,\counter_reg[0]_i_2_n_7 }),
        .S({counter_reg[3:1],\counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S(counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .S(counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[16]_i_1_n_6 ),
        .Q(counter_reg[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[16]_i_1_n_5 ),
        .Q(counter_reg[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[16]_i_1_n_4 ),
        .Q(counter_reg[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[0]_i_2_n_6 ),
        .Q(counter_reg[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[20] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[20]_i_1_n_7 ),
        .Q(counter_reg[20]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO({\counter_reg[20]_i_1_n_0 ,\counter_reg[20]_i_1_n_1 ,\counter_reg[20]_i_1_n_2 ,\counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[20]_i_1_n_4 ,\counter_reg[20]_i_1_n_5 ,\counter_reg[20]_i_1_n_6 ,\counter_reg[20]_i_1_n_7 }),
        .S(counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[21] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[20]_i_1_n_6 ),
        .Q(counter_reg[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[22] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[20]_i_1_n_5 ),
        .Q(counter_reg[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[23] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[20]_i_1_n_4 ),
        .Q(counter_reg[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[24] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[24]_i_1_n_7 ),
        .Q(counter_reg[24]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[24]_i_1 
       (.CI(\counter_reg[20]_i_1_n_0 ),
        .CO({\counter_reg[24]_i_1_n_0 ,\counter_reg[24]_i_1_n_1 ,\counter_reg[24]_i_1_n_2 ,\counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[24]_i_1_n_4 ,\counter_reg[24]_i_1_n_5 ,\counter_reg[24]_i_1_n_6 ,\counter_reg[24]_i_1_n_7 }),
        .S(counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[25] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[24]_i_1_n_6 ),
        .Q(counter_reg[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[26] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[24]_i_1_n_5 ),
        .Q(counter_reg[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[27] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[24]_i_1_n_4 ),
        .Q(counter_reg[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[28] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[28]_i_1_n_7 ),
        .Q(counter_reg[28]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[28]_i_1 
       (.CI(\counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_counter_reg[28]_i_1_CO_UNCONNECTED [3],\counter_reg[28]_i_1_n_1 ,\counter_reg[28]_i_1_n_2 ,\counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[28]_i_1_n_4 ,\counter_reg[28]_i_1_n_5 ,\counter_reg[28]_i_1_n_6 ,\counter_reg[28]_i_1_n_7 }),
        .S(counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[29] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[28]_i_1_n_6 ),
        .Q(counter_reg[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[0]_i_2_n_5 ),
        .Q(counter_reg[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[30] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[28]_i_1_n_5 ),
        .Q(counter_reg[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[31] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[28]_i_1_n_4 ),
        .Q(counter_reg[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[0]_i_2_n_4 ),
        .Q(counter_reg[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_2_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S(counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]),
        .R(rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S(counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \counter_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]),
        .R(rst));
  LUT4 #(
    .INIT(16'h0400)) 
    \poten1_value[7]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rx_empty),
        .I3(state1),
        .O(\poten1_value[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[8]),
        .Q(poten1_value[0]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[9]),
        .Q(poten1_value[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[10]),
        .Q(poten1_value[2]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[11]),
        .Q(poten1_value[3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[12]),
        .Q(poten0),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[13]),
        .Q(poten1_value[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[14]),
        .Q(poten1_value[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten1_value_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[15]),
        .Q(poten1_value[6]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[0]),
        .Q(poten2_value[0]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[1]),
        .Q(poten2_value[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[2]),
        .Q(poten2_value[2]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[3]),
        .Q(poten2_value[3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[4]),
        .Q(poten1),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[5]),
        .Q(poten2_value[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[6]),
        .Q(poten2_value[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten2_value_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten1_value[7]_i_1_n_0 ),
        .D(d_out[7]),
        .Q(poten2_value[6]),
        .R(rst));
  LUT4 #(
    .INIT(16'h0800)) 
    \poten3_value[7]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rx_empty),
        .I3(state1),
        .O(\poten3_value[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[8]),
        .Q(poten3_value[0]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[9]),
        .Q(poten3_value[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[10]),
        .Q(poten3_value[2]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[11]),
        .Q(poten3_value[3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[12]),
        .Q(poten2),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[13]),
        .Q(poten3_value[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[14]),
        .Q(poten3_value[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten3_value_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[15]),
        .Q(poten3_value[6]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[0]),
        .Q(poten4_value[0]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[1]),
        .Q(poten4_value[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[2]),
        .Q(poten4_value[2]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[3]),
        .Q(poten4_value[3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[4]),
        .Q(poten4_value[4]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[5]),
        .Q(poten4_value[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[6]),
        .Q(poten4_value[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \poten4_value_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\poten3_value[7]_i_1_n_0 ),
        .D(d_out[7]),
        .Q(poten4_value[7]),
        .R(rst));
  LUT5 #(
    .INIT(32'h00000008)) 
    \prefix[15]_i_1 
       (.I0(LED_GREEN_OBUF),
        .I1(state1),
        .I2(rx_empty),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(\prefix[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[10]),
        .Q(p_2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[11]),
        .Q(p_2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[12]),
        .Q(p_2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[13]),
        .Q(p_2_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[14]),
        .Q(p_2_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[15]),
        .Q(p_2_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[2]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[3]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[8]),
        .Q(p_2_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \prefix_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\prefix[15]_i_1_n_0 ),
        .D(d_out[9]),
        .Q(p_2_in[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_100
       (.I0(trigger_level[11]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_5),
        .I3(d_in[4]),
        .I4(d_in[6]),
        .I5(trigged_i_32[1]),
        .O(\trigger_level_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_101
       (.I0(trigger_level[9]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_7),
        .I3(d_in[3]),
        .I4(d_in[6]),
        .I5(trigged_i_32[0]),
        .O(\trigger_level_reg[9]_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_116
       (.I0(trigger_level[13]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_136_n_7),
        .I3(d_in[26]),
        .I4(d_in[27]),
        .I5(trigged_i_40),
        .O(\trigger_level_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_117
       (.I0(trigger_level[11]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_5),
        .I3(d_in[25]),
        .I4(d_in[27]),
        .I5(trigged_i_41[1]),
        .O(\trigger_level_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_118
       (.I0(trigger_level[9]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_7),
        .I3(d_in[24]),
        .I4(d_in[27]),
        .I5(trigged_i_41[0]),
        .O(\trigger_level_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_119
       (.I0(trigged_reg_i_146_n_6),
        .I1(trigger_level[15]),
        .I2(trigger_level[6]),
        .O(\trigger_level_reg[15]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_120
       (.I0(trigged_reg_i_146_n_5),
        .I1(trigger_level[15]),
        .I2(trigger_level[7]),
        .O(\trigger_level_reg[15]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_123
       (.I0(trigged_reg_i_206_n_4),
        .I1(trigger_level[15]),
        .I2(trigger_level[4]),
        .O(\trigger_level_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_124
       (.I0(trigged_reg_i_146_n_7),
        .I1(trigger_level[15]),
        .I2(trigger_level[5]),
        .O(\trigger_level_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_126
       (.I0(trigged_reg_i_206_n_6),
        .I1(trigger_level[15]),
        .I2(trigger_level[2]),
        .O(\trigger_level_reg[15]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_127
       (.I0(trigged_reg_i_206_n_5),
        .I1(trigger_level[15]),
        .I2(trigger_level[3]),
        .O(\trigger_level_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_129
       (.I0(trigged_reg_i_206_n_7),
        .I1(trigger_level[15]),
        .I2(trigger_level[1]),
        .O(\trigger_level_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_130
       (.I0(trigger_level[7]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_5),
        .I3(d_in[16]),
        .I4(d_in[20]),
        .I5(trigged_i_47[1]),
        .O(\trigger_level_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_131
       (.I0(trigger_level[5]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_7),
        .I3(d_in[15]),
        .I4(d_in[20]),
        .I5(trigged_i_47[0]),
        .O(\trigger_level_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_132
       (.I0(trigger_level[3]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_206_n_5),
        .I3(d_in[14]),
        .I4(d_in[20]),
        .I5(O),
        .O(\trigger_level_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_151
       (.I0(trigger_level[7]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_5),
        .I3(d_in[9]),
        .I4(d_in[13]),
        .I5(trigged_i_22[2]),
        .O(\trigger_level_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_152
       (.I0(trigger_level[5]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_7),
        .I3(d_in[8]),
        .I4(d_in[13]),
        .I5(trigged_i_22[1]),
        .O(\trigger_level_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_153
       (.I0(trigger_level[3]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_206_n_5),
        .I3(d_in[7]),
        .I4(d_in[13]),
        .I5(trigged_i_22[0]),
        .O(\trigger_level_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_169
       (.I0(trigger_level[7]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_5),
        .I3(d_in[2]),
        .I4(d_in[6]),
        .I5(trigged_i_89[1]),
        .O(\trigger_level_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_170
       (.I0(trigger_level[5]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_7),
        .I3(d_in[1]),
        .I4(d_in[6]),
        .I5(trigged_i_89[0]),
        .O(\trigger_level_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_171
       (.I0(trigger_level[3]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_206_n_5),
        .I3(d_in[0]),
        .I4(d_in[6]),
        .I5(trigged_i_91),
        .O(\trigger_level_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_187
       (.I0(trigger_level[7]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_5),
        .I3(d_in[23]),
        .I4(d_in[27]),
        .I5(trigged_i_106[1]),
        .O(\trigger_level_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_188
       (.I0(trigger_level[5]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_146_n_7),
        .I3(d_in[22]),
        .I4(d_in[27]),
        .I5(trigged_i_106[0]),
        .O(\trigger_level_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_189
       (.I0(trigger_level[3]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_206_n_5),
        .I3(d_in[21]),
        .I4(d_in[27]),
        .I5(trigged_i_108),
        .O(\trigger_level_reg[3]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_207
       (.I0(trigger_level[15]),
        .O(trigged_i_207_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_208
       (.I0(trigger_level[14]),
        .O(trigged_i_208_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_209
       (.I0(trigger_level[13]),
        .O(trigged_i_209_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_210
       (.I0(trigger_level[12]),
        .O(trigged_i_210_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_211
       (.I0(trigger_level[11]),
        .O(trigged_i_211_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_212
       (.I0(trigger_level[10]),
        .O(trigged_i_212_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_213
       (.I0(trigger_level[9]),
        .O(trigged_i_213_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_214
       (.I0(trigger_level[8]),
        .O(trigged_i_214_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_215
       (.I0(trigger_level[7]),
        .O(trigged_i_215_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_216
       (.I0(trigger_level[6]),
        .O(trigged_i_216_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_217
       (.I0(trigger_level[5]),
        .O(trigged_i_217_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_233
       (.I0(\trigger_level_reg[0]_0 ),
        .O(trigged_i_233_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_234
       (.I0(trigger_level[4]),
        .O(trigged_i_234_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_235
       (.I0(trigger_level[3]),
        .O(trigged_i_235_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_236
       (.I0(trigger_level[2]),
        .O(trigged_i_236_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    trigged_i_237
       (.I0(trigger_level[1]),
        .O(trigged_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_52
       (.I0(trigged_reg_i_136_n_6),
        .I1(trigger_level[15]),
        .I2(trigger_level[14]),
        .O(\trigger_level_reg[15]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    trigged_i_53
       (.I0(trigger_level[15]),
        .I1(trigged_reg_i_136_n_5),
        .O(\trigger_level_reg[15]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_55
       (.I0(trigged_reg_i_141_n_4),
        .I1(trigger_level[15]),
        .I2(trigger_level[12]),
        .O(\trigger_level_reg[15]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_56
       (.I0(trigged_reg_i_136_n_7),
        .I1(trigger_level[15]),
        .I2(trigger_level[13]),
        .O(\trigger_level_reg[15]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_58
       (.I0(trigged_reg_i_141_n_6),
        .I1(trigger_level[15]),
        .I2(trigger_level[10]),
        .O(\trigger_level_reg[15]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_59
       (.I0(trigged_reg_i_141_n_5),
        .I1(trigger_level[15]),
        .I2(trigger_level[11]),
        .O(\trigger_level_reg[15]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_62
       (.I0(trigged_reg_i_146_n_4),
        .I1(trigger_level[15]),
        .I2(trigger_level[8]),
        .O(\trigger_level_reg[15]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    trigged_i_63
       (.I0(trigged_reg_i_141_n_7),
        .I1(trigger_level[15]),
        .I2(trigger_level[9]),
        .O(\trigger_level_reg[15]_8 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_65
       (.I0(trigger_level[13]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_136_n_7),
        .I3(d_in[19]),
        .I4(d_in[20]),
        .I5(trigged_i_13),
        .O(\trigger_level_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_66
       (.I0(trigger_level[11]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_5),
        .I3(d_in[18]),
        .I4(d_in[20]),
        .I5(trigged_i_14[1]),
        .O(\trigger_level_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_67
       (.I0(trigger_level[9]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_7),
        .I3(d_in[17]),
        .I4(d_in[20]),
        .I5(trigged_i_14[0]),
        .O(\trigger_level_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_82
       (.I0(trigger_level[13]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_136_n_7),
        .I3(d_in[12]),
        .I4(d_in[13]),
        .I5(trigged_i_22[5]),
        .O(\trigger_level_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_83
       (.I0(trigger_level[11]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_5),
        .I3(d_in[11]),
        .I4(d_in[13]),
        .I5(trigged_i_22[4]),
        .O(\trigger_level_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_84
       (.I0(trigger_level[9]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_141_n_7),
        .I3(d_in[10]),
        .I4(d_in[13]),
        .I5(trigged_i_22[3]),
        .O(\trigger_level_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    trigged_i_99
       (.I0(trigger_level[13]),
        .I1(trigger_level[15]),
        .I2(trigged_reg_i_136_n_7),
        .I3(d_in[5]),
        .I4(d_in[6]),
        .I5(trigged_i_31),
        .O(\trigger_level_reg[13]_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_136
       (.CI(trigged_reg_i_141_n_0),
        .CO({NLW_trigged_reg_i_136_CO_UNCONNECTED[3:2],trigged_reg_i_136_n_2,trigged_reg_i_136_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_trigged_reg_i_136_O_UNCONNECTED[3],trigged_reg_i_136_n_5,trigged_reg_i_136_n_6,trigged_reg_i_136_n_7}),
        .S({1'b0,trigged_i_207_n_0,trigged_i_208_n_0,trigged_i_209_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_141
       (.CI(trigged_reg_i_146_n_0),
        .CO({trigged_reg_i_141_n_0,trigged_reg_i_141_n_1,trigged_reg_i_141_n_2,trigged_reg_i_141_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_141_n_4,trigged_reg_i_141_n_5,trigged_reg_i_141_n_6,trigged_reg_i_141_n_7}),
        .S({trigged_i_210_n_0,trigged_i_211_n_0,trigged_i_212_n_0,trigged_i_213_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_146
       (.CI(trigged_reg_i_206_n_0),
        .CO({trigged_reg_i_146_n_0,trigged_reg_i_146_n_1,trigged_reg_i_146_n_2,trigged_reg_i_146_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_146_n_4,trigged_reg_i_146_n_5,trigged_reg_i_146_n_6,trigged_reg_i_146_n_7}),
        .S({trigged_i_214_n_0,trigged_i_215_n_0,trigged_i_216_n_0,trigged_i_217_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 trigged_reg_i_206
       (.CI(1'b0),
        .CO({trigged_reg_i_206_n_0,trigged_reg_i_206_n_1,trigged_reg_i_206_n_2,trigged_reg_i_206_n_3}),
        .CYINIT(trigged_i_233_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trigged_reg_i_206_n_4,trigged_reg_i_206_n_5,trigged_reg_i_206_n_6,trigged_reg_i_206_n_7}),
        .S({trigged_i_234_n_0,trigged_i_235_n_0,trigged_i_236_n_0,trigged_i_237_n_0}));
  LUT4 #(
    .INIT(16'h0400)) 
    \trigger_level[15]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rx_empty),
        .I3(state1),
        .O(\trigger_level[15]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[0]),
        .Q(\trigger_level_reg[0]_0 ),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[10]),
        .Q(trigger_level[10]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[11]),
        .Q(trigger_level[11]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[12]),
        .Q(trigger_level[12]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[13]),
        .Q(trigger_level[13]),
        .S(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[14]),
        .Q(trigger_level[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[15]),
        .Q(trigger_level[15]),
        .R(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[1]),
        .Q(trigger_level[1]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[2]),
        .Q(trigger_level[2]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[3]),
        .Q(trigger_level[3]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[4]),
        .Q(trigger_level[4]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[5]),
        .Q(trigger_level[5]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[6]),
        .Q(trigger_level[6]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[7]),
        .Q(trigger_level[7]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[8]),
        .Q(trigger_level[8]),
        .S(rst));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \trigger_level_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\trigger_level[15]_i_1_n_0 ),
        .D(d_out[9]),
        .Q(trigger_level[9]),
        .S(rst));
  LUT6 #(
    .INIT(64'h00F000AA00CC00AA)) 
    \txr[4]_i_2 
       (.I0(poten0),
        .I1(poten1),
        .I2(poten2),
        .I3(main_state__0[2]),
        .I4(main_state__0[1]),
        .I5(main_state__0[0]),
        .O(\poten1_value_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0F0BFFFF0F0B0000)) 
    update_poten_i_1
       (.I0(update_poten_i_2_n_0),
        .I1(p_0_in),
        .I2(state__0[0]),
        .I3(rx_empty),
        .I4(update_poten0_out),
        .I5(LED_RED_3_OBUF),
        .O(update_poten_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'hE)) 
    update_poten_i_2
       (.I0(config_d_oe_i_2_n_0),
        .I1(p_1_in),
        .O(update_poten_i_2_n_0));
  LUT5 #(
    .INIT(32'h00004C44)) 
    update_poten_i_3
       (.I0(state__0[0]),
        .I1(state1),
        .I2(rx_empty),
        .I3(p_0_in),
        .I4(state__0[1]),
        .O(update_poten0_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    update_poten_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(update_poten_i_1_n_0),
        .Q(LED_RED_3_OBUF),
        .R(rst));
endmodule

module hydrophone_simple_trigger
   (strb_d,
    strb_dd,
    LED_YELLOW_1_OBUF,
    rst_5d,
    trigged_reg_0,
    D,
    rst_5d_reg_0,
    strb_d_reg_0,
    ifclk_out_OBUF_BUFG,
    trigged_reg_1,
    rst_4d,
    is_almost_full,
    rst_internal,
    \trigged_d_reg[0] ,
    strb_dd_reg_0,
    rst,
    LED_RED_1_OBUF,
    pll_locked);
  output strb_d;
  output strb_dd;
  output LED_YELLOW_1_OBUF;
  output rst_5d;
  output trigged_reg_0;
  output [0:0]D;
  output rst_5d_reg_0;
  input strb_d_reg_0;
  input ifclk_out_OBUF_BUFG;
  input trigged_reg_1;
  input rst_4d;
  input is_almost_full;
  input rst_internal;
  input \trigged_d_reg[0] ;
  input strb_dd_reg_0;
  input rst;
  input LED_RED_1_OBUF;
  input pll_locked;

  wire [0:0]D;
  wire LED_RED_1_OBUF;
  wire LED_YELLOW_1_OBUF;
  wire ifclk_out_OBUF_BUFG;
  wire is_almost_full;
  wire pll_locked;
  wire rst;
  wire rst_4d;
  wire rst_5d;
  wire rst_5d_reg_0;
  wire rst_internal;
  wire strb_d;
  wire strb_d_reg_0;
  wire strb_dd;
  wire strb_dd_i_1__0_n_0;
  wire strb_dd_reg_0;
  wire \trigged_d_reg[0] ;
  wire trigged_reg_0;
  wire trigged_reg_1;

  LUT2 #(
    .INIT(4'hE)) 
    LED_GREEN_1_OBUF_inst_i_1
       (.I0(LED_YELLOW_1_OBUF),
        .I1(\trigged_d_reg[0] ),
        .O(D));
  LUT4 #(
    .INIT(16'hFEFF)) 
    in_strb_d_i_3
       (.I0(rst_5d),
        .I1(rst),
        .I2(LED_RED_1_OBUF),
        .I3(pll_locked),
        .O(rst_5d_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_5d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_4d),
        .Q(rst_5d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    strb_d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_d_reg_0),
        .Q(strb_d),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    strb_dd_i_1__0
       (.I0(strb_d),
        .I1(strb_dd_reg_0),
        .O(strb_dd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    strb_dd_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_dd_i_1__0_n_0),
        .Q(strb_dd),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \t_counter[0]_i_1 
       (.I0(LED_YELLOW_1_OBUF),
        .I1(is_almost_full),
        .I2(rst_internal),
        .O(trigged_reg_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    trigged_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(trigged_reg_1),
        .Q(LED_YELLOW_1_OBUF),
        .R(1'b0));
endmodule

module hydrophone_trigger_backlog
   (tail_trigged_reg_0,
    rst_4d,
    rst_7d,
    latched_input0,
    strb_d_reg_0,
    is_almost_full,
    trigger_strobe,
    rst_4d_reg_0,
    d_out,
    \t_counter_reg[15]_0 ,
    ifclk_out_OBUF_BUFG,
    strb_d_reg_1,
    rst_3d,
    rst_6d,
    LED_YELLOW_1_OBUF,
    in_strb_d,
    rst_internal,
    p_0_in,
    d_in);
  output tail_trigged_reg_0;
  output rst_4d;
  output rst_7d;
  output latched_input0;
  output strb_d_reg_0;
  output is_almost_full;
  output trigger_strobe;
  output rst_4d_reg_0;
  output [63:0]d_out;
  input \t_counter_reg[15]_0 ;
  input ifclk_out_OBUF_BUFG;
  input strb_d_reg_1;
  input rst_3d;
  input rst_6d;
  input LED_YELLOW_1_OBUF;
  input in_strb_d;
  input rst_internal;
  input p_0_in;
  input [63:0]d_in;

  wire LED_YELLOW_1_OBUF;
  wire backlog_n_3;
  wire [63:0]d_in;
  wire [63:0]d_out;
  wire ifclk_out_OBUF_BUFG;
  wire in_strb_d;
  wire is_almost_full;
  wire latched_input0;
  wire p_0_in;
  wire rst_3d;
  wire rst_4d;
  wire rst_4d_reg_0;
  wire rst_6d;
  wire rst_7d;
  wire rst_internal;
  wire strb_d;
  wire strb_d_reg_0;
  wire strb_d_reg_1;
  wire strb_dd;
  wire strb_dd_i_1_n_0;
  wire t_counter;
  wire \t_counter[0]_i_10_n_0 ;
  wire \t_counter[0]_i_11_n_0 ;
  wire \t_counter[0]_i_12_n_0 ;
  wire \t_counter[0]_i_4_n_0 ;
  wire \t_counter[0]_i_5_n_0 ;
  wire \t_counter[0]_i_6_n_0 ;
  wire \t_counter[0]_i_7_n_0 ;
  wire \t_counter[0]_i_8_n_0 ;
  wire \t_counter[0]_i_9_n_0 ;
  wire \t_counter[12]_i_2_n_0 ;
  wire \t_counter[12]_i_3_n_0 ;
  wire \t_counter[12]_i_4_n_0 ;
  wire \t_counter[12]_i_5_n_0 ;
  wire \t_counter[4]_i_2_n_0 ;
  wire \t_counter[4]_i_3_n_0 ;
  wire \t_counter[4]_i_4_n_0 ;
  wire \t_counter[4]_i_5_n_0 ;
  wire \t_counter[8]_i_2_n_0 ;
  wire \t_counter[8]_i_3_n_0 ;
  wire \t_counter[8]_i_4_n_0 ;
  wire \t_counter[8]_i_5_n_0 ;
  wire [15:0]t_counter_reg;
  wire \t_counter_reg[0]_i_3_n_0 ;
  wire \t_counter_reg[0]_i_3_n_1 ;
  wire \t_counter_reg[0]_i_3_n_2 ;
  wire \t_counter_reg[0]_i_3_n_3 ;
  wire \t_counter_reg[0]_i_3_n_4 ;
  wire \t_counter_reg[0]_i_3_n_5 ;
  wire \t_counter_reg[0]_i_3_n_6 ;
  wire \t_counter_reg[0]_i_3_n_7 ;
  wire \t_counter_reg[12]_i_1_n_1 ;
  wire \t_counter_reg[12]_i_1_n_2 ;
  wire \t_counter_reg[12]_i_1_n_3 ;
  wire \t_counter_reg[12]_i_1_n_4 ;
  wire \t_counter_reg[12]_i_1_n_5 ;
  wire \t_counter_reg[12]_i_1_n_6 ;
  wire \t_counter_reg[12]_i_1_n_7 ;
  wire \t_counter_reg[15]_0 ;
  wire \t_counter_reg[4]_i_1_n_0 ;
  wire \t_counter_reg[4]_i_1_n_1 ;
  wire \t_counter_reg[4]_i_1_n_2 ;
  wire \t_counter_reg[4]_i_1_n_3 ;
  wire \t_counter_reg[4]_i_1_n_4 ;
  wire \t_counter_reg[4]_i_1_n_5 ;
  wire \t_counter_reg[4]_i_1_n_6 ;
  wire \t_counter_reg[4]_i_1_n_7 ;
  wire \t_counter_reg[8]_i_1_n_0 ;
  wire \t_counter_reg[8]_i_1_n_1 ;
  wire \t_counter_reg[8]_i_1_n_2 ;
  wire \t_counter_reg[8]_i_1_n_3 ;
  wire \t_counter_reg[8]_i_1_n_4 ;
  wire \t_counter_reg[8]_i_1_n_5 ;
  wire \t_counter_reg[8]_i_1_n_6 ;
  wire \t_counter_reg[8]_i_1_n_7 ;
  wire tail_trigged_reg_0;
  wire trigger_strobe;
  wire [3:3]\NLW_t_counter_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_main_state[9]_i_5 
       (.I0(rst_internal),
        .I1(strb_d),
        .I2(strb_dd),
        .I3(in_strb_d),
        .O(strb_d_reg_0));
  CascadedFIFO64bit backlog
       (.LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .d_in(d_in),
        .d_out(d_out),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .is_almost_full(is_almost_full),
        .p_0_in(p_0_in),
        .rst_3d(rst_3d),
        .rst_4d(rst_4d),
        .rst_4d_reg(rst_4d_reg_0),
        .rst_internal(rst_internal),
        .strb_d(strb_d),
        .strb_dd(strb_dd),
        .t_counter(t_counter),
        .tail_trigged_reg(backlog_n_3),
        .tail_trigged_reg_0(\t_counter[0]_i_4_n_0 ),
        .tail_trigged_reg_1(tail_trigged_reg_0),
        .wr_en(trigger_strobe));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \latched_input[63]_i_1 
       (.I0(tail_trigged_reg_0),
        .I1(LED_YELLOW_1_OBUF),
        .I2(in_strb_d),
        .I3(strb_dd),
        .I4(strb_d),
        .I5(rst_internal),
        .O(latched_input0));
  FDRE #(
    .INIT(1'b1)) 
    rst_4d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_3d),
        .Q(rst_4d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    rst_7d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_6d),
        .Q(rst_7d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    strb_d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_d_reg_1),
        .Q(strb_d),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    strb_dd_i_1
       (.I0(strb_d),
        .I1(rst_internal),
        .O(strb_dd_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    strb_dd_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(strb_dd_i_1_n_0),
        .Q(strb_dd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \t_counter[0]_i_10 
       (.I0(t_counter_reg[12]),
        .I1(t_counter_reg[13]),
        .I2(t_counter_reg[15]),
        .I3(t_counter_reg[14]),
        .O(\t_counter[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \t_counter[0]_i_11 
       (.I0(t_counter_reg[0]),
        .I1(t_counter_reg[1]),
        .I2(t_counter_reg[2]),
        .I3(t_counter_reg[3]),
        .O(\t_counter[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \t_counter[0]_i_12 
       (.I0(t_counter_reg[4]),
        .I1(t_counter_reg[5]),
        .I2(t_counter_reg[6]),
        .I3(t_counter_reg[7]),
        .O(\t_counter[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h55555557)) 
    \t_counter[0]_i_4 
       (.I0(tail_trigged_reg_0),
        .I1(\t_counter[0]_i_9_n_0 ),
        .I2(\t_counter[0]_i_10_n_0 ),
        .I3(\t_counter[0]_i_11_n_0 ),
        .I4(\t_counter[0]_i_12_n_0 ),
        .O(\t_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[0]_i_5 
       (.I0(t_counter_reg[3]),
        .O(\t_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[0]_i_6 
       (.I0(t_counter_reg[2]),
        .O(\t_counter[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[0]_i_7 
       (.I0(t_counter_reg[1]),
        .O(\t_counter[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[0]_i_8 
       (.I0(t_counter_reg[0]),
        .O(\t_counter[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \t_counter[0]_i_9 
       (.I0(t_counter_reg[8]),
        .I1(t_counter_reg[9]),
        .I2(t_counter_reg[10]),
        .I3(t_counter_reg[11]),
        .O(\t_counter[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[12]_i_2 
       (.I0(t_counter_reg[15]),
        .O(\t_counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[12]_i_3 
       (.I0(t_counter_reg[14]),
        .O(\t_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[12]_i_4 
       (.I0(t_counter_reg[13]),
        .O(\t_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[12]_i_5 
       (.I0(t_counter_reg[12]),
        .O(\t_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[4]_i_2 
       (.I0(t_counter_reg[7]),
        .O(\t_counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[4]_i_3 
       (.I0(t_counter_reg[6]),
        .O(\t_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[4]_i_4 
       (.I0(t_counter_reg[5]),
        .O(\t_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[4]_i_5 
       (.I0(t_counter_reg[4]),
        .O(\t_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[8]_i_2 
       (.I0(t_counter_reg[11]),
        .O(\t_counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[8]_i_3 
       (.I0(t_counter_reg[10]),
        .O(\t_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[8]_i_4 
       (.I0(t_counter_reg[9]),
        .O(\t_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_counter[8]_i_5 
       (.I0(t_counter_reg[8]),
        .O(\t_counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[0]_i_3_n_7 ),
        .Q(t_counter_reg[0]),
        .R(\t_counter_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_counter_reg[0]_i_3_n_0 ,\t_counter_reg[0]_i_3_n_1 ,\t_counter_reg[0]_i_3_n_2 ,\t_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\t_counter_reg[0]_i_3_n_4 ,\t_counter_reg[0]_i_3_n_5 ,\t_counter_reg[0]_i_3_n_6 ,\t_counter_reg[0]_i_3_n_7 }),
        .S({\t_counter[0]_i_5_n_0 ,\t_counter[0]_i_6_n_0 ,\t_counter[0]_i_7_n_0 ,\t_counter[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[8]_i_1_n_5 ),
        .Q(t_counter_reg[10]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[8]_i_1_n_4 ),
        .Q(t_counter_reg[11]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[12]_i_1_n_7 ),
        .Q(t_counter_reg[12]),
        .R(\t_counter_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_counter_reg[12]_i_1 
       (.CI(\t_counter_reg[8]_i_1_n_0 ),
        .CO({\NLW_t_counter_reg[12]_i_1_CO_UNCONNECTED [3],\t_counter_reg[12]_i_1_n_1 ,\t_counter_reg[12]_i_1_n_2 ,\t_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\t_counter_reg[12]_i_1_n_4 ,\t_counter_reg[12]_i_1_n_5 ,\t_counter_reg[12]_i_1_n_6 ,\t_counter_reg[12]_i_1_n_7 }),
        .S({\t_counter[12]_i_2_n_0 ,\t_counter[12]_i_3_n_0 ,\t_counter[12]_i_4_n_0 ,\t_counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[12]_i_1_n_6 ),
        .Q(t_counter_reg[13]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[12]_i_1_n_5 ),
        .Q(t_counter_reg[14]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[12]_i_1_n_4 ),
        .Q(t_counter_reg[15]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[0]_i_3_n_6 ),
        .Q(t_counter_reg[1]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[0]_i_3_n_5 ),
        .Q(t_counter_reg[2]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[0]_i_3_n_4 ),
        .Q(t_counter_reg[3]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[4]_i_1_n_7 ),
        .Q(t_counter_reg[4]),
        .R(\t_counter_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_counter_reg[4]_i_1 
       (.CI(\t_counter_reg[0]_i_3_n_0 ),
        .CO({\t_counter_reg[4]_i_1_n_0 ,\t_counter_reg[4]_i_1_n_1 ,\t_counter_reg[4]_i_1_n_2 ,\t_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\t_counter_reg[4]_i_1_n_4 ,\t_counter_reg[4]_i_1_n_5 ,\t_counter_reg[4]_i_1_n_6 ,\t_counter_reg[4]_i_1_n_7 }),
        .S({\t_counter[4]_i_2_n_0 ,\t_counter[4]_i_3_n_0 ,\t_counter[4]_i_4_n_0 ,\t_counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[4]_i_1_n_6 ),
        .Q(t_counter_reg[5]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[4]_i_1_n_5 ),
        .Q(t_counter_reg[6]),
        .R(\t_counter_reg[15]_0 ));
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[4]_i_1_n_4 ),
        .Q(t_counter_reg[7]),
        .S(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[8]_i_1_n_7 ),
        .Q(t_counter_reg[8]),
        .R(\t_counter_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \t_counter_reg[8]_i_1 
       (.CI(\t_counter_reg[4]_i_1_n_0 ),
        .CO({\t_counter_reg[8]_i_1_n_0 ,\t_counter_reg[8]_i_1_n_1 ,\t_counter_reg[8]_i_1_n_2 ,\t_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\t_counter_reg[8]_i_1_n_4 ,\t_counter_reg[8]_i_1_n_5 ,\t_counter_reg[8]_i_1_n_6 ,\t_counter_reg[8]_i_1_n_7 }),
        .S({\t_counter[8]_i_2_n_0 ,\t_counter[8]_i_3_n_0 ,\t_counter[8]_i_4_n_0 ,\t_counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \t_counter_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(t_counter),
        .D(\t_counter_reg[8]_i_1_n_6 ),
        .Q(t_counter_reg[9]),
        .R(\t_counter_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    tail_trigged_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(backlog_n_3),
        .Q(tail_trigged_reg_0),
        .R(1'b0));
endmodule

module i2c_master_bit_ctrl
   (scl_oen_reg_0,
    SDA_TRI,
    core_txd4_out,
    D,
    shift5_out,
    ld8_out,
    cmd_ack1_out,
    c_state,
    \txr_reg[0] ,
    cmd_phase_reg,
    \FSM_sequential_sub_state_reg[0] ,
    \FSM_sequential_sub_state_reg[0]_0 ,
    \FSM_sequential_c_state_reg[2] ,
    \FSM_sequential_c_state_reg[2]_0 ,
    \FSM_sequential_c_state_reg[0] ,
    ifclk_out_OBUF_BUFG,
    rst,
    pll_locked,
    LED_RED_1_OBUF,
    rst_0,
    Q,
    LED_GREEN_OBUF,
    sda_oen_i_2_0,
    core_en,
    c_state__0,
    core_txd_reg,
    cnt_done0,
    \core_cmd_reg[0] ,
    ld_reg,
    \core_cmd_reg[3] ,
    cmd_ack_reg_0,
    done,
    \core_cmd_reg[0]_0 ,
    \cmd_reg[0] ,
    \cmd_reg[0]_0 ,
    \cmd_reg[0]_1 ,
    \cmd_reg[0]_2 ,
    \cmd[3]_i_2_0 ,
    \cmd[3]_i_2_1 ,
    \cmd[3]_i_2_2 ,
    \sr_reg[0] ,
    \sr_reg[0]_0 ,
    \cmd_reg[0]_3 ,
    SCL_IBUF,
    \fSDA_reg[0]_0 ,
    SDA_IBUF);
  output scl_oen_reg_0;
  output SDA_TRI;
  output core_txd4_out;
  output [3:0]D;
  output shift5_out;
  output ld8_out;
  output cmd_ack1_out;
  output c_state;
  output [0:0]\txr_reg[0] ;
  output cmd_phase_reg;
  output \FSM_sequential_sub_state_reg[0] ;
  output \FSM_sequential_sub_state_reg[0]_0 ;
  output \FSM_sequential_c_state_reg[2] ;
  output \FSM_sequential_c_state_reg[2]_0 ;
  output \FSM_sequential_c_state_reg[0] ;
  input ifclk_out_OBUF_BUFG;
  input rst;
  input pll_locked;
  input LED_RED_1_OBUF;
  input rst_0;
  input [3:0]Q;
  input LED_GREEN_OBUF;
  input sda_oen_i_2_0;
  input core_en;
  input [2:0]c_state__0;
  input [0:0]core_txd_reg;
  input cnt_done0;
  input \core_cmd_reg[0] ;
  input ld_reg;
  input [2:0]\core_cmd_reg[3] ;
  input cmd_ack_reg_0;
  input done;
  input \core_cmd_reg[0]_0 ;
  input \cmd_reg[0] ;
  input \cmd_reg[0]_0 ;
  input \cmd_reg[0]_1 ;
  input \cmd_reg[0]_2 ;
  input \cmd[3]_i_2_0 ;
  input \cmd[3]_i_2_1 ;
  input \cmd[3]_i_2_2 ;
  input [0:0]\sr_reg[0] ;
  input \sr_reg[0]_0 ;
  input \cmd_reg[0]_3 ;
  input SCL_IBUF;
  input \fSDA_reg[0]_0 ;
  input SDA_IBUF;

  wire [3:0]D;
  wire \FSM_onehot_c_state[0]_i_1_n_0 ;
  wire \FSM_onehot_c_state[0]_i_2_n_0 ;
  wire \FSM_onehot_c_state[0]_i_3_n_0 ;
  wire \FSM_onehot_c_state[0]_i_4_n_0 ;
  wire \FSM_onehot_c_state[0]_i_5_n_0 ;
  wire \FSM_onehot_c_state[10]_i_1_n_0 ;
  wire \FSM_onehot_c_state[11]_i_1_n_0 ;
  wire \FSM_onehot_c_state[12]_i_1_n_0 ;
  wire \FSM_onehot_c_state[13]_i_1_n_0 ;
  wire \FSM_onehot_c_state[13]_i_2_n_0 ;
  wire \FSM_onehot_c_state[13]_i_3_n_0 ;
  wire \FSM_onehot_c_state[14]_i_1_n_0 ;
  wire \FSM_onehot_c_state[14]_i_2_n_0 ;
  wire \FSM_onehot_c_state[15]_i_1_n_0 ;
  wire \FSM_onehot_c_state[15]_i_2_n_0 ;
  wire \FSM_onehot_c_state[15]_i_3_n_0 ;
  wire \FSM_onehot_c_state[15]_i_4_n_0 ;
  wire \FSM_onehot_c_state[16]_i_1_n_0 ;
  wire \FSM_onehot_c_state[17]_i_1_n_0 ;
  wire \FSM_onehot_c_state[17]_i_2_n_0 ;
  wire \FSM_onehot_c_state[17]_i_3_n_0 ;
  wire \FSM_onehot_c_state[1]_i_1_n_0 ;
  wire \FSM_onehot_c_state[2]_i_1_n_0 ;
  wire \FSM_onehot_c_state[3]_i_1_n_0 ;
  wire \FSM_onehot_c_state[4]_i_1_n_0 ;
  wire \FSM_onehot_c_state[5]_i_1_n_0 ;
  wire \FSM_onehot_c_state[6]_i_1_n_0 ;
  wire \FSM_onehot_c_state[7]_i_1_n_0 ;
  wire \FSM_onehot_c_state[7]_i_2_n_0 ;
  wire \FSM_onehot_c_state[8]_i_1_n_0 ;
  wire \FSM_onehot_c_state[9]_i_1_n_0 ;
  wire \FSM_onehot_c_state[9]_i_2_n_0 ;
  wire \FSM_onehot_c_state_reg_n_0_[10] ;
  wire \FSM_onehot_c_state_reg_n_0_[11] ;
  wire \FSM_onehot_c_state_reg_n_0_[13] ;
  wire \FSM_onehot_c_state_reg_n_0_[14] ;
  wire \FSM_onehot_c_state_reg_n_0_[15] ;
  wire \FSM_onehot_c_state_reg_n_0_[16] ;
  wire \FSM_onehot_c_state_reg_n_0_[17] ;
  wire \FSM_onehot_c_state_reg_n_0_[1] ;
  wire \FSM_onehot_c_state_reg_n_0_[2] ;
  wire \FSM_onehot_c_state_reg_n_0_[3] ;
  wire \FSM_onehot_c_state_reg_n_0_[4] ;
  wire \FSM_onehot_c_state_reg_n_0_[5] ;
  wire \FSM_onehot_c_state_reg_n_0_[6] ;
  wire \FSM_onehot_c_state_reg_n_0_[7] ;
  wire \FSM_onehot_c_state_reg_n_0_[8] ;
  wire \FSM_onehot_c_state_reg_n_0_[9] ;
  wire \FSM_sequential_c_state[0]_i_2_n_0 ;
  wire \FSM_sequential_c_state[1]_i_3_n_0 ;
  wire \FSM_sequential_c_state[2]_i_2_n_0 ;
  wire \FSM_sequential_c_state[2]_i_3_n_0 ;
  wire \FSM_sequential_c_state_reg[0] ;
  wire \FSM_sequential_c_state_reg[2] ;
  wire \FSM_sequential_c_state_reg[2]_0 ;
  wire \FSM_sequential_sub_state_reg[0] ;
  wire \FSM_sequential_sub_state_reg[0]_0 ;
  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire [3:0]Q;
  wire SCL_IBUF;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire al_i_1_n_0;
  wire al_i_2_n_0;
  wire al_i_3_n_0;
  wire al_i_4_n_0;
  wire al_i_5_n_0;
  wire \cSDA_reg_n_0_[1] ;
  wire c_state;
  wire [0:0]c_state_0;
  wire [2:0]c_state__0;
  wire clk_en;
  wire \cmd[3]_i_2_0 ;
  wire \cmd[3]_i_2_1 ;
  wire \cmd[3]_i_2_2 ;
  wire \cmd[3]_i_2_n_0 ;
  wire \cmd[3]_i_3_n_0 ;
  wire \cmd[3]_i_4_n_0 ;
  wire cmd_ack1_out;
  wire cmd_ack3_out;
  wire cmd_ack_reg_0;
  wire cmd_phase_reg;
  wire \cmd_reg[0] ;
  wire \cmd_reg[0]_0 ;
  wire \cmd_reg[0]_1 ;
  wire \cmd_reg[0]_2 ;
  wire \cmd_reg[0]_3 ;
  wire cmd_stop_i_1_n_0;
  wire cmd_stop_i_2_n_0;
  wire cmd_stop_reg_n_0;
  wire [15:0]cnt;
  wire [15:1]cnt0;
  wire cnt0_carry__0_i_1_n_0;
  wire cnt0_carry__0_i_2_n_0;
  wire cnt0_carry__0_i_3_n_0;
  wire cnt0_carry__0_i_4_n_0;
  wire cnt0_carry__0_n_0;
  wire cnt0_carry__0_n_1;
  wire cnt0_carry__0_n_2;
  wire cnt0_carry__0_n_3;
  wire cnt0_carry__1_i_1_n_0;
  wire cnt0_carry__1_i_2_n_0;
  wire cnt0_carry__1_i_3_n_0;
  wire cnt0_carry__1_i_4_n_0;
  wire cnt0_carry__1_n_0;
  wire cnt0_carry__1_n_1;
  wire cnt0_carry__1_n_2;
  wire cnt0_carry__1_n_3;
  wire cnt0_carry__2_i_1_n_0;
  wire cnt0_carry__2_i_2_n_0;
  wire cnt0_carry__2_i_3_n_0;
  wire cnt0_carry__2_n_2;
  wire cnt0_carry__2_n_3;
  wire cnt0_carry_i_1_n_0;
  wire cnt0_carry_i_2_n_0;
  wire cnt0_carry_i_3_n_0;
  wire cnt0_carry_i_4_n_0;
  wire cnt0_carry_n_0;
  wire cnt0_carry_n_1;
  wire cnt0_carry_n_2;
  wire cnt0_carry_n_3;
  wire cnt1;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[15]_i_2_n_0 ;
  wire \cnt[15]_i_3_n_0 ;
  wire \cnt[15]_i_4_n_0 ;
  wire \cnt[15]_i_5_n_0 ;
  wire \cnt[15]_i_6_n_0 ;
  wire cnt_done0;
  wire core_ack;
  wire \core_cmd[2]_i_2_n_0 ;
  wire \core_cmd[3]_i_4_n_0 ;
  wire \core_cmd_reg[0] ;
  wire \core_cmd_reg[0]_0 ;
  wire [2:0]\core_cmd_reg[3] ;
  wire core_en;
  wire core_rxd;
  wire core_txd4_out;
  wire [0:0]core_txd_reg;
  wire dSCL;
  wire dSDA;
  wire done;
  wire dout_i_1_n_0;
  wire dscl_oen;
  wire \fSCL[2]_i_2_n_0 ;
  wire \fSCL_reg_n_0_[2] ;
  wire \fSDA_reg[0]_0 ;
  wire \fSDA_reg_n_0_[0] ;
  wire \fSDA_reg_n_0_[1] ;
  wire \fSDA_reg_n_0_[2] ;
  wire [13:0]filter_cnt;
  wire [13:1]filter_cnt0;
  wire filter_cnt0_carry__0_i_1_n_0;
  wire filter_cnt0_carry__0_i_2_n_0;
  wire filter_cnt0_carry__0_i_3_n_0;
  wire filter_cnt0_carry__0_i_4_n_0;
  wire filter_cnt0_carry__0_n_0;
  wire filter_cnt0_carry__0_n_1;
  wire filter_cnt0_carry__0_n_2;
  wire filter_cnt0_carry__0_n_3;
  wire filter_cnt0_carry__1_i_1_n_0;
  wire filter_cnt0_carry__1_i_2_n_0;
  wire filter_cnt0_carry__1_i_3_n_0;
  wire filter_cnt0_carry__1_i_4_n_0;
  wire filter_cnt0_carry__1_n_0;
  wire filter_cnt0_carry__1_n_1;
  wire filter_cnt0_carry__1_n_2;
  wire filter_cnt0_carry__1_n_3;
  wire filter_cnt0_carry__2_i_1_n_0;
  wire filter_cnt0_carry_i_1_n_0;
  wire filter_cnt0_carry_i_2_n_0;
  wire filter_cnt0_carry_i_3_n_0;
  wire filter_cnt0_carry_i_4_n_0;
  wire filter_cnt0_carry_n_0;
  wire filter_cnt0_carry_n_1;
  wire filter_cnt0_carry_n_2;
  wire filter_cnt0_carry_n_3;
  wire \filter_cnt[0]_i_1_n_0 ;
  wire \filter_cnt[13]_i_1_n_0 ;
  wire \filter_cnt[1]_i_1_n_0 ;
  wire \filter_cnt[2]_i_1_n_0 ;
  wire \filter_cnt[3]_i_1_n_0 ;
  wire \filter_cnt[3]_i_2_n_0 ;
  wire \filter_cnt[3]_i_3_n_0 ;
  wire \filter_cnt[3]_i_4_n_0 ;
  wire i2c_al;
  wire ifclk_out_OBUF_BUFG;
  wire ld8_out;
  wire ld_i_2_n_0;
  wire ld_reg;
  wire [1:1]p_0_in;
  wire [1:1]p_0_in__0;
  wire [2:0]p_0_in__1;
  wire pll_locked;
  wire rst;
  wire rst_0;
  wire sSCL;
  wire sSCL_i_1_n_0;
  wire sSDA;
  wire sSDA_i_1_n_0;
  wire scl_oen_i_1_n_0;
  wire scl_oen_i_2_n_0;
  wire scl_oen_i_3_n_0;
  wire scl_oen_i_4_n_0;
  wire scl_oen_reg_0;
  wire sda_chk;
  wire sda_chk_i_1_n_0;
  wire sda_chk_reg_n_0;
  wire sda_oen_i_1_n_0;
  wire sda_oen_i_2_0;
  wire sda_oen_i_2_n_0;
  wire sda_oen_i_3_n_0;
  wire sda_oen_i_4_n_0;
  wire shift5_out;
  wire slave_wait;
  wire slave_wait0;
  wire [0:0]\sr_reg[0] ;
  wire \sr_reg[0]_0 ;
  wire sto_condition;
  wire sto_condition_reg_n_0;
  wire [0:0]\txr_reg[0] ;
  wire [3:2]NLW_cnt0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_cnt0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_filter_cnt0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_filter_cnt0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \FSM_onehot_c_state[0]_i_1 
       (.I0(\FSM_onehot_c_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_c_state[0]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(c_state_0),
        .O(\FSM_onehot_c_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEEFEEEEEEEE)) 
    \FSM_onehot_c_state[0]_i_2 
       (.I0(\FSM_onehot_c_state[0]_i_4_n_0 ),
        .I1(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I2(cmd_stop_i_2_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_c_state[0]_i_3 
       (.I0(c_state_0),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_c_state_reg_n_0_[3] ),
        .O(\FSM_onehot_c_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000F0004)) 
    \FSM_onehot_c_state[0]_i_4 
       (.I0(\FSM_onehot_c_state_reg_n_0_[14] ),
        .I1(\FSM_onehot_c_state[0]_i_5_n_0 ),
        .I2(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .I3(c_state_0),
        .I4(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_c_state[15]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA000000AB)) 
    \FSM_onehot_c_state[0]_i_5 
       (.I0(\FSM_onehot_c_state_reg_n_0_[17] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I2(sda_chk),
        .I3(\FSM_onehot_c_state_reg_n_0_[16] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I5(\FSM_onehot_c_state_reg_n_0_[10] ),
        .O(\FSM_onehot_c_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_onehot_c_state[10]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_onehot_c_state[11]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[17] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[10] ),
        .I4(\FSM_onehot_c_state[13]_i_2_n_0 ),
        .I5(\FSM_onehot_c_state[17]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_onehot_c_state[12]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[16] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[10] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I4(\FSM_onehot_c_state[13]_i_3_n_0 ),
        .I5(\FSM_onehot_c_state[17]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_onehot_c_state[13]_i_1 
       (.I0(\FSM_onehot_c_state[13]_i_2_n_0 ),
        .I1(\FSM_onehot_c_state_reg_n_0_[10] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I3(sda_chk),
        .I4(\FSM_onehot_c_state[13]_i_3_n_0 ),
        .I5(\FSM_onehot_c_state[17]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_c_state[13]_i_2 
       (.I0(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[16] ),
        .O(\FSM_onehot_c_state[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_c_state[13]_i_3 
       (.I0(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[17] ),
        .O(\FSM_onehot_c_state[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_onehot_c_state[14]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \FSM_onehot_c_state[14]_i_2 
       (.I0(i2c_al),
        .I1(rst_0),
        .I2(LED_RED_1_OBUF),
        .I3(pll_locked),
        .O(\FSM_onehot_c_state[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_onehot_c_state[15]_i_1 
       (.I0(\FSM_onehot_c_state[15]_i_2_n_0 ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[14] ),
        .I4(\FSM_onehot_c_state[15]_i_3_n_0 ),
        .I5(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .O(\FSM_onehot_c_state[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_c_state[15]_i_2 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(i2c_al),
        .I4(c_state_0),
        .O(\FSM_onehot_c_state[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_c_state[15]_i_3 
       (.I0(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[6] ),
        .O(\FSM_onehot_c_state[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_c_state[15]_i_4 
       (.I0(\FSM_onehot_c_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[8] ),
        .O(\FSM_onehot_c_state[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_c_state[16]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I3(\FSM_onehot_c_state[17]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_onehot_c_state[17]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(i2c_al),
        .I4(clk_en),
        .O(\FSM_onehot_c_state[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \FSM_onehot_c_state[17]_i_2 
       (.I0(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[16] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I4(\FSM_onehot_c_state[17]_i_3_n_0 ),
        .O(\FSM_onehot_c_state[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_c_state[17]_i_3 
       (.I0(c_state_0),
        .I1(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I2(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[6] ),
        .I4(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .I5(\FSM_onehot_c_state_reg_n_0_[14] ),
        .O(\FSM_onehot_c_state[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \FSM_onehot_c_state[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_onehot_c_state[2]_i_1 
       (.I0(c_state_0),
        .I1(i2c_al),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(\FSM_onehot_c_state_reg_n_0_[1] ),
        .O(\FSM_onehot_c_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_c_state[3]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I1(LED_GREEN_OBUF),
        .I2(i2c_al),
        .I3(c_state_0),
        .I4(\FSM_onehot_c_state_reg_n_0_[2] ),
        .O(\FSM_onehot_c_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \FSM_onehot_c_state[4]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I3(LED_GREEN_OBUF),
        .I4(i2c_al),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_c_state[5]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \FSM_onehot_c_state[6]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state_0),
        .O(\FSM_onehot_c_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \FSM_onehot_c_state[7]_i_1 
       (.I0(\FSM_onehot_c_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[6] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_c_state[7]_i_2_n_0 ),
        .O(\FSM_onehot_c_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \FSM_onehot_c_state[7]_i_2 
       (.I0(c_state_0),
        .I1(i2c_al),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(\FSM_onehot_c_state_reg_n_0_[1] ),
        .O(\FSM_onehot_c_state[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \FSM_onehot_c_state[8]_i_1 
       (.I0(\FSM_onehot_c_state[9]_i_2_n_0 ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[6] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_c_state[15]_i_2_n_0 ),
        .O(\FSM_onehot_c_state[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \FSM_onehot_c_state[9]_i_1 
       (.I0(\FSM_onehot_c_state[15]_i_2_n_0 ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_c_state[15]_i_3_n_0 ),
        .I4(\FSM_onehot_c_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_c_state[9]_i_2_n_0 ),
        .O(\FSM_onehot_c_state[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_c_state[9]_i_2 
       (.I0(\FSM_onehot_c_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[4] ),
        .O(\FSM_onehot_c_state[9]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_c_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[0]_i_1_n_0 ),
        .Q(c_state_0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[10]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[10] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[11]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[11] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[12]_i_1_n_0 ),
        .Q(sda_chk),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[13]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[13] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[14]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[14] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[15]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[15] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[16]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[16] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[17]_i_2_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[17] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[4] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[5] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[6] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[7] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[8] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "wr_b:000000100000000000,start_d:000000000000010000,start_c:000000000000001000,wr_a:000000010000000000,rd_a:000100000000000000,wr_d:000010000000000000,stop_a:000000000001000000,stop_d:000000001000000000,stop_c:000000000100000000,rd_b:001000000000000000,start_b:000000000000000100,rd_d:100000000000000000,wr_c:000001000000000000,start_e:000000000000100000,stop_b:000000000010000000,start_a:000000000000000010,rd_c:010000000000000000,idle:000000000000000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_c_state_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_c_state[17]_i_1_n_0 ),
        .D(\FSM_onehot_c_state[9]_i_1_n_0 ),
        .Q(\FSM_onehot_c_state_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_c_state[0]_i_1 
       (.I0(\FSM_sequential_c_state[0]_i_2_n_0 ),
        .I1(c_state),
        .I2(c_state__0[0]),
        .O(\FSM_sequential_c_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00008850000088FF)) 
    \FSM_sequential_c_state[0]_i_2 
       (.I0(c_state__0[0]),
        .I1(cnt_done0),
        .I2(cmd_ack_reg_0),
        .I3(c_state__0[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state__0[2]),
        .O(\FSM_sequential_c_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF02FFFFFF000000)) 
    \FSM_sequential_c_state[1]_i_1 
       (.I0(cnt_done0),
        .I1(c_state__0[2]),
        .I2(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I3(\FSM_sequential_c_state[1]_i_3_n_0 ),
        .I4(c_state),
        .I5(c_state__0[1]),
        .O(\FSM_sequential_c_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    \FSM_sequential_c_state[1]_i_3 
       (.I0(c_state__0[0]),
        .I1(ld_reg),
        .I2(\core_cmd_reg[0] ),
        .I3(c_state__0[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state__0[2]),
        .O(\FSM_sequential_c_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_c_state[2]_i_1 
       (.I0(\FSM_sequential_c_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_c_state[2]_i_3_n_0 ),
        .I2(c_state),
        .I3(c_state__0[2]),
        .O(\FSM_sequential_c_state_reg[2] ));
  LUT6 #(
    .INIT(64'h1010101013101010)) 
    \FSM_sequential_c_state[2]_i_2 
       (.I0(cnt_done0),
        .I1(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I2(c_state__0[1]),
        .I3(c_state__0[2]),
        .I4(cmd_ack_reg_0),
        .I5(c_state__0[0]),
        .O(\FSM_sequential_c_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_c_state[2]_i_3 
       (.I0(c_state__0[0]),
        .I1(ld_reg),
        .I2(\core_cmd_reg[0] ),
        .I3(c_state__0[1]),
        .I4(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I5(c_state__0[2]),
        .O(\FSM_sequential_c_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    al_i_1
       (.I0(al_i_2_n_0),
        .I1(LED_GREEN_OBUF),
        .I2(sto_condition_reg_n_0),
        .I3(cmd_stop_reg_n_0),
        .I4(al_i_3_n_0),
        .O(al_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    al_i_2
       (.I0(\FSM_onehot_c_state_reg_n_0_[17] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[13] ),
        .I4(al_i_4_n_0),
        .I5(al_i_5_n_0),
        .O(al_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    al_i_3
       (.I0(SDA_TRI),
        .I1(sda_chk_reg_n_0),
        .I2(sSDA),
        .I3(pll_locked),
        .I4(LED_RED_1_OBUF),
        .I5(rst_0),
        .O(al_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    al_i_4
       (.I0(\FSM_onehot_c_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I2(\FSM_onehot_c_state_reg_n_0_[16] ),
        .I3(sda_chk),
        .I4(\FSM_onehot_c_state_reg_n_0_[11] ),
        .O(al_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    al_i_5
       (.I0(\FSM_onehot_c_state_reg_n_0_[14] ),
        .I1(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .I2(\FSM_onehot_c_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[1] ),
        .O(al_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    al_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(al_i_1_n_0),
        .Q(i2c_al),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cSCL_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(SCL_IBUF),
        .Q(p_0_in),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cSCL_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in),
        .Q(p_0_in__1[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cSDA_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(SDA_IBUF),
        .Q(p_0_in__0),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cSDA_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(\cSDA_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    clk_en_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(cnt1),
        .Q(clk_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0070FFFF00700000)) 
    \cmd[0]_i_1 
       (.I0(\cmd_reg[0]_0 ),
        .I1(\cmd_reg[0]_1 ),
        .I2(\cmd_reg[0]_3 ),
        .I3(\cmd_reg[0] ),
        .I4(\cmd[3]_i_2_n_0 ),
        .I5(ld_reg),
        .O(\FSM_sequential_sub_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \cmd[2]_i_1 
       (.I0(\cmd_reg[0]_0 ),
        .I1(\cmd_reg[0]_1 ),
        .I2(\cmd_reg[0] ),
        .I3(\cmd_reg[0]_3 ),
        .I4(\cmd[3]_i_2_n_0 ),
        .I5(cmd_ack_reg_0),
        .O(\FSM_sequential_sub_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \cmd[3]_i_1 
       (.I0(\cmd_reg[0] ),
        .I1(\cmd_reg[0]_3 ),
        .I2(\cmd_reg[0]_1 ),
        .I3(\cmd_reg[0]_0 ),
        .I4(\cmd[3]_i_2_n_0 ),
        .I5(\core_cmd_reg[0] ),
        .O(cmd_phase_reg));
  LUT6 #(
    .INIT(64'hEEEFEFEFEEEEEEEE)) 
    \cmd[3]_i_2 
       (.I0(\cmd[3]_i_3_n_0 ),
        .I1(\cmd[3]_i_4_n_0 ),
        .I2(\cmd_reg[0] ),
        .I3(\cmd_reg[0]_0 ),
        .I4(\cmd_reg[0]_1 ),
        .I5(\cmd_reg[0]_2 ),
        .O(\cmd[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h57575700)) 
    \cmd[3]_i_3 
       (.I0(\cmd[3]_i_2_1 ),
        .I1(\cmd[3]_i_2_0 ),
        .I2(\cmd[3]_i_2_2 ),
        .I3(i2c_al),
        .I4(done),
        .O(\cmd[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h00000054)) 
    \cmd[3]_i_4 
       (.I0(\cmd[3]_i_2_0 ),
        .I1(done),
        .I2(i2c_al),
        .I3(\cmd[3]_i_2_1 ),
        .I4(\cmd[3]_i_2_2 ),
        .O(\cmd[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    cmd_ack_i_1
       (.I0(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I1(clk_en),
        .I2(\FSM_onehot_c_state_reg_n_0_[13] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_c_state_reg_n_0_[17] ),
        .O(cmd_ack3_out));
  LUT6 #(
    .INIT(64'h000000000000B000)) 
    cmd_ack_i_1__0
       (.I0(c_state__0[0]),
        .I1(cmd_ack_reg_0),
        .I2(c_state__0[2]),
        .I3(core_ack),
        .I4(c_state__0[1]),
        .I5(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .O(cmd_ack1_out));
  FDRE #(
    .INIT(1'b0)) 
    cmd_ack_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(cmd_ack3_out),
        .Q(core_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04FF000004000000)) 
    cmd_stop_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cmd_stop_i_2_n_0),
        .I3(clk_en),
        .I4(LED_GREEN_OBUF),
        .I5(cmd_stop_reg_n_0),
        .O(cmd_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cmd_stop_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(cmd_stop_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_stop_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(cmd_stop_i_1_n_0),
        .Q(cmd_stop_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cnt0_carry
       (.CI(1'b0),
        .CO({cnt0_carry_n_0,cnt0_carry_n_1,cnt0_carry_n_2,cnt0_carry_n_3}),
        .CYINIT(cnt[0]),
        .DI(cnt[4:1]),
        .O(cnt0[4:1]),
        .S({cnt0_carry_i_1_n_0,cnt0_carry_i_2_n_0,cnt0_carry_i_3_n_0,cnt0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cnt0_carry__0
       (.CI(cnt0_carry_n_0),
        .CO({cnt0_carry__0_n_0,cnt0_carry__0_n_1,cnt0_carry__0_n_2,cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cnt[8:5]),
        .O(cnt0[8:5]),
        .S({cnt0_carry__0_i_1_n_0,cnt0_carry__0_i_2_n_0,cnt0_carry__0_i_3_n_0,cnt0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__0_i_1
       (.I0(cnt[8]),
        .O(cnt0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__0_i_2
       (.I0(cnt[7]),
        .O(cnt0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__0_i_3
       (.I0(cnt[6]),
        .O(cnt0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__0_i_4
       (.I0(cnt[5]),
        .O(cnt0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cnt0_carry__1
       (.CI(cnt0_carry__0_n_0),
        .CO({cnt0_carry__1_n_0,cnt0_carry__1_n_1,cnt0_carry__1_n_2,cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cnt[12:9]),
        .O(cnt0[12:9]),
        .S({cnt0_carry__1_i_1_n_0,cnt0_carry__1_i_2_n_0,cnt0_carry__1_i_3_n_0,cnt0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__1_i_1
       (.I0(cnt[12]),
        .O(cnt0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__1_i_2
       (.I0(cnt[11]),
        .O(cnt0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__1_i_3
       (.I0(cnt[10]),
        .O(cnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__1_i_4
       (.I0(cnt[9]),
        .O(cnt0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cnt0_carry__2
       (.CI(cnt0_carry__1_n_0),
        .CO({NLW_cnt0_carry__2_CO_UNCONNECTED[3:2],cnt0_carry__2_n_2,cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cnt[14:13]}),
        .O({NLW_cnt0_carry__2_O_UNCONNECTED[3],cnt0[15:13]}),
        .S({1'b0,cnt0_carry__2_i_1_n_0,cnt0_carry__2_i_2_n_0,cnt0_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__2_i_1
       (.I0(cnt[15]),
        .O(cnt0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__2_i_2
       (.I0(cnt[14]),
        .O(cnt0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry__2_i_3
       (.I0(cnt[13]),
        .O(cnt0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry_i_1
       (.I0(cnt[4]),
        .O(cnt0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry_i_2
       (.I0(cnt[3]),
        .O(cnt0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry_i_3
       (.I0(cnt[2]),
        .O(cnt0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cnt0_carry_i_4
       (.I0(cnt[1]),
        .O(cnt0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hABFC)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_2_n_0 ),
        .I1(cnt1),
        .I2(slave_wait),
        .I3(cnt[0]),
        .O(\cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h77F77777)) 
    \cnt[0]_i_2 
       (.I0(LED_GREEN_OBUF),
        .I1(core_en),
        .I2(dSCL),
        .I3(sSCL),
        .I4(scl_oen_reg_0),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FF20FF20FFFF)) 
    \cnt[15]_i_1 
       (.I0(scl_oen_reg_0),
        .I1(sSCL),
        .I2(dSCL),
        .I3(\cnt[15]_i_2_n_0 ),
        .I4(\cnt[15]_i_3_n_0 ),
        .I5(\cnt[15]_i_4_n_0 ),
        .O(cnt1));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cnt[15]_i_2 
       (.I0(core_en),
        .I1(rst_0),
        .I2(LED_RED_1_OBUF),
        .I3(pll_locked),
        .O(\cnt[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cnt[15]_i_3 
       (.I0(cnt[10]),
        .I1(cnt[11]),
        .I2(cnt[8]),
        .I3(cnt[9]),
        .I4(\cnt[15]_i_5_n_0 ),
        .O(\cnt[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cnt[15]_i_4 
       (.I0(cnt[2]),
        .I1(cnt[3]),
        .I2(cnt[0]),
        .I3(cnt[1]),
        .I4(\cnt[15]_i_6_n_0 ),
        .O(\cnt[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[15]_i_5 
       (.I0(cnt[13]),
        .I1(cnt[12]),
        .I2(cnt[15]),
        .I3(cnt[14]),
        .O(\cnt[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cnt[15]_i_6 
       (.I0(cnt[5]),
        .I1(cnt[4]),
        .I2(cnt[7]),
        .I3(cnt[6]),
        .O(\cnt[15]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[10]),
        .Q(cnt[10]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[11]),
        .Q(cnt[11]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[12]),
        .Q(cnt[12]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[13]),
        .Q(cnt[13]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[14]),
        .Q(cnt[14]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[15]),
        .Q(cnt[15]),
        .R(cnt1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[1]),
        .Q(cnt[1]),
        .S(cnt1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[2]),
        .Q(cnt[2]),
        .S(cnt1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[3]),
        .Q(cnt[3]),
        .S(cnt1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[4]),
        .Q(cnt[4]),
        .S(cnt1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[5]),
        .Q(cnt[5]),
        .S(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[6]),
        .Q(cnt[6]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[7]),
        .Q(cnt[7]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[8]),
        .Q(cnt[8]),
        .R(cnt1));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(slave_wait),
        .D(cnt0[9]),
        .Q(cnt[9]),
        .R(cnt1));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \core_cmd[0]_i_1 
       (.I0(c_state__0[0]),
        .I1(\core_cmd_reg[0] ),
        .I2(c_state__0[1]),
        .I3(LED_GREEN_OBUF),
        .I4(i2c_al),
        .I5(c_state__0[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \core_cmd[1]_i_1 
       (.I0(c_state__0[0]),
        .I1(cmd_ack_reg_0),
        .I2(c_state__0[2]),
        .I3(LED_GREEN_OBUF),
        .I4(i2c_al),
        .I5(\FSM_sequential_c_state[2]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8C8C8C8C404C4040)) 
    \core_cmd[2]_i_1 
       (.I0(cnt_done0),
        .I1(\core_cmd[2]_i_2_n_0 ),
        .I2(c_state__0[1]),
        .I3(\core_cmd_reg[0] ),
        .I4(ld_reg),
        .I5(c_state__0[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \core_cmd[2]_i_2 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(i2c_al),
        .I4(c_state__0[2]),
        .O(\core_cmd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4C48)) 
    \core_cmd[3]_i_1 
       (.I0(c_state__0[1]),
        .I1(core_ack),
        .I2(c_state__0[2]),
        .I3(c_state__0[0]),
        .I4(\core_cmd_reg[0]_0 ),
        .I5(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .O(c_state));
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    \core_cmd[3]_i_2 
       (.I0(\core_cmd[3]_i_4_n_0 ),
        .I1(\core_cmd_reg[3] [1]),
        .I2(\core_cmd_reg[3] [0]),
        .I3(\core_cmd_reg[3] [2]),
        .I4(c_state__0[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \core_cmd[3]_i_4 
       (.I0(c_state__0[2]),
        .I1(i2c_al),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(c_state__0[1]),
        .O(\core_cmd[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D008C000800CC)) 
    core_txd_i_1
       (.I0(c_state__0[0]),
        .I1(core_txd_reg),
        .I2(c_state__0[1]),
        .I3(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I4(c_state__0[2]),
        .I5(core_ack),
        .O(core_txd4_out));
  FDSE #(
    .INIT(1'b1)) 
    dSCL_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sSCL),
        .Q(dSCL),
        .S(rst));
  FDSE #(
    .INIT(1'b1)) 
    dSDA_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sSDA),
        .Q(dSDA),
        .S(rst));
  LUT4 #(
    .INIT(16'hFB08)) 
    dout_i_1
       (.I0(sSDA),
        .I1(sSCL),
        .I2(dSCL),
        .I3(core_rxd),
        .O(dout_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(dout_i_1_n_0),
        .Q(core_rxd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dscl_oen_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(scl_oen_reg_0),
        .Q(dscl_oen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \fSCL[2]_i_2 
       (.I0(\filter_cnt[3]_i_2_n_0 ),
        .I1(rst_0),
        .I2(LED_RED_1_OBUF),
        .I3(pll_locked),
        .O(\fSCL[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSCL_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(p_0_in__1[1]),
        .S(\fSDA_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSCL_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(p_0_in__1[2]),
        .S(\fSDA_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSCL_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(p_0_in__1[2]),
        .Q(\fSCL_reg_n_0_[2] ),
        .S(\fSDA_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSDA_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(\cSDA_reg_n_0_[1] ),
        .Q(\fSDA_reg_n_0_[0] ),
        .S(\fSDA_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSDA_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(\fSDA_reg_n_0_[0] ),
        .Q(\fSDA_reg_n_0_[1] ),
        .S(\fSDA_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fSDA_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\fSCL[2]_i_2_n_0 ),
        .D(\fSDA_reg_n_0_[1] ),
        .Q(\fSDA_reg_n_0_[2] ),
        .S(\fSDA_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filter_cnt0_carry
       (.CI(1'b0),
        .CO({filter_cnt0_carry_n_0,filter_cnt0_carry_n_1,filter_cnt0_carry_n_2,filter_cnt0_carry_n_3}),
        .CYINIT(filter_cnt[0]),
        .DI(filter_cnt[4:1]),
        .O(filter_cnt0[4:1]),
        .S({filter_cnt0_carry_i_1_n_0,filter_cnt0_carry_i_2_n_0,filter_cnt0_carry_i_3_n_0,filter_cnt0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filter_cnt0_carry__0
       (.CI(filter_cnt0_carry_n_0),
        .CO({filter_cnt0_carry__0_n_0,filter_cnt0_carry__0_n_1,filter_cnt0_carry__0_n_2,filter_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(filter_cnt[8:5]),
        .O(filter_cnt0[8:5]),
        .S({filter_cnt0_carry__0_i_1_n_0,filter_cnt0_carry__0_i_2_n_0,filter_cnt0_carry__0_i_3_n_0,filter_cnt0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__0_i_1
       (.I0(filter_cnt[8]),
        .O(filter_cnt0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__0_i_2
       (.I0(filter_cnt[7]),
        .O(filter_cnt0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__0_i_3
       (.I0(filter_cnt[6]),
        .O(filter_cnt0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__0_i_4
       (.I0(filter_cnt[5]),
        .O(filter_cnt0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filter_cnt0_carry__1
       (.CI(filter_cnt0_carry__0_n_0),
        .CO({filter_cnt0_carry__1_n_0,filter_cnt0_carry__1_n_1,filter_cnt0_carry__1_n_2,filter_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(filter_cnt[12:9]),
        .O(filter_cnt0[12:9]),
        .S({filter_cnt0_carry__1_i_1_n_0,filter_cnt0_carry__1_i_2_n_0,filter_cnt0_carry__1_i_3_n_0,filter_cnt0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__1_i_1
       (.I0(filter_cnt[12]),
        .O(filter_cnt0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__1_i_2
       (.I0(filter_cnt[11]),
        .O(filter_cnt0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__1_i_3
       (.I0(filter_cnt[10]),
        .O(filter_cnt0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__1_i_4
       (.I0(filter_cnt[9]),
        .O(filter_cnt0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 filter_cnt0_carry__2
       (.CI(filter_cnt0_carry__1_n_0),
        .CO(NLW_filter_cnt0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_filter_cnt0_carry__2_O_UNCONNECTED[3:1],filter_cnt0[13]}),
        .S({1'b0,1'b0,1'b0,filter_cnt0_carry__2_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry__2_i_1
       (.I0(filter_cnt[13]),
        .O(filter_cnt0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry_i_1
       (.I0(filter_cnt[4]),
        .O(filter_cnt0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry_i_2
       (.I0(filter_cnt[3]),
        .O(filter_cnt0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry_i_3
       (.I0(filter_cnt[2]),
        .O(filter_cnt0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    filter_cnt0_carry_i_4
       (.I0(filter_cnt[1]),
        .O(filter_cnt0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \filter_cnt[0]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(core_en),
        .I4(filter_cnt[0]),
        .O(\filter_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \filter_cnt[13]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(core_en),
        .I4(\filter_cnt[3]_i_2_n_0 ),
        .O(\filter_cnt[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C000000040000)) 
    \filter_cnt[1]_i_1 
       (.I0(\filter_cnt[3]_i_2_n_0 ),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(core_en),
        .I5(filter_cnt0[1]),
        .O(\filter_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C000000040000)) 
    \filter_cnt[2]_i_1 
       (.I0(\filter_cnt[3]_i_2_n_0 ),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(core_en),
        .I5(filter_cnt0[2]),
        .O(\filter_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C000000040000)) 
    \filter_cnt[3]_i_1 
       (.I0(\filter_cnt[3]_i_2_n_0 ),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(core_en),
        .I5(filter_cnt0[3]),
        .O(\filter_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \filter_cnt[3]_i_2 
       (.I0(\filter_cnt[3]_i_3_n_0 ),
        .I1(filter_cnt[3]),
        .I2(filter_cnt[2]),
        .I3(filter_cnt[5]),
        .I4(filter_cnt[4]),
        .I5(\filter_cnt[3]_i_4_n_0 ),
        .O(\filter_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \filter_cnt[3]_i_3 
       (.I0(filter_cnt[7]),
        .I1(filter_cnt[6]),
        .I2(filter_cnt[9]),
        .I3(filter_cnt[8]),
        .O(\filter_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \filter_cnt[3]_i_4 
       (.I0(filter_cnt[12]),
        .I1(filter_cnt[13]),
        .I2(filter_cnt[10]),
        .I3(filter_cnt[11]),
        .I4(filter_cnt[1]),
        .I5(filter_cnt[0]),
        .O(\filter_cnt[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\filter_cnt[0]_i_1_n_0 ),
        .Q(filter_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[10]),
        .Q(filter_cnt[10]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[11]),
        .Q(filter_cnt[11]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[12]),
        .Q(filter_cnt[12]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[13]),
        .Q(filter_cnt[13]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\filter_cnt[1]_i_1_n_0 ),
        .Q(filter_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\filter_cnt[2]_i_1_n_0 ),
        .Q(filter_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\filter_cnt[3]_i_1_n_0 ),
        .Q(filter_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[4]),
        .Q(filter_cnt[4]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[5]),
        .Q(filter_cnt[5]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[6]),
        .Q(filter_cnt[6]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[7]),
        .Q(filter_cnt[7]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[8]),
        .Q(filter_cnt[8]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \filter_cnt_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(filter_cnt0[9]),
        .Q(filter_cnt[9]),
        .R(\filter_cnt[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000E0000000E00)) 
    ld_i_1
       (.I0(cmd_ack_reg_0),
        .I1(ld_reg),
        .I2(done),
        .I3(ld_i_2_n_0),
        .I4(c_state__0[0]),
        .I5(core_ack),
        .O(ld8_out));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ld_i_2
       (.I0(c_state__0[2]),
        .I1(i2c_al),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(c_state__0[1]),
        .O(ld_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFF3)) 
    sSCL_i_1
       (.I0(p_0_in__1[1]),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(p_0_in__1[2]),
        .I5(\fSCL_reg_n_0_[2] ),
        .O(sSCL_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sSCL_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sSCL_i_1_n_0),
        .Q(sSCL),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFF3)) 
    sSDA_i_1
       (.I0(\fSDA_reg_n_0_[0] ),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(\fSDA_reg_n_0_[1] ),
        .I5(\fSDA_reg_n_0_[2] ),
        .O(sSDA_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sSDA_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sSDA_i_1_n_0),
        .Q(sSDA),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    scl_oen_i_1
       (.I0(scl_oen_i_2_n_0),
        .I1(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I2(sda_chk),
        .I3(\FSM_onehot_c_state_reg_n_0_[9] ),
        .I4(scl_oen_i_3_n_0),
        .I5(scl_oen_reg_0),
        .O(scl_oen_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    scl_oen_i_2
       (.I0(i2c_al),
        .I1(LED_GREEN_OBUF),
        .I2(\FSM_onehot_c_state_reg_n_0_[15] ),
        .I3(\FSM_onehot_c_state_reg_n_0_[16] ),
        .I4(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .O(scl_oen_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFF00FF00)) 
    scl_oen_i_3
       (.I0(\FSM_onehot_c_state_reg_n_0_[14] ),
        .I1(\FSM_onehot_c_state[15]_i_4_n_0 ),
        .I2(scl_oen_i_4_n_0),
        .I3(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I4(\FSM_onehot_c_state_reg_n_0_[6] ),
        .I5(clk_en),
        .O(scl_oen_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    scl_oen_i_4
       (.I0(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I1(sda_chk),
        .I2(\FSM_onehot_c_state[13]_i_2_n_0 ),
        .I3(\FSM_onehot_c_state_reg_n_0_[10] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[13] ),
        .I5(\FSM_onehot_c_state[13]_i_3_n_0 ),
        .O(scl_oen_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    scl_oen_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(scl_oen_i_1_n_0),
        .Q(scl_oen_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h080C0800)) 
    sda_chk_i_1
       (.I0(sda_chk),
        .I1(LED_GREEN_OBUF),
        .I2(i2c_al),
        .I3(clk_en),
        .I4(sda_chk_reg_n_0),
        .O(sda_chk_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sda_chk_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sda_chk_i_1_n_0),
        .Q(sda_chk_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAABFAAAAAA80AA)) 
    sda_oen_i_1
       (.I0(sda_oen_i_2_n_0),
        .I1(clk_en),
        .I2(al_i_2_n_0),
        .I3(LED_GREEN_OBUF),
        .I4(i2c_al),
        .I5(SDA_TRI),
        .O(sda_oen_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sda_oen_i_2
       (.I0(sda_oen_i_3_n_0),
        .I1(\FSM_onehot_c_state_reg_n_0_[14] ),
        .I2(\FSM_onehot_c_state[13]_i_2_n_0 ),
        .I3(\FSM_onehot_c_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_c_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_c_state_reg_n_0_[9] ),
        .O(sda_oen_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCFEFC)) 
    sda_oen_i_3
       (.I0(sda_oen_i_4_n_0),
        .I1(\FSM_onehot_c_state_reg_n_0_[17] ),
        .I2(\FSM_onehot_c_state[14]_i_2_n_0 ),
        .I3(sda_oen_i_2_0),
        .I4(\FSM_onehot_c_state_reg_n_0_[13] ),
        .I5(\FSM_onehot_c_state_reg_n_0_[10] ),
        .O(sda_oen_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sda_oen_i_4
       (.I0(\FSM_onehot_c_state_reg_n_0_[11] ),
        .I1(sda_chk),
        .O(sda_oen_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sda_oen_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sda_oen_i_1_n_0),
        .Q(SDA_TRI),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFF000000000000)) 
    shift_i_1
       (.I0(\core_cmd_reg[3] [2]),
        .I1(\core_cmd_reg[3] [0]),
        .I2(\core_cmd_reg[3] [1]),
        .I3(c_state__0[0]),
        .I4(core_ack),
        .I5(\core_cmd[3]_i_4_n_0 ),
        .O(shift5_out));
  LUT4 #(
    .INIT(16'hF8FA)) 
    slave_wait_inv_i_1
       (.I0(slave_wait),
        .I1(dscl_oen),
        .I2(sSCL),
        .I3(scl_oen_reg_0),
        .O(slave_wait0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    slave_wait_reg_inv
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(slave_wait0),
        .Q(slave_wait),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[0]_i_1 
       (.I0(\sr_reg[0] ),
        .I1(\sr_reg[0]_0 ),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(core_rxd),
        .O(\txr_reg[0] ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    sto_condition_i_1
       (.I0(dSDA),
        .I1(sSDA),
        .I2(pll_locked),
        .I3(LED_RED_1_OBUF),
        .I4(rst_0),
        .I5(sSCL),
        .O(sto_condition));
  FDRE #(
    .INIT(1'b0)) 
    sto_condition_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(sto_condition),
        .Q(sto_condition_reg_n_0),
        .R(1'b0));
endmodule

module i2c_master_byte_ctrl
   (scl_oen_reg,
    SDA_TRI,
    cmd_phase_reg,
    \FSM_sequential_sub_state_reg[0] ,
    \FSM_sequential_sub_state_reg[0]_0 ,
    ifclk_out_OBUF_BUFG,
    rst,
    pll_locked,
    LED_RED_1_OBUF,
    rst_0,
    LED_GREEN_OBUF,
    core_en,
    \core_cmd_reg[0]_0 ,
    ld_reg_0,
    cmd_ack_reg_0,
    \cmd_reg[0] ,
    \cmd_reg[0]_0 ,
    \cmd_reg[0]_1 ,
    \cmd_reg[0]_2 ,
    \cmd[3]_i_2 ,
    \cmd[3]_i_2_0 ,
    \cmd[3]_i_2_1 ,
    Q,
    \cmd_reg[0]_3 ,
    SCL_IBUF,
    \fSDA_reg[0] ,
    SDA_IBUF);
  output scl_oen_reg;
  output SDA_TRI;
  output cmd_phase_reg;
  output \FSM_sequential_sub_state_reg[0] ;
  output \FSM_sequential_sub_state_reg[0]_0 ;
  input ifclk_out_OBUF_BUFG;
  input rst;
  input pll_locked;
  input LED_RED_1_OBUF;
  input rst_0;
  input LED_GREEN_OBUF;
  input core_en;
  input \core_cmd_reg[0]_0 ;
  input ld_reg_0;
  input cmd_ack_reg_0;
  input \cmd_reg[0] ;
  input \cmd_reg[0]_0 ;
  input \cmd_reg[0]_1 ;
  input \cmd_reg[0]_2 ;
  input \cmd[3]_i_2 ;
  input \cmd[3]_i_2_0 ;
  input \cmd[3]_i_2_1 ;
  input [7:0]Q;
  input \cmd_reg[0]_3 ;
  input SCL_IBUF;
  input \fSDA_reg[0] ;
  input SDA_IBUF;

  wire \FSM_sequential_sub_state_reg[0] ;
  wire \FSM_sequential_sub_state_reg[0]_0 ;
  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire [7:0]Q;
  wire SCL_IBUF;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire bit_controller_n_11;
  wire bit_controller_n_15;
  wire bit_controller_n_16;
  wire bit_controller_n_17;
  wire bit_controller_n_3;
  wire bit_controller_n_4;
  wire bit_controller_n_5;
  wire bit_controller_n_6;
  wire c_state;
  wire [2:0]c_state__0;
  wire \cmd[3]_i_2 ;
  wire \cmd[3]_i_2_0 ;
  wire \cmd[3]_i_2_1 ;
  wire cmd_ack1_out;
  wire cmd_ack_reg_0;
  wire cmd_phase_reg;
  wire \cmd_reg[0] ;
  wire \cmd_reg[0]_0 ;
  wire \cmd_reg[0]_1 ;
  wire \cmd_reg[0]_2 ;
  wire \cmd_reg[0]_3 ;
  wire cnt_done0;
  wire \core_cmd[3]_i_3_n_0 ;
  wire \core_cmd_reg[0]_0 ;
  wire \core_cmd_reg_n_0_[0] ;
  wire \core_cmd_reg_n_0_[1] ;
  wire \core_cmd_reg_n_0_[2] ;
  wire \core_cmd_reg_n_0_[3] ;
  wire core_en;
  wire core_txd4_out;
  wire core_txd_reg_n_0;
  wire dcnt;
  wire \dcnt[0]_i_1_n_0 ;
  wire \dcnt[1]_i_1_n_0 ;
  wire \dcnt[2]_i_2_n_0 ;
  wire \dcnt_reg_n_0_[0] ;
  wire \dcnt_reg_n_0_[1] ;
  wire \dcnt_reg_n_0_[2] ;
  wire done;
  wire \fSDA_reg[0] ;
  wire ifclk_out_OBUF_BUFG;
  wire ld8_out;
  wire ld_reg_0;
  wire ld_reg_n_0;
  wire pll_locked;
  wire rst;
  wire rst_0;
  wire scl_oen_reg;
  wire shift5_out;
  wire shift_reg_n_0;
  wire [6:0]sr;
  wire \sr[1]_i_1_n_0 ;
  wire \sr[2]_i_1_n_0 ;
  wire \sr[3]_i_1_n_0 ;
  wire \sr[4]_i_1_n_0 ;
  wire \sr[5]_i_1_n_0 ;
  wire \sr[6]_i_1_n_0 ;
  wire \sr[7]_i_1_n_0 ;
  wire \sr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_c_state[1]_i_2 
       (.I0(\dcnt_reg_n_0_[1] ),
        .I1(\dcnt_reg_n_0_[0] ),
        .I2(\dcnt_reg_n_0_[2] ),
        .O(cnt_done0));
  (* FSM_ENCODED_STATES = "ST_START:001,ST_WRITE:011,ST_READ:010,ST_ACK:100,ST_IDLE:000,ST_STOP:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_c_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(bit_controller_n_17),
        .Q(c_state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ST_START:001,ST_WRITE:011,ST_READ:010,ST_ACK:100,ST_IDLE:000,ST_STOP:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_c_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(bit_controller_n_16),
        .Q(c_state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ST_START:001,ST_WRITE:011,ST_READ:010,ST_ACK:100,ST_IDLE:000,ST_STOP:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_c_state_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(bit_controller_n_15),
        .Q(c_state__0[2]),
        .R(1'b0));
  i2c_master_bit_ctrl bit_controller
       (.D({bit_controller_n_3,bit_controller_n_4,bit_controller_n_5,bit_controller_n_6}),
        .\FSM_sequential_c_state_reg[0] (bit_controller_n_17),
        .\FSM_sequential_c_state_reg[2] (bit_controller_n_15),
        .\FSM_sequential_c_state_reg[2]_0 (bit_controller_n_16),
        .\FSM_sequential_sub_state_reg[0] (\FSM_sequential_sub_state_reg[0] ),
        .\FSM_sequential_sub_state_reg[0]_0 (\FSM_sequential_sub_state_reg[0]_0 ),
        .LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .Q({\core_cmd_reg_n_0_[3] ,\core_cmd_reg_n_0_[2] ,\core_cmd_reg_n_0_[1] ,\core_cmd_reg_n_0_[0] }),
        .SCL_IBUF(SCL_IBUF),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI),
        .c_state(c_state),
        .c_state__0(c_state__0),
        .\cmd[3]_i_2_0 (\cmd[3]_i_2 ),
        .\cmd[3]_i_2_1 (\cmd[3]_i_2_0 ),
        .\cmd[3]_i_2_2 (\cmd[3]_i_2_1 ),
        .cmd_ack1_out(cmd_ack1_out),
        .cmd_ack_reg_0(cmd_ack_reg_0),
        .cmd_phase_reg(cmd_phase_reg),
        .\cmd_reg[0] (\cmd_reg[0] ),
        .\cmd_reg[0]_0 (\cmd_reg[0]_0 ),
        .\cmd_reg[0]_1 (\cmd_reg[0]_1 ),
        .\cmd_reg[0]_2 (\cmd_reg[0]_2 ),
        .\cmd_reg[0]_3 (\cmd_reg[0]_3 ),
        .cnt_done0(cnt_done0),
        .\core_cmd_reg[0] (\core_cmd_reg[0]_0 ),
        .\core_cmd_reg[0]_0 (\core_cmd[3]_i_3_n_0 ),
        .\core_cmd_reg[3] ({\dcnt_reg_n_0_[2] ,\dcnt_reg_n_0_[1] ,\dcnt_reg_n_0_[0] }),
        .core_en(core_en),
        .core_txd4_out(core_txd4_out),
        .core_txd_reg(\sr_reg_n_0_[7] ),
        .done(done),
        .\fSDA_reg[0]_0 (\fSDA_reg[0] ),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .ld8_out(ld8_out),
        .ld_reg(ld_reg_0),
        .pll_locked(pll_locked),
        .rst(rst),
        .rst_0(rst_0),
        .scl_oen_reg_0(scl_oen_reg),
        .sda_oen_i_2_0(core_txd_reg_n_0),
        .shift5_out(shift5_out),
        .\sr_reg[0] (Q[0]),
        .\sr_reg[0]_0 (ld_reg_n_0),
        .\txr_reg[0] (bit_controller_n_11));
  FDRE #(
    .INIT(1'b0)) 
    cmd_ack_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(cmd_ack1_out),
        .Q(done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \core_cmd[3]_i_3 
       (.I0(c_state__0[1]),
        .I1(c_state__0[2]),
        .I2(done),
        .I3(c_state__0[0]),
        .I4(cmd_ack_reg_0),
        .I5(ld_reg_0),
        .O(\core_cmd[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_cmd_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(c_state),
        .D(bit_controller_n_6),
        .Q(\core_cmd_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_cmd_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(c_state),
        .D(bit_controller_n_5),
        .Q(\core_cmd_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_cmd_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(c_state),
        .D(bit_controller_n_4),
        .Q(\core_cmd_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_cmd_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(c_state),
        .D(bit_controller_n_3),
        .Q(\core_cmd_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    core_txd_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(core_txd4_out),
        .Q(core_txd_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000C0004)) 
    \dcnt[0]_i_1 
       (.I0(\dcnt_reg_n_0_[0] ),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .I3(rst_0),
        .I4(ld_reg_n_0),
        .O(\dcnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000000090)) 
    \dcnt[1]_i_1 
       (.I0(\dcnt_reg_n_0_[0] ),
        .I1(\dcnt_reg_n_0_[1] ),
        .I2(pll_locked),
        .I3(LED_RED_1_OBUF),
        .I4(rst_0),
        .I5(ld_reg_n_0),
        .O(\dcnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \dcnt[2]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(ld_reg_n_0),
        .I4(shift_reg_n_0),
        .O(dcnt));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hFF00E100)) 
    \dcnt[2]_i_2 
       (.I0(\dcnt_reg_n_0_[1] ),
        .I1(\dcnt_reg_n_0_[0] ),
        .I2(\dcnt_reg_n_0_[2] ),
        .I3(LED_GREEN_OBUF),
        .I4(ld_reg_n_0),
        .O(\dcnt[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dcnt_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\dcnt[0]_i_1_n_0 ),
        .Q(\dcnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dcnt_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\dcnt[1]_i_1_n_0 ),
        .Q(\dcnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dcnt_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\dcnt[2]_i_2_n_0 ),
        .Q(\dcnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(ld8_out),
        .Q(ld_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shift_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(shift5_out),
        .Q(shift_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[1]_i_1 
       (.I0(Q[1]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[0]),
        .O(\sr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[2]_i_1 
       (.I0(Q[2]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[1]),
        .O(\sr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[3]_i_1 
       (.I0(Q[3]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[2]),
        .O(\sr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[4]_i_1 
       (.I0(Q[4]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[3]),
        .O(\sr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[5]_i_1 
       (.I0(Q[5]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[4]),
        .O(\sr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[6]_i_1 
       (.I0(Q[6]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[5]),
        .O(\sr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B000000080000)) 
    \sr[7]_i_1 
       (.I0(Q[7]),
        .I1(ld_reg_n_0),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .I5(sr[6]),
        .O(\sr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(bit_controller_n_11),
        .Q(sr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[1]_i_1_n_0 ),
        .Q(sr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[2]_i_1_n_0 ),
        .Q(sr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[3]_i_1_n_0 ),
        .Q(sr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[4]_i_1_n_0 ),
        .Q(sr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[5]_i_1_n_0 ),
        .Q(sr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[6]_i_1_n_0 ),
        .Q(sr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(dcnt),
        .D(\sr[7]_i_1_n_0 ),
        .Q(\sr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

module median_filter
   (\pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[3][13]_1 ,
    S,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    \d_acc_reg[15] ,
    DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    D,
    ifclk_out_OBUF_BUFG);
  output [2:0]\pipeline1_reg[3][13]_0 ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output [3:0]S;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input \d_acc_reg[15] ;
  input [3:0]DI;
  input [3:0]\d_acc_reg[7]_0 ;
  input [3:0]\d_acc_reg[11]_0 ;
  input [0:0]\d_acc_reg[15]_0 ;
  input \d_acc_reg[15]_1 ;
  input filter_rst;
  input [13:0]D;
  input ifclk_out_OBUF_BUFG;

  wire [13:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire \d_acc_reg[15] ;
  wire [0:0]\d_acc_reg[15]_0 ;
  wire \d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7] ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire \d_reg_n_0_[0][0] ;
  wire \d_reg_n_0_[0][10] ;
  wire \d_reg_n_0_[0][11] ;
  wire \d_reg_n_0_[0][12] ;
  wire \d_reg_n_0_[0][13] ;
  wire \d_reg_n_0_[0][1] ;
  wire \d_reg_n_0_[0][2] ;
  wire \d_reg_n_0_[0][3] ;
  wire \d_reg_n_0_[0][4] ;
  wire \d_reg_n_0_[0][5] ;
  wire \d_reg_n_0_[0][6] ;
  wire \d_reg_n_0_[0][7] ;
  wire \d_reg_n_0_[0][8] ;
  wire \d_reg_n_0_[0][9] ;
  wire \d_reg_n_0_[1][0] ;
  wire \d_reg_n_0_[1][10] ;
  wire \d_reg_n_0_[1][11] ;
  wire \d_reg_n_0_[1][12] ;
  wire \d_reg_n_0_[1][13] ;
  wire \d_reg_n_0_[1][1] ;
  wire \d_reg_n_0_[1][2] ;
  wire \d_reg_n_0_[1][3] ;
  wire \d_reg_n_0_[1][4] ;
  wire \d_reg_n_0_[1][5] ;
  wire \d_reg_n_0_[1][6] ;
  wire \d_reg_n_0_[1][7] ;
  wire \d_reg_n_0_[1][8] ;
  wire \d_reg_n_0_[1][9] ;
  wire \d_reg_n_0_[2][0] ;
  wire \d_reg_n_0_[2][10] ;
  wire \d_reg_n_0_[2][11] ;
  wire \d_reg_n_0_[2][12] ;
  wire \d_reg_n_0_[2][13] ;
  wire \d_reg_n_0_[2][1] ;
  wire \d_reg_n_0_[2][2] ;
  wire \d_reg_n_0_[2][3] ;
  wire \d_reg_n_0_[2][4] ;
  wire \d_reg_n_0_[2][5] ;
  wire \d_reg_n_0_[2][6] ;
  wire \d_reg_n_0_[2][7] ;
  wire \d_reg_n_0_[2][8] ;
  wire \d_reg_n_0_[2][9] ;
  wire \d_reg_n_0_[3][0] ;
  wire \d_reg_n_0_[3][10] ;
  wire \d_reg_n_0_[3][11] ;
  wire \d_reg_n_0_[3][12] ;
  wire \d_reg_n_0_[3][13] ;
  wire \d_reg_n_0_[3][1] ;
  wire \d_reg_n_0_[3][2] ;
  wire \d_reg_n_0_[3][3] ;
  wire \d_reg_n_0_[3][4] ;
  wire \d_reg_n_0_[3][5] ;
  wire \d_reg_n_0_[3][6] ;
  wire \d_reg_n_0_[3][7] ;
  wire \d_reg_n_0_[3][8] ;
  wire \d_reg_n_0_[3][9] ;
  wire \d_reg_n_0_[4][0] ;
  wire \d_reg_n_0_[4][10] ;
  wire \d_reg_n_0_[4][11] ;
  wire \d_reg_n_0_[4][12] ;
  wire \d_reg_n_0_[4][13] ;
  wire \d_reg_n_0_[4][1] ;
  wire \d_reg_n_0_[4][2] ;
  wire \d_reg_n_0_[4][3] ;
  wire \d_reg_n_0_[4][4] ;
  wire \d_reg_n_0_[4][5] ;
  wire \d_reg_n_0_[4][6] ;
  wire \d_reg_n_0_[4][7] ;
  wire \d_reg_n_0_[4][8] ;
  wire \d_reg_n_0_[4][9] ;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire [2:0]\pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg_n_0_[0][0] ;
  wire \pipeline1_reg_n_0_[0][10] ;
  wire \pipeline1_reg_n_0_[0][11] ;
  wire \pipeline1_reg_n_0_[0][12] ;
  wire \pipeline1_reg_n_0_[0][13] ;
  wire \pipeline1_reg_n_0_[0][1] ;
  wire \pipeline1_reg_n_0_[0][2] ;
  wire \pipeline1_reg_n_0_[0][3] ;
  wire \pipeline1_reg_n_0_[0][4] ;
  wire \pipeline1_reg_n_0_[0][5] ;
  wire \pipeline1_reg_n_0_[0][6] ;
  wire \pipeline1_reg_n_0_[0][7] ;
  wire \pipeline1_reg_n_0_[0][8] ;
  wire \pipeline1_reg_n_0_[0][9] ;
  wire \pipeline1_reg_n_0_[1][0] ;
  wire \pipeline1_reg_n_0_[1][10] ;
  wire \pipeline1_reg_n_0_[1][11] ;
  wire \pipeline1_reg_n_0_[1][12] ;
  wire \pipeline1_reg_n_0_[1][13] ;
  wire \pipeline1_reg_n_0_[1][1] ;
  wire \pipeline1_reg_n_0_[1][2] ;
  wire \pipeline1_reg_n_0_[1][3] ;
  wire \pipeline1_reg_n_0_[1][4] ;
  wire \pipeline1_reg_n_0_[1][5] ;
  wire \pipeline1_reg_n_0_[1][6] ;
  wire \pipeline1_reg_n_0_[1][7] ;
  wire \pipeline1_reg_n_0_[1][8] ;
  wire \pipeline1_reg_n_0_[1][9] ;
  wire \pipeline1_reg_n_0_[2][0] ;
  wire \pipeline1_reg_n_0_[2][10] ;
  wire \pipeline1_reg_n_0_[2][11] ;
  wire \pipeline1_reg_n_0_[2][12] ;
  wire \pipeline1_reg_n_0_[2][13] ;
  wire \pipeline1_reg_n_0_[2][1] ;
  wire \pipeline1_reg_n_0_[2][2] ;
  wire \pipeline1_reg_n_0_[2][3] ;
  wire \pipeline1_reg_n_0_[2][4] ;
  wire \pipeline1_reg_n_0_[2][5] ;
  wire \pipeline1_reg_n_0_[2][6] ;
  wire \pipeline1_reg_n_0_[2][7] ;
  wire \pipeline1_reg_n_0_[2][8] ;
  wire \pipeline1_reg_n_0_[2][9] ;
  wire \pipeline1_reg_n_0_[3][0] ;
  wire \pipeline1_reg_n_0_[3][10] ;
  wire \pipeline1_reg_n_0_[3][11] ;
  wire \pipeline1_reg_n_0_[3][12] ;
  wire \pipeline1_reg_n_0_[3][13] ;
  wire \pipeline1_reg_n_0_[3][1] ;
  wire \pipeline1_reg_n_0_[3][2] ;
  wire \pipeline1_reg_n_0_[3][3] ;
  wire \pipeline1_reg_n_0_[3][4] ;
  wire \pipeline1_reg_n_0_[3][5] ;
  wire \pipeline1_reg_n_0_[3][6] ;
  wire \pipeline1_reg_n_0_[3][7] ;
  wire \pipeline1_reg_n_0_[3][8] ;
  wire \pipeline1_reg_n_0_[3][9] ;
  wire \pipeline1_reg_n_0_[4][0] ;
  wire \pipeline1_reg_n_0_[4][10] ;
  wire \pipeline1_reg_n_0_[4][11] ;
  wire \pipeline1_reg_n_0_[4][12] ;
  wire \pipeline1_reg_n_0_[4][13] ;
  wire \pipeline1_reg_n_0_[4][1] ;
  wire \pipeline1_reg_n_0_[4][2] ;
  wire \pipeline1_reg_n_0_[4][3] ;
  wire \pipeline1_reg_n_0_[4][4] ;
  wire \pipeline1_reg_n_0_[4][5] ;
  wire \pipeline1_reg_n_0_[4][6] ;
  wire \pipeline1_reg_n_0_[4][7] ;
  wire \pipeline1_reg_n_0_[4][8] ;
  wire \pipeline1_reg_n_0_[4][9] ;
  wire s1_0_n_0;
  wire s1_0_n_1;
  wire s1_0_n_10;
  wire s1_0_n_11;
  wire s1_0_n_12;
  wire s1_0_n_13;
  wire s1_0_n_14;
  wire s1_0_n_15;
  wire s1_0_n_16;
  wire s1_0_n_17;
  wire s1_0_n_18;
  wire s1_0_n_19;
  wire s1_0_n_2;
  wire s1_0_n_20;
  wire s1_0_n_21;
  wire s1_0_n_22;
  wire s1_0_n_23;
  wire s1_0_n_24;
  wire s1_0_n_25;
  wire s1_0_n_26;
  wire s1_0_n_27;
  wire s1_0_n_28;
  wire s1_0_n_29;
  wire s1_0_n_3;
  wire s1_0_n_30;
  wire s1_0_n_31;
  wire s1_0_n_32;
  wire s1_0_n_33;
  wire s1_0_n_34;
  wire s1_0_n_35;
  wire s1_0_n_36;
  wire s1_0_n_37;
  wire s1_0_n_38;
  wire s1_0_n_39;
  wire s1_0_n_4;
  wire s1_0_n_40;
  wire s1_0_n_41;
  wire s1_0_n_42;
  wire s1_0_n_43;
  wire s1_0_n_44;
  wire s1_0_n_45;
  wire s1_0_n_46;
  wire s1_0_n_47;
  wire s1_0_n_48;
  wire s1_0_n_49;
  wire s1_0_n_5;
  wire s1_0_n_50;
  wire s1_0_n_6;
  wire s1_0_n_7;
  wire s1_0_n_8;
  wire s1_0_n_9;
  wire s1_1_n_0;
  wire s1_1_n_1;
  wire s1_1_n_10;
  wire s1_1_n_11;
  wire s1_1_n_12;
  wire s1_1_n_13;
  wire s1_1_n_14;
  wire s1_1_n_15;
  wire s1_1_n_16;
  wire s1_1_n_17;
  wire s1_1_n_18;
  wire s1_1_n_19;
  wire s1_1_n_2;
  wire s1_1_n_20;
  wire s1_1_n_21;
  wire s1_1_n_22;
  wire s1_1_n_23;
  wire s1_1_n_24;
  wire s1_1_n_25;
  wire s1_1_n_26;
  wire s1_1_n_27;
  wire s1_1_n_28;
  wire s1_1_n_29;
  wire s1_1_n_3;
  wire s1_1_n_30;
  wire s1_1_n_31;
  wire s1_1_n_32;
  wire s1_1_n_33;
  wire s1_1_n_34;
  wire s1_1_n_35;
  wire s1_1_n_36;
  wire s1_1_n_37;
  wire s1_1_n_38;
  wire s1_1_n_39;
  wire s1_1_n_4;
  wire s1_1_n_40;
  wire s1_1_n_41;
  wire s1_1_n_42;
  wire s1_1_n_43;
  wire s1_1_n_44;
  wire s1_1_n_45;
  wire s1_1_n_46;
  wire s1_1_n_47;
  wire s1_1_n_48;
  wire s1_1_n_49;
  wire s1_1_n_5;
  wire s1_1_n_50;
  wire s1_1_n_51;
  wire s1_1_n_52;
  wire s1_1_n_53;
  wire s1_1_n_54;
  wire s1_1_n_55;
  wire s1_1_n_56;
  wire s1_1_n_57;
  wire s1_1_n_58;
  wire s1_1_n_59;
  wire s1_1_n_6;
  wire s1_1_n_60;
  wire s1_1_n_61;
  wire s1_1_n_62;
  wire s1_1_n_63;
  wire s1_1_n_64;
  wire s1_1_n_65;
  wire s1_1_n_66;
  wire s1_1_n_67;
  wire s1_1_n_68;
  wire s1_1_n_69;
  wire s1_1_n_7;
  wire s1_1_n_70;
  wire s1_1_n_71;
  wire s1_1_n_72;
  wire s1_1_n_73;
  wire s1_1_n_74;
  wire s1_1_n_75;
  wire s1_1_n_76;
  wire s1_1_n_8;
  wire s1_1_n_9;
  wire s2_0_n_0;
  wire s2_1_n_0;
  wire s3_0_n_0;
  wire s3_0_n_1;
  wire s3_0_n_10;
  wire s3_0_n_11;
  wire s3_0_n_12;
  wire s3_0_n_13;
  wire s3_0_n_14;
  wire s3_0_n_15;
  wire s3_0_n_16;
  wire s3_0_n_17;
  wire s3_0_n_18;
  wire s3_0_n_19;
  wire s3_0_n_2;
  wire s3_0_n_20;
  wire s3_0_n_21;
  wire s3_0_n_22;
  wire s3_0_n_23;
  wire s3_0_n_24;
  wire s3_0_n_25;
  wire s3_0_n_26;
  wire s3_0_n_27;
  wire s3_0_n_28;
  wire s3_0_n_29;
  wire s3_0_n_3;
  wire s3_0_n_30;
  wire s3_0_n_31;
  wire s3_0_n_32;
  wire s3_0_n_33;
  wire s3_0_n_34;
  wire s3_0_n_35;
  wire s3_0_n_36;
  wire s3_0_n_37;
  wire s3_0_n_38;
  wire s3_0_n_39;
  wire s3_0_n_4;
  wire s3_0_n_40;
  wire s3_0_n_41;
  wire s3_0_n_42;
  wire s3_0_n_43;
  wire s3_0_n_5;
  wire s3_0_n_6;
  wire s3_0_n_7;
  wire s3_0_n_8;
  wire s3_0_n_9;
  wire s3_1_n_0;
  wire s3_1_n_10;
  wire s3_1_n_11;
  wire s3_1_n_12;
  wire s3_1_n_13;
  wire s3_1_n_14;
  wire s3_1_n_15;
  wire s3_1_n_16;
  wire s3_1_n_17;
  wire s3_1_n_18;
  wire s3_1_n_19;
  wire s3_1_n_20;
  wire s3_1_n_21;
  wire s3_1_n_22;
  wire s3_1_n_23;
  wire s3_1_n_24;
  wire s3_1_n_25;
  wire s3_1_n_28;
  wire s3_1_n_29;
  wire s3_1_n_30;
  wire s3_1_n_31;
  wire s3_1_n_32;
  wire s3_1_n_33;
  wire s3_1_n_34;
  wire s3_1_n_35;
  wire s3_1_n_36;
  wire s3_1_n_37;
  wire s3_1_n_38;
  wire s3_1_n_39;
  wire s3_1_n_4;
  wire s3_1_n_40;
  wire s3_1_n_41;
  wire s3_1_n_42;
  wire s3_1_n_43;
  wire s3_1_n_44;
  wire s3_1_n_45;
  wire s3_1_n_46;
  wire s3_1_n_47;
  wire s3_1_n_48;
  wire s3_1_n_49;
  wire s3_1_n_5;
  wire s3_1_n_50;
  wire s3_1_n_51;
  wire s3_1_n_52;
  wire s3_1_n_53;
  wire s3_1_n_6;
  wire s3_1_n_7;
  wire s3_1_n_8;
  wire s3_1_n_9;
  wire s4_0_n_0;
  wire s4_0_n_1;
  wire s4_0_n_10;
  wire s4_0_n_11;
  wire s4_0_n_12;
  wire s4_0_n_13;
  wire s4_0_n_14;
  wire s4_0_n_15;
  wire s4_0_n_16;
  wire s4_0_n_17;
  wire s4_0_n_18;
  wire s4_0_n_19;
  wire s4_0_n_2;
  wire s4_0_n_20;
  wire s4_0_n_21;
  wire s4_0_n_3;
  wire s4_0_n_4;
  wire s4_0_n_5;
  wire s4_0_n_6;
  wire s4_0_n_7;
  wire s4_0_n_8;
  wire s4_0_n_9;
  wire s4_1_n_0;
  wire s5_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][0] ),
        .Q(\d_reg_n_0_[0][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][10] ),
        .Q(\d_reg_n_0_[0][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][11] ),
        .Q(\d_reg_n_0_[0][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][12] ),
        .Q(\d_reg_n_0_[0][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][13] ),
        .Q(\d_reg_n_0_[0][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][1] ),
        .Q(\d_reg_n_0_[0][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][2] ),
        .Q(\d_reg_n_0_[0][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][3] ),
        .Q(\d_reg_n_0_[0][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][4] ),
        .Q(\d_reg_n_0_[0][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][5] ),
        .Q(\d_reg_n_0_[0][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][6] ),
        .Q(\d_reg_n_0_[0][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][7] ),
        .Q(\d_reg_n_0_[0][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][8] ),
        .Q(\d_reg_n_0_[0][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][9] ),
        .Q(\d_reg_n_0_[0][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][0] ),
        .Q(\d_reg_n_0_[1][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][10] ),
        .Q(\d_reg_n_0_[1][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][11] ),
        .Q(\d_reg_n_0_[1][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][12] ),
        .Q(\d_reg_n_0_[1][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][13] ),
        .Q(\d_reg_n_0_[1][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][1] ),
        .Q(\d_reg_n_0_[1][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][2] ),
        .Q(\d_reg_n_0_[1][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][3] ),
        .Q(\d_reg_n_0_[1][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][4] ),
        .Q(\d_reg_n_0_[1][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][5] ),
        .Q(\d_reg_n_0_[1][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][6] ),
        .Q(\d_reg_n_0_[1][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][7] ),
        .Q(\d_reg_n_0_[1][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][8] ),
        .Q(\d_reg_n_0_[1][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][9] ),
        .Q(\d_reg_n_0_[1][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][0] ),
        .Q(\d_reg_n_0_[2][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][10] ),
        .Q(\d_reg_n_0_[2][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][11] ),
        .Q(\d_reg_n_0_[2][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][12] ),
        .Q(\d_reg_n_0_[2][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][13] ),
        .Q(\d_reg_n_0_[2][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][1] ),
        .Q(\d_reg_n_0_[2][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][2] ),
        .Q(\d_reg_n_0_[2][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][3] ),
        .Q(\d_reg_n_0_[2][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][4] ),
        .Q(\d_reg_n_0_[2][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][5] ),
        .Q(\d_reg_n_0_[2][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][6] ),
        .Q(\d_reg_n_0_[2][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][7] ),
        .Q(\d_reg_n_0_[2][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][8] ),
        .Q(\d_reg_n_0_[2][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][9] ),
        .Q(\d_reg_n_0_[2][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][0] ),
        .Q(\d_reg_n_0_[3][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][10] ),
        .Q(\d_reg_n_0_[3][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][11] ),
        .Q(\d_reg_n_0_[3][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][12] ),
        .Q(\d_reg_n_0_[3][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][13] ),
        .Q(\d_reg_n_0_[3][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][1] ),
        .Q(\d_reg_n_0_[3][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][2] ),
        .Q(\d_reg_n_0_[3][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][3] ),
        .Q(\d_reg_n_0_[3][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][4] ),
        .Q(\d_reg_n_0_[3][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][5] ),
        .Q(\d_reg_n_0_[3][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][6] ),
        .Q(\d_reg_n_0_[3][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][7] ),
        .Q(\d_reg_n_0_[3][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][8] ),
        .Q(\d_reg_n_0_[3][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][9] ),
        .Q(\d_reg_n_0_[3][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[4][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[4][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[4][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[4][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[4][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[4][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[4][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[4][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[4][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[4][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[4][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[4][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[4][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[4][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_50),
        .Q(\pipeline1_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_40),
        .Q(\pipeline1_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_39),
        .Q(\pipeline1_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_38),
        .Q(\pipeline1_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_37),
        .Q(\pipeline1_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_49),
        .Q(\pipeline1_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_48),
        .Q(\pipeline1_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_47),
        .Q(\pipeline1_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_46),
        .Q(\pipeline1_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_45),
        .Q(\pipeline1_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_44),
        .Q(\pipeline1_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_43),
        .Q(\pipeline1_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_42),
        .Q(\pipeline1_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_41),
        .Q(\pipeline1_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_62),
        .Q(\pipeline1_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_52),
        .Q(\pipeline1_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_51),
        .Q(\pipeline1_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_50),
        .Q(\pipeline1_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_49),
        .Q(\pipeline1_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_61),
        .Q(\pipeline1_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_60),
        .Q(\pipeline1_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_59),
        .Q(\pipeline1_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_58),
        .Q(\pipeline1_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_57),
        .Q(\pipeline1_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_56),
        .Q(\pipeline1_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_55),
        .Q(\pipeline1_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_54),
        .Q(\pipeline1_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_53),
        .Q(\pipeline1_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_30),
        .Q(\pipeline1_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_20),
        .Q(\pipeline1_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_19),
        .Q(\pipeline1_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_18),
        .Q(\pipeline1_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_17),
        .Q(\pipeline1_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_29),
        .Q(\pipeline1_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_28),
        .Q(\pipeline1_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_27),
        .Q(\pipeline1_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_26),
        .Q(\pipeline1_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_25),
        .Q(\pipeline1_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_24),
        .Q(\pipeline1_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_23),
        .Q(\pipeline1_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_22),
        .Q(\pipeline1_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_21),
        .Q(\pipeline1_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_48),
        .Q(\pipeline1_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_38),
        .Q(\pipeline1_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_37),
        .Q(\pipeline1_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_36),
        .Q(\pipeline1_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_35),
        .Q(\pipeline1_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_47),
        .Q(\pipeline1_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_46),
        .Q(\pipeline1_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_45),
        .Q(\pipeline1_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_44),
        .Q(\pipeline1_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_43),
        .Q(\pipeline1_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_42),
        .Q(\pipeline1_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_41),
        .Q(\pipeline1_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_40),
        .Q(\pipeline1_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_39),
        .Q(\pipeline1_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_34),
        .Q(\pipeline1_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_24),
        .Q(\pipeline1_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_23),
        .Q(\pipeline1_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_22),
        .Q(\pipeline1_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_21),
        .Q(\pipeline1_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_33),
        .Q(\pipeline1_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_32),
        .Q(\pipeline1_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_31),
        .Q(\pipeline1_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_30),
        .Q(\pipeline1_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_29),
        .Q(\pipeline1_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_28),
        .Q(\pipeline1_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_27),
        .Q(\pipeline1_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_26),
        .Q(\pipeline1_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_25),
        .Q(\pipeline1_reg_n_0_[4][9] ),
        .R(1'b0));
  sort s1_0
       (.CO(s1_0_n_0),
        .D({s1_0_n_17,s1_0_n_18,s1_0_n_19,s1_0_n_20,s1_0_n_21,s1_0_n_22,s1_0_n_23,s1_0_n_24,s1_0_n_25,s1_0_n_26,s1_0_n_27,s1_0_n_28,s1_0_n_29,s1_0_n_30}),
        .DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .Q({\d_reg_n_0_[0][13] ,\d_reg_n_0_[0][12] ,\d_reg_n_0_[0][11] ,\d_reg_n_0_[0][10] ,\d_reg_n_0_[0][9] ,\d_reg_n_0_[0][8] ,\d_reg_n_0_[0][7] ,\d_reg_n_0_[0][6] ,\d_reg_n_0_[0][5] ,\d_reg_n_0_[0][4] ,\d_reg_n_0_[0][3] ,\d_reg_n_0_[0][2] ,\d_reg_n_0_[0][1] ,\d_reg_n_0_[0][0] }),
        .S(s1_0_n_14),
        .\d_reg[0][0] (s1_0_n_31),
        .\d_reg[0][10] (s1_0_n_36),
        .\d_reg[0][11] (s1_0_n_13),
        .\d_reg[0][12] (s1_0_n_15),
        .\d_reg[0][13] (s1_0_n_16),
        .\d_reg[0][1] (s1_0_n_5),
        .\d_reg[0][2] (s1_0_n_32),
        .\d_reg[0][3] (s1_0_n_6),
        .\d_reg[0][4] (s1_0_n_33),
        .\d_reg[0][5] (s1_0_n_7),
        .\d_reg[0][6] (s1_0_n_34),
        .\d_reg[0][7] (s1_0_n_8),
        .\d_reg[0][8] (s1_0_n_35),
        .\d_reg[0][9] (s1_0_n_12),
        .\d_reg[1][12] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}),
        .\d_reg[1][13] ({s1_0_n_37,s1_0_n_38,s1_0_n_39,s1_0_n_40,s1_0_n_41,s1_0_n_42,s1_0_n_43,s1_0_n_44,s1_0_n_45,s1_0_n_46,s1_0_n_47,s1_0_n_48,s1_0_n_49,s1_0_n_50}),
        .dout_01_carry__0_i_4__34_0({\d_reg_n_0_[3][13] ,\d_reg_n_0_[3][12] }),
        .dout_01_carry__0_i_4__34_1({\d_reg_n_0_[2][13] ,\d_reg_n_0_[2][12] }),
        .dout_01_carry__0_i_4__34_2(s1_1_n_0),
        .\pipeline1_reg[2][0] (s1_1_n_63),
        .\pipeline1_reg[2][0]_0 (s2_0_n_0),
        .\pipeline1_reg[2][10] (s1_1_n_73),
        .\pipeline1_reg[2][11] (s1_1_n_74),
        .\pipeline1_reg[2][12] (s1_1_n_75),
        .\pipeline1_reg[2][13] ({\d_reg_n_0_[1][13] ,\d_reg_n_0_[1][12] ,\d_reg_n_0_[1][11] ,\d_reg_n_0_[1][10] ,\d_reg_n_0_[1][9] ,\d_reg_n_0_[1][8] ,\d_reg_n_0_[1][7] ,\d_reg_n_0_[1][6] ,\d_reg_n_0_[1][5] ,\d_reg_n_0_[1][4] ,\d_reg_n_0_[1][3] ,\d_reg_n_0_[1][2] ,\d_reg_n_0_[1][1] ,\d_reg_n_0_[1][0] }),
        .\pipeline1_reg[2][13]_0 (s1_1_n_76),
        .\pipeline1_reg[2][1] (s1_1_n_64),
        .\pipeline1_reg[2][2] (s1_1_n_65),
        .\pipeline1_reg[2][3] (s1_1_n_66),
        .\pipeline1_reg[2][4] (s1_1_n_67),
        .\pipeline1_reg[2][5] (s1_1_n_68),
        .\pipeline1_reg[2][6] (s1_1_n_69),
        .\pipeline1_reg[2][7] (s1_1_n_70),
        .\pipeline1_reg[2][8] (s1_1_n_71),
        .\pipeline1_reg[2][9] (s1_1_n_72));
  sort_1 s1_1
       (.CO(s1_0_n_0),
        .D({s1_1_n_21,s1_1_n_22,s1_1_n_23,s1_1_n_24,s1_1_n_25,s1_1_n_26,s1_1_n_27,s1_1_n_28,s1_1_n_29,s1_1_n_30,s1_1_n_31,s1_1_n_32,s1_1_n_33,s1_1_n_34}),
        .DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .Q({\d_reg_n_0_[2][13] ,\d_reg_n_0_[2][12] ,\d_reg_n_0_[2][11] ,\d_reg_n_0_[2][10] ,\d_reg_n_0_[2][9] ,\d_reg_n_0_[2][8] ,\d_reg_n_0_[2][7] ,\d_reg_n_0_[2][6] ,\d_reg_n_0_[2][5] ,\d_reg_n_0_[2][4] ,\d_reg_n_0_[2][3] ,\d_reg_n_0_[2][2] ,\d_reg_n_0_[2][1] ,\d_reg_n_0_[2][0] }),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[2][12] (s1_1_n_0),
        .\d_reg[2][12]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}),
        .\d_reg[3][0] (s1_1_n_63),
        .\d_reg[3][10] ({s1_1_n_19,s1_1_n_20}),
        .\d_reg[3][10]_0 (s1_1_n_73),
        .\d_reg[3][11] (s1_1_n_74),
        .\d_reg[3][12] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\d_reg[3][12]_0 (s1_1_n_75),
        .\d_reg[3][13] ({s1_1_n_49,s1_1_n_50,s1_1_n_51,s1_1_n_52,s1_1_n_53,s1_1_n_54,s1_1_n_55,s1_1_n_56,s1_1_n_57,s1_1_n_58,s1_1_n_59,s1_1_n_60,s1_1_n_61,s1_1_n_62}),
        .\d_reg[3][13]_0 (s1_1_n_76),
        .\d_reg[3][1] (s1_1_n_64),
        .\d_reg[3][2] (s1_1_n_65),
        .\d_reg[3][3] (s1_1_n_66),
        .\d_reg[3][4] (s1_1_n_67),
        .\d_reg[3][5] (s1_1_n_68),
        .\d_reg[3][6] ({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\d_reg[3][6]_0 (s1_1_n_69),
        .\d_reg[3][7] (s1_1_n_70),
        .\d_reg[3][8] (s1_1_n_71),
        .\d_reg[3][9] (s1_1_n_72),
        .\d_reg[4][13] ({s1_1_n_35,s1_1_n_36,s1_1_n_37,s1_1_n_38,s1_1_n_39,s1_1_n_40,s1_1_n_41,s1_1_n_42,s1_1_n_43,s1_1_n_44,s1_1_n_45,s1_1_n_46,s1_1_n_47,s1_1_n_48}),
        .dout_01_carry__0_i_5__34_0({\d_reg_n_0_[1][11] ,\d_reg_n_0_[1][9] ,\d_reg_n_0_[1][7] ,\d_reg_n_0_[1][5] ,\d_reg_n_0_[1][3] ,\d_reg_n_0_[1][1] }),
        .dout_01_carry__0_i_5__34_1({\d_reg_n_0_[0][11] ,\d_reg_n_0_[0][9] ,\d_reg_n_0_[0][7] ,\d_reg_n_0_[0][5] ,\d_reg_n_0_[0][3] ,\d_reg_n_0_[0][1] }),
        .\pipeline1_reg[1][0] (s1_0_n_31),
        .\pipeline1_reg[1][0]_0 (s2_0_n_0),
        .\pipeline1_reg[1][10] (s1_0_n_36),
        .\pipeline1_reg[1][11] (s1_0_n_13),
        .\pipeline1_reg[1][12] (s1_0_n_15),
        .\pipeline1_reg[1][13] (s1_0_n_16),
        .\pipeline1_reg[1][1] (s1_0_n_5),
        .\pipeline1_reg[1][2] (s1_0_n_32),
        .\pipeline1_reg[1][3] (s1_0_n_6),
        .\pipeline1_reg[1][4] (s1_0_n_33),
        .\pipeline1_reg[1][5] (s1_0_n_7),
        .\pipeline1_reg[1][6] (s1_0_n_34),
        .\pipeline1_reg[1][7] (s1_0_n_8),
        .\pipeline1_reg[1][8] (s1_0_n_35),
        .\pipeline1_reg[1][9] (s1_0_n_12),
        .\pipeline1_reg[4][0] (s2_1_n_0),
        .\pipeline1_reg[4][13] ({\d_reg_n_0_[3][13] ,\d_reg_n_0_[3][12] ,\d_reg_n_0_[3][11] ,\d_reg_n_0_[3][10] ,\d_reg_n_0_[3][9] ,\d_reg_n_0_[3][8] ,\d_reg_n_0_[3][7] ,\d_reg_n_0_[3][6] ,\d_reg_n_0_[3][5] ,\d_reg_n_0_[3][4] ,\d_reg_n_0_[3][3] ,\d_reg_n_0_[3][2] ,\d_reg_n_0_[3][1] ,\d_reg_n_0_[3][0] }),
        .\pipeline1_reg[4][13]_0 ({\d_reg_n_0_[4][13] ,\d_reg_n_0_[4][12] ,\d_reg_n_0_[4][11] ,\d_reg_n_0_[4][10] ,\d_reg_n_0_[4][9] ,\d_reg_n_0_[4][8] ,\d_reg_n_0_[4][7] ,\d_reg_n_0_[4][6] ,\d_reg_n_0_[4][5] ,\d_reg_n_0_[4][4] ,\d_reg_n_0_[4][3] ,\d_reg_n_0_[4][2] ,\d_reg_n_0_[4][1] ,\d_reg_n_0_[4][0] }));
  sort_2 s2_0
       (.DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .S({s1_0_n_14,s1_1_n_19,s1_1_n_20}),
        .\d_reg[1][12] (s2_0_n_0),
        .dout_01_carry__0_0({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\pipeline1_reg[1][0] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}));
  sort_3 s2_1
       (.DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[3][12] (s2_1_n_0),
        .\pipeline1_reg[4][0] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\pipeline1_reg[4][0]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}));
  sort_4 s3_0
       (.CO(s3_0_n_0),
        .DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q({\pipeline1_reg_n_0_[0][13] ,\pipeline1_reg_n_0_[0][12] ,\pipeline1_reg_n_0_[0][11] ,\pipeline1_reg_n_0_[0][10] ,\pipeline1_reg_n_0_[0][9] ,\pipeline1_reg_n_0_[0][8] ,\pipeline1_reg_n_0_[0][7] ,\pipeline1_reg_n_0_[0][6] ,\pipeline1_reg_n_0_[0][5] ,\pipeline1_reg_n_0_[0][4] ,\pipeline1_reg_n_0_[0][3] ,\pipeline1_reg_n_0_[0][2] ,\pipeline1_reg_n_0_[0][1] ,\pipeline1_reg_n_0_[0][0] }),
        .S(s3_0_n_14),
        .d_acc0_carry__2_i_3__2({\pipeline1_reg_n_0_[1][13] ,\pipeline1_reg_n_0_[1][12] ,\pipeline1_reg_n_0_[1][11] ,\pipeline1_reg_n_0_[1][10] ,\pipeline1_reg_n_0_[1][9] ,\pipeline1_reg_n_0_[1][8] ,\pipeline1_reg_n_0_[1][7] ,\pipeline1_reg_n_0_[1][6] ,\pipeline1_reg_n_0_[1][5] ,\pipeline1_reg_n_0_[1][4] ,\pipeline1_reg_n_0_[1][3] ,\pipeline1_reg_n_0_[1][2] ,\pipeline1_reg_n_0_[1][1] ,\pipeline1_reg_n_0_[1][0] }),
        .dout_01_carry_0(s3_1_n_41),
        .dout_01_carry_1(s3_1_n_42),
        .dout_01_carry_10(s4_0_n_6),
        .dout_01_carry_11(s3_1_n_29),
        .dout_01_carry_12(s4_0_n_7),
        .dout_01_carry_13(s3_1_n_30),
        .dout_01_carry_14(s4_0_n_8),
        .dout_01_carry_15(s3_1_n_31),
        .dout_01_carry_16(s4_0_n_9),
        .dout_01_carry_17(s3_1_n_32),
        .dout_01_carry_18(s4_0_n_10),
        .dout_01_carry_19(s3_1_n_33),
        .dout_01_carry_2(s3_1_n_43),
        .dout_01_carry_20(s4_0_n_11),
        .dout_01_carry_21(s3_1_n_34),
        .dout_01_carry_22(s4_0_n_12),
        .dout_01_carry_23(s3_1_n_35),
        .dout_01_carry_3(s3_1_n_44),
        .dout_01_carry_4(s3_1_n_45),
        .dout_01_carry_5(s3_1_n_46),
        .dout_01_carry_6(s3_1_n_47),
        .dout_01_carry_7(s3_1_n_48),
        .dout_01_carry_8(s4_0_n_5),
        .dout_01_carry_9(s3_1_n_28),
        .dout_01_carry__0_0(s3_1_n_49),
        .dout_01_carry__0_1(s3_1_n_50),
        .dout_01_carry__0_10(s4_0_n_18),
        .dout_01_carry__0_11(s3_1_n_38),
        .dout_01_carry__0_12(s4_0_n_19),
        .dout_01_carry__0_13(s3_1_n_39),
        .dout_01_carry__0_14(s4_0_n_20),
        .dout_01_carry__0_15(s3_1_n_40),
        .dout_01_carry__0_16(s3_1_n_5),
        .dout_01_carry__0_17(s4_0_n_21),
        .dout_01_carry__0_2(s3_1_n_51),
        .dout_01_carry__0_3(s3_1_n_52),
        .dout_01_carry__0_4(s3_1_n_53),
        .dout_01_carry__0_5(s3_1_n_4),
        .dout_01_carry__0_6(s4_0_n_16),
        .dout_01_carry__0_7(s3_1_n_36),
        .dout_01_carry__0_8(s4_0_n_17),
        .dout_01_carry__0_9(s3_1_n_37),
        .dout_01_carry__0_i_1__26(s4_0_n_0),
        .dout_01_carry__0_i_4__25_0({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] }),
        .dout_01_carry__0_i_4__25_1({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] }),
        .dout_01_carry__0_i_4__25_2(s3_1_n_0),
        .\pipeline1_reg[0][0] (s3_0_n_38),
        .\pipeline1_reg[0][10] (s3_0_n_43),
        .\pipeline1_reg[0][11] (s3_0_n_13),
        .\pipeline1_reg[0][12] (s3_0_n_15),
        .\pipeline1_reg[0][13] (s3_0_n_16),
        .\pipeline1_reg[0][1] (s3_0_n_5),
        .\pipeline1_reg[0][2] (s3_0_n_39),
        .\pipeline1_reg[0][3] (s3_0_n_6),
        .\pipeline1_reg[0][4] (s3_0_n_40),
        .\pipeline1_reg[0][5] (s3_0_n_7),
        .\pipeline1_reg[0][6] (s3_0_n_41),
        .\pipeline1_reg[0][7] (s3_0_n_8),
        .\pipeline1_reg[0][8] (s3_0_n_42),
        .\pipeline1_reg[0][9] (s3_0_n_12),
        .\pipeline1_reg[1][0] (s3_0_n_21),
        .\pipeline1_reg[1][10] (s3_0_n_34),
        .\pipeline1_reg[1][11] (s3_0_n_35),
        .\pipeline1_reg[1][12] ({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .\pipeline1_reg[1][12]_0 ({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .\pipeline1_reg[1][12]_1 (s3_0_n_36),
        .\pipeline1_reg[1][13] (s3_0_n_37),
        .\pipeline1_reg[1][1] (s3_0_n_22),
        .\pipeline1_reg[1][2] (s3_0_n_23),
        .\pipeline1_reg[1][3] (s3_0_n_24),
        .\pipeline1_reg[1][4] (s3_0_n_25),
        .\pipeline1_reg[1][5] (s3_0_n_26),
        .\pipeline1_reg[1][6] ({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}),
        .\pipeline1_reg[1][6]_0 (s3_0_n_27),
        .\pipeline1_reg[1][7] (s3_0_n_28),
        .\pipeline1_reg[1][8] (s3_0_n_32),
        .\pipeline1_reg[1][9] (s3_0_n_33));
  sort_5 s3_1
       (.CO(s5_n_0),
        .DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .Q({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] ,\pipeline1_reg_n_0_[2][11] ,\pipeline1_reg_n_0_[2][10] ,\pipeline1_reg_n_0_[2][9] ,\pipeline1_reg_n_0_[2][8] ,\pipeline1_reg_n_0_[2][7] ,\pipeline1_reg_n_0_[2][6] ,\pipeline1_reg_n_0_[2][5] ,\pipeline1_reg_n_0_[2][4] ,\pipeline1_reg_n_0_[2][3] ,\pipeline1_reg_n_0_[2][2] ,\pipeline1_reg_n_0_[2][1] ,\pipeline1_reg_n_0_[2][0] }),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .\d_acc_reg[11] (\d_acc_reg[11] ),
        .\d_acc_reg[11]_0 (s3_0_n_42),
        .\d_acc_reg[11]_1 (s3_0_n_43),
        .\d_acc_reg[11]_2 (\d_acc_reg[11]_0 ),
        .\d_acc_reg[11]_3 (s3_0_n_12),
        .\d_acc_reg[11]_4 (s3_0_n_13),
        .\d_acc_reg[15] (s3_0_n_16),
        .\d_acc_reg[15]_0 (\d_acc_reg[15] ),
        .\d_acc_reg[15]_1 (\d_acc_reg[15]_0 ),
        .\d_acc_reg[15]_2 (s3_0_n_15),
        .\d_acc_reg[15]_3 (\d_acc_reg[15]_1 ),
        .\d_acc_reg[3] (S),
        .\d_acc_reg[3]_0 (s4_0_n_0),
        .\d_acc_reg[3]_1 (s3_0_n_38),
        .\d_acc_reg[3]_2 (s3_0_n_39),
        .\d_acc_reg[3]_3 (DI),
        .\d_acc_reg[3]_4 (s3_0_n_5),
        .\d_acc_reg[3]_5 (s3_0_n_6),
        .\d_acc_reg[7] (\d_acc_reg[7] ),
        .\d_acc_reg[7]_0 (s3_0_n_40),
        .\d_acc_reg[7]_1 (s3_0_n_41),
        .\d_acc_reg[7]_2 (\d_acc_reg[7]_0 ),
        .\d_acc_reg[7]_3 (s3_0_n_7),
        .\d_acc_reg[7]_4 (s3_0_n_8),
        .dout_01_carry__0_i_1__25({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] ,\pipeline1_reg_n_0_[3][11] ,\pipeline1_reg_n_0_[3][10] ,\pipeline1_reg_n_0_[3][9] ,\pipeline1_reg_n_0_[3][8] ,\pipeline1_reg_n_0_[3][7] ,\pipeline1_reg_n_0_[3][6] ,\pipeline1_reg_n_0_[3][5] ,\pipeline1_reg_n_0_[3][4] ,\pipeline1_reg_n_0_[3][3] ,\pipeline1_reg_n_0_[3][2] ,\pipeline1_reg_n_0_[3][1] ,\pipeline1_reg_n_0_[3][0] }),
        .dout_01_carry__0_i_4__26({\pipeline1_reg_n_0_[4][13] ,\pipeline1_reg_n_0_[4][12] ,\pipeline1_reg_n_0_[4][11] ,\pipeline1_reg_n_0_[4][10] ,\pipeline1_reg_n_0_[4][9] ,\pipeline1_reg_n_0_[4][8] ,\pipeline1_reg_n_0_[4][7] ,\pipeline1_reg_n_0_[4][6] ,\pipeline1_reg_n_0_[4][5] ,\pipeline1_reg_n_0_[4][4] ,\pipeline1_reg_n_0_[4][3] ,\pipeline1_reg_n_0_[4][2] ,\pipeline1_reg_n_0_[4][1] ,\pipeline1_reg_n_0_[4][0] }),
        .dout_01_carry__0_i_4__26_0(s4_1_n_0),
        .dout_01_carry__0_i_5__25_0(s3_0_n_0),
        .dout_01_carry__0_i_5__25_1({\pipeline1_reg_n_0_[1][11] ,\pipeline1_reg_n_0_[1][9] ,\pipeline1_reg_n_0_[1][7] ,\pipeline1_reg_n_0_[1][5] ,\pipeline1_reg_n_0_[1][3] ,\pipeline1_reg_n_0_[1][1] }),
        .dout_01_carry__0_i_5__25_2({\pipeline1_reg_n_0_[0][11] ,\pipeline1_reg_n_0_[0][9] ,\pipeline1_reg_n_0_[0][7] ,\pipeline1_reg_n_0_[0][5] ,\pipeline1_reg_n_0_[0][3] ,\pipeline1_reg_n_0_[0][1] }),
        .\pipeline1_reg[2][12] (s3_1_n_0),
        .\pipeline1_reg[2][12]_0 ({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][0] (s3_1_n_41),
        .\pipeline1_reg[3][10] ({s3_1_n_24,s3_1_n_25}),
        .\pipeline1_reg[3][10]_0 (s3_1_n_51),
        .\pipeline1_reg[3][11] (s3_1_n_52),
        .\pipeline1_reg[3][12] ({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .\pipeline1_reg[3][12]_0 (s3_1_n_53),
        .\pipeline1_reg[3][13] (\pipeline1_reg[3][13]_0 ),
        .\pipeline1_reg[3][13]_0 (s3_1_n_4),
        .\pipeline1_reg[3][13]_1 (\pipeline1_reg[3][13]_1 ),
        .\pipeline1_reg[3][1] (s3_1_n_42),
        .\pipeline1_reg[3][2] (s3_1_n_43),
        .\pipeline1_reg[3][3] (s3_1_n_44),
        .\pipeline1_reg[3][4] (s3_1_n_45),
        .\pipeline1_reg[3][5] (s3_1_n_46),
        .\pipeline1_reg[3][6] ({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .\pipeline1_reg[3][6]_0 (s3_1_n_47),
        .\pipeline1_reg[3][7] (s3_1_n_48),
        .\pipeline1_reg[3][8] (s3_1_n_49),
        .\pipeline1_reg[3][9] (s3_1_n_50),
        .\pipeline1_reg[4][0] (s3_1_n_28),
        .\pipeline1_reg[4][10] (s3_1_n_38),
        .\pipeline1_reg[4][11] (s3_1_n_39),
        .\pipeline1_reg[4][12] (s3_1_n_40),
        .\pipeline1_reg[4][13] (s3_1_n_5),
        .\pipeline1_reg[4][1] (s3_1_n_29),
        .\pipeline1_reg[4][2] (s3_1_n_30),
        .\pipeline1_reg[4][3] (s3_1_n_31),
        .\pipeline1_reg[4][4] (s3_1_n_32),
        .\pipeline1_reg[4][5] (s3_1_n_33),
        .\pipeline1_reg[4][6] (s3_1_n_34),
        .\pipeline1_reg[4][7] (s3_1_n_35),
        .\pipeline1_reg[4][8] (s3_1_n_36),
        .\pipeline1_reg[4][9] (s3_1_n_37));
  sort_6 s4_0
       (.DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] ,\pipeline1_reg_n_0_[2][11] ,\pipeline1_reg_n_0_[2][10] ,\pipeline1_reg_n_0_[2][9] ,\pipeline1_reg_n_0_[2][8] ,\pipeline1_reg_n_0_[2][7] ,\pipeline1_reg_n_0_[2][6] ,\pipeline1_reg_n_0_[2][5] ,\pipeline1_reg_n_0_[2][4] ,\pipeline1_reg_n_0_[2][3] ,\pipeline1_reg_n_0_[2][2] ,\pipeline1_reg_n_0_[2][1] ,\pipeline1_reg_n_0_[2][0] }),
        .S({s3_0_n_14,s3_1_n_24,s3_1_n_25}),
        .dout_01_carry_0(s3_0_n_21),
        .dout_01_carry_1(s3_1_n_28),
        .dout_01_carry_10(s3_1_n_33),
        .dout_01_carry_11(s3_0_n_26),
        .dout_01_carry_12(s3_0_n_27),
        .dout_01_carry_13(s3_1_n_34),
        .dout_01_carry_14(s3_1_n_35),
        .dout_01_carry_15(s3_0_n_28),
        .dout_01_carry_2(s3_1_n_29),
        .dout_01_carry_3(s3_0_n_22),
        .dout_01_carry_4(s3_0_n_23),
        .dout_01_carry_5(s3_1_n_30),
        .dout_01_carry_6(s3_1_n_31),
        .dout_01_carry_7(s3_0_n_24),
        .dout_01_carry_8(s3_0_n_25),
        .dout_01_carry_9(s3_1_n_32),
        .dout_01_carry__0_0({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .dout_01_carry__0_1(s3_0_n_32),
        .dout_01_carry__0_10(s3_1_n_40),
        .dout_01_carry__0_11(s3_0_n_37),
        .dout_01_carry__0_12(s3_1_n_5),
        .dout_01_carry__0_2(s3_1_n_36),
        .dout_01_carry__0_3(s3_1_n_37),
        .dout_01_carry__0_4(s3_0_n_33),
        .dout_01_carry__0_5(s3_0_n_34),
        .dout_01_carry__0_6(s3_1_n_38),
        .dout_01_carry__0_7(s3_1_n_39),
        .dout_01_carry__0_8(s3_0_n_35),
        .dout_01_carry__0_9(s3_0_n_36),
        .dout_01_carry__0_i_10__6({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .dout_01_carry__0_i_4__26(s3_1_n_0),
        .dout_01_carry__0_i_4__26_0({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] ,\pipeline1_reg_n_0_[3][11] ,\pipeline1_reg_n_0_[3][10] ,\pipeline1_reg_n_0_[3][9] ,\pipeline1_reg_n_0_[3][8] ,\pipeline1_reg_n_0_[3][7] ,\pipeline1_reg_n_0_[3][6] ,\pipeline1_reg_n_0_[3][5] ,\pipeline1_reg_n_0_[3][4] ,\pipeline1_reg_n_0_[3][3] ,\pipeline1_reg_n_0_[3][2] ,\pipeline1_reg_n_0_[3][1] ,\pipeline1_reg_n_0_[3][0] }),
        .\pipeline1_reg[1][12] (s4_0_n_0),
        .\pipeline1_reg[2][0] (s4_0_n_5),
        .\pipeline1_reg[2][10] (s4_0_n_18),
        .\pipeline1_reg[2][11] (s4_0_n_19),
        .\pipeline1_reg[2][12] ({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .\pipeline1_reg[2][12]_0 (s4_0_n_20),
        .\pipeline1_reg[2][13] (s4_0_n_21),
        .\pipeline1_reg[2][1] (s4_0_n_6),
        .\pipeline1_reg[2][2] (s4_0_n_7),
        .\pipeline1_reg[2][3] (s4_0_n_8),
        .\pipeline1_reg[2][4] (s4_0_n_9),
        .\pipeline1_reg[2][5] (s4_0_n_10),
        .\pipeline1_reg[2][6] ({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .\pipeline1_reg[2][6]_0 (s4_0_n_11),
        .\pipeline1_reg[2][7] (s4_0_n_12),
        .\pipeline1_reg[2][8] (s4_0_n_16),
        .\pipeline1_reg[2][9] (s4_0_n_17));
  sort_7 s4_1
       (.DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .dout_01_carry__0_i_12__5({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .dout_01_carry__0_i_12__5_0({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][12] (s4_1_n_0));
  sort_8 s5
       (.CO(s5_n_0),
        .d_acc0_carry__2_i_3__2({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .d_acc0_carry__2_i_3__2_0({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .dout_01_carry__0_0({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .dout_01_carry__0_1({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}));
endmodule

(* ORIG_REF_NAME = "median_filter" *) 
module median_filter_22
   (\pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[3][13]_1 ,
    S,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    \d_acc_reg[15] ,
    DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    D,
    ifclk_out_OBUF_BUFG);
  output [2:0]\pipeline1_reg[3][13]_0 ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output [3:0]S;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input \d_acc_reg[15] ;
  input [3:0]DI;
  input [3:0]\d_acc_reg[7]_0 ;
  input [3:0]\d_acc_reg[11]_0 ;
  input [0:0]\d_acc_reg[15]_0 ;
  input \d_acc_reg[15]_1 ;
  input filter_rst;
  input [13:0]D;
  input ifclk_out_OBUF_BUFG;

  wire [13:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire \d_acc_reg[15] ;
  wire [0:0]\d_acc_reg[15]_0 ;
  wire \d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7] ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire \d_reg_n_0_[0][0] ;
  wire \d_reg_n_0_[0][10] ;
  wire \d_reg_n_0_[0][11] ;
  wire \d_reg_n_0_[0][12] ;
  wire \d_reg_n_0_[0][13] ;
  wire \d_reg_n_0_[0][1] ;
  wire \d_reg_n_0_[0][2] ;
  wire \d_reg_n_0_[0][3] ;
  wire \d_reg_n_0_[0][4] ;
  wire \d_reg_n_0_[0][5] ;
  wire \d_reg_n_0_[0][6] ;
  wire \d_reg_n_0_[0][7] ;
  wire \d_reg_n_0_[0][8] ;
  wire \d_reg_n_0_[0][9] ;
  wire \d_reg_n_0_[1][0] ;
  wire \d_reg_n_0_[1][10] ;
  wire \d_reg_n_0_[1][11] ;
  wire \d_reg_n_0_[1][12] ;
  wire \d_reg_n_0_[1][13] ;
  wire \d_reg_n_0_[1][1] ;
  wire \d_reg_n_0_[1][2] ;
  wire \d_reg_n_0_[1][3] ;
  wire \d_reg_n_0_[1][4] ;
  wire \d_reg_n_0_[1][5] ;
  wire \d_reg_n_0_[1][6] ;
  wire \d_reg_n_0_[1][7] ;
  wire \d_reg_n_0_[1][8] ;
  wire \d_reg_n_0_[1][9] ;
  wire \d_reg_n_0_[2][0] ;
  wire \d_reg_n_0_[2][10] ;
  wire \d_reg_n_0_[2][11] ;
  wire \d_reg_n_0_[2][12] ;
  wire \d_reg_n_0_[2][13] ;
  wire \d_reg_n_0_[2][1] ;
  wire \d_reg_n_0_[2][2] ;
  wire \d_reg_n_0_[2][3] ;
  wire \d_reg_n_0_[2][4] ;
  wire \d_reg_n_0_[2][5] ;
  wire \d_reg_n_0_[2][6] ;
  wire \d_reg_n_0_[2][7] ;
  wire \d_reg_n_0_[2][8] ;
  wire \d_reg_n_0_[2][9] ;
  wire \d_reg_n_0_[3][0] ;
  wire \d_reg_n_0_[3][10] ;
  wire \d_reg_n_0_[3][11] ;
  wire \d_reg_n_0_[3][12] ;
  wire \d_reg_n_0_[3][13] ;
  wire \d_reg_n_0_[3][1] ;
  wire \d_reg_n_0_[3][2] ;
  wire \d_reg_n_0_[3][3] ;
  wire \d_reg_n_0_[3][4] ;
  wire \d_reg_n_0_[3][5] ;
  wire \d_reg_n_0_[3][6] ;
  wire \d_reg_n_0_[3][7] ;
  wire \d_reg_n_0_[3][8] ;
  wire \d_reg_n_0_[3][9] ;
  wire \d_reg_n_0_[4][0] ;
  wire \d_reg_n_0_[4][10] ;
  wire \d_reg_n_0_[4][11] ;
  wire \d_reg_n_0_[4][12] ;
  wire \d_reg_n_0_[4][13] ;
  wire \d_reg_n_0_[4][1] ;
  wire \d_reg_n_0_[4][2] ;
  wire \d_reg_n_0_[4][3] ;
  wire \d_reg_n_0_[4][4] ;
  wire \d_reg_n_0_[4][5] ;
  wire \d_reg_n_0_[4][6] ;
  wire \d_reg_n_0_[4][7] ;
  wire \d_reg_n_0_[4][8] ;
  wire \d_reg_n_0_[4][9] ;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire [2:0]\pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg_n_0_[0][0] ;
  wire \pipeline1_reg_n_0_[0][10] ;
  wire \pipeline1_reg_n_0_[0][11] ;
  wire \pipeline1_reg_n_0_[0][12] ;
  wire \pipeline1_reg_n_0_[0][13] ;
  wire \pipeline1_reg_n_0_[0][1] ;
  wire \pipeline1_reg_n_0_[0][2] ;
  wire \pipeline1_reg_n_0_[0][3] ;
  wire \pipeline1_reg_n_0_[0][4] ;
  wire \pipeline1_reg_n_0_[0][5] ;
  wire \pipeline1_reg_n_0_[0][6] ;
  wire \pipeline1_reg_n_0_[0][7] ;
  wire \pipeline1_reg_n_0_[0][8] ;
  wire \pipeline1_reg_n_0_[0][9] ;
  wire \pipeline1_reg_n_0_[1][0] ;
  wire \pipeline1_reg_n_0_[1][10] ;
  wire \pipeline1_reg_n_0_[1][11] ;
  wire \pipeline1_reg_n_0_[1][12] ;
  wire \pipeline1_reg_n_0_[1][13] ;
  wire \pipeline1_reg_n_0_[1][1] ;
  wire \pipeline1_reg_n_0_[1][2] ;
  wire \pipeline1_reg_n_0_[1][3] ;
  wire \pipeline1_reg_n_0_[1][4] ;
  wire \pipeline1_reg_n_0_[1][5] ;
  wire \pipeline1_reg_n_0_[1][6] ;
  wire \pipeline1_reg_n_0_[1][7] ;
  wire \pipeline1_reg_n_0_[1][8] ;
  wire \pipeline1_reg_n_0_[1][9] ;
  wire \pipeline1_reg_n_0_[2][0] ;
  wire \pipeline1_reg_n_0_[2][10] ;
  wire \pipeline1_reg_n_0_[2][11] ;
  wire \pipeline1_reg_n_0_[2][12] ;
  wire \pipeline1_reg_n_0_[2][13] ;
  wire \pipeline1_reg_n_0_[2][1] ;
  wire \pipeline1_reg_n_0_[2][2] ;
  wire \pipeline1_reg_n_0_[2][3] ;
  wire \pipeline1_reg_n_0_[2][4] ;
  wire \pipeline1_reg_n_0_[2][5] ;
  wire \pipeline1_reg_n_0_[2][6] ;
  wire \pipeline1_reg_n_0_[2][7] ;
  wire \pipeline1_reg_n_0_[2][8] ;
  wire \pipeline1_reg_n_0_[2][9] ;
  wire \pipeline1_reg_n_0_[3][0] ;
  wire \pipeline1_reg_n_0_[3][10] ;
  wire \pipeline1_reg_n_0_[3][11] ;
  wire \pipeline1_reg_n_0_[3][12] ;
  wire \pipeline1_reg_n_0_[3][13] ;
  wire \pipeline1_reg_n_0_[3][1] ;
  wire \pipeline1_reg_n_0_[3][2] ;
  wire \pipeline1_reg_n_0_[3][3] ;
  wire \pipeline1_reg_n_0_[3][4] ;
  wire \pipeline1_reg_n_0_[3][5] ;
  wire \pipeline1_reg_n_0_[3][6] ;
  wire \pipeline1_reg_n_0_[3][7] ;
  wire \pipeline1_reg_n_0_[3][8] ;
  wire \pipeline1_reg_n_0_[3][9] ;
  wire \pipeline1_reg_n_0_[4][0] ;
  wire \pipeline1_reg_n_0_[4][10] ;
  wire \pipeline1_reg_n_0_[4][11] ;
  wire \pipeline1_reg_n_0_[4][12] ;
  wire \pipeline1_reg_n_0_[4][13] ;
  wire \pipeline1_reg_n_0_[4][1] ;
  wire \pipeline1_reg_n_0_[4][2] ;
  wire \pipeline1_reg_n_0_[4][3] ;
  wire \pipeline1_reg_n_0_[4][4] ;
  wire \pipeline1_reg_n_0_[4][5] ;
  wire \pipeline1_reg_n_0_[4][6] ;
  wire \pipeline1_reg_n_0_[4][7] ;
  wire \pipeline1_reg_n_0_[4][8] ;
  wire \pipeline1_reg_n_0_[4][9] ;
  wire s1_0_n_0;
  wire s1_0_n_1;
  wire s1_0_n_10;
  wire s1_0_n_11;
  wire s1_0_n_12;
  wire s1_0_n_13;
  wire s1_0_n_14;
  wire s1_0_n_15;
  wire s1_0_n_16;
  wire s1_0_n_17;
  wire s1_0_n_18;
  wire s1_0_n_19;
  wire s1_0_n_2;
  wire s1_0_n_20;
  wire s1_0_n_21;
  wire s1_0_n_22;
  wire s1_0_n_23;
  wire s1_0_n_24;
  wire s1_0_n_25;
  wire s1_0_n_26;
  wire s1_0_n_27;
  wire s1_0_n_28;
  wire s1_0_n_29;
  wire s1_0_n_3;
  wire s1_0_n_30;
  wire s1_0_n_31;
  wire s1_0_n_32;
  wire s1_0_n_33;
  wire s1_0_n_34;
  wire s1_0_n_35;
  wire s1_0_n_36;
  wire s1_0_n_37;
  wire s1_0_n_38;
  wire s1_0_n_39;
  wire s1_0_n_4;
  wire s1_0_n_40;
  wire s1_0_n_41;
  wire s1_0_n_42;
  wire s1_0_n_43;
  wire s1_0_n_44;
  wire s1_0_n_45;
  wire s1_0_n_46;
  wire s1_0_n_47;
  wire s1_0_n_48;
  wire s1_0_n_49;
  wire s1_0_n_5;
  wire s1_0_n_50;
  wire s1_0_n_6;
  wire s1_0_n_7;
  wire s1_0_n_8;
  wire s1_0_n_9;
  wire s1_1_n_0;
  wire s1_1_n_1;
  wire s1_1_n_10;
  wire s1_1_n_11;
  wire s1_1_n_12;
  wire s1_1_n_13;
  wire s1_1_n_14;
  wire s1_1_n_15;
  wire s1_1_n_16;
  wire s1_1_n_17;
  wire s1_1_n_18;
  wire s1_1_n_19;
  wire s1_1_n_2;
  wire s1_1_n_20;
  wire s1_1_n_21;
  wire s1_1_n_22;
  wire s1_1_n_23;
  wire s1_1_n_24;
  wire s1_1_n_25;
  wire s1_1_n_26;
  wire s1_1_n_27;
  wire s1_1_n_28;
  wire s1_1_n_29;
  wire s1_1_n_3;
  wire s1_1_n_30;
  wire s1_1_n_31;
  wire s1_1_n_32;
  wire s1_1_n_33;
  wire s1_1_n_34;
  wire s1_1_n_35;
  wire s1_1_n_36;
  wire s1_1_n_37;
  wire s1_1_n_38;
  wire s1_1_n_39;
  wire s1_1_n_4;
  wire s1_1_n_40;
  wire s1_1_n_41;
  wire s1_1_n_42;
  wire s1_1_n_43;
  wire s1_1_n_44;
  wire s1_1_n_45;
  wire s1_1_n_46;
  wire s1_1_n_47;
  wire s1_1_n_48;
  wire s1_1_n_49;
  wire s1_1_n_5;
  wire s1_1_n_50;
  wire s1_1_n_51;
  wire s1_1_n_52;
  wire s1_1_n_53;
  wire s1_1_n_54;
  wire s1_1_n_55;
  wire s1_1_n_56;
  wire s1_1_n_57;
  wire s1_1_n_58;
  wire s1_1_n_59;
  wire s1_1_n_6;
  wire s1_1_n_60;
  wire s1_1_n_61;
  wire s1_1_n_62;
  wire s1_1_n_63;
  wire s1_1_n_64;
  wire s1_1_n_65;
  wire s1_1_n_66;
  wire s1_1_n_67;
  wire s1_1_n_68;
  wire s1_1_n_69;
  wire s1_1_n_7;
  wire s1_1_n_70;
  wire s1_1_n_71;
  wire s1_1_n_72;
  wire s1_1_n_73;
  wire s1_1_n_74;
  wire s1_1_n_75;
  wire s1_1_n_76;
  wire s1_1_n_8;
  wire s1_1_n_9;
  wire s2_0_n_0;
  wire s2_1_n_0;
  wire s3_0_n_0;
  wire s3_0_n_1;
  wire s3_0_n_10;
  wire s3_0_n_11;
  wire s3_0_n_12;
  wire s3_0_n_13;
  wire s3_0_n_14;
  wire s3_0_n_15;
  wire s3_0_n_16;
  wire s3_0_n_17;
  wire s3_0_n_18;
  wire s3_0_n_19;
  wire s3_0_n_2;
  wire s3_0_n_20;
  wire s3_0_n_21;
  wire s3_0_n_22;
  wire s3_0_n_23;
  wire s3_0_n_24;
  wire s3_0_n_25;
  wire s3_0_n_26;
  wire s3_0_n_27;
  wire s3_0_n_28;
  wire s3_0_n_29;
  wire s3_0_n_3;
  wire s3_0_n_30;
  wire s3_0_n_31;
  wire s3_0_n_32;
  wire s3_0_n_33;
  wire s3_0_n_34;
  wire s3_0_n_35;
  wire s3_0_n_36;
  wire s3_0_n_37;
  wire s3_0_n_38;
  wire s3_0_n_39;
  wire s3_0_n_4;
  wire s3_0_n_40;
  wire s3_0_n_41;
  wire s3_0_n_42;
  wire s3_0_n_43;
  wire s3_0_n_5;
  wire s3_0_n_6;
  wire s3_0_n_7;
  wire s3_0_n_8;
  wire s3_0_n_9;
  wire s3_1_n_0;
  wire s3_1_n_10;
  wire s3_1_n_11;
  wire s3_1_n_12;
  wire s3_1_n_13;
  wire s3_1_n_14;
  wire s3_1_n_15;
  wire s3_1_n_16;
  wire s3_1_n_17;
  wire s3_1_n_18;
  wire s3_1_n_19;
  wire s3_1_n_20;
  wire s3_1_n_21;
  wire s3_1_n_22;
  wire s3_1_n_23;
  wire s3_1_n_24;
  wire s3_1_n_25;
  wire s3_1_n_28;
  wire s3_1_n_29;
  wire s3_1_n_30;
  wire s3_1_n_31;
  wire s3_1_n_32;
  wire s3_1_n_33;
  wire s3_1_n_34;
  wire s3_1_n_35;
  wire s3_1_n_36;
  wire s3_1_n_37;
  wire s3_1_n_38;
  wire s3_1_n_39;
  wire s3_1_n_4;
  wire s3_1_n_40;
  wire s3_1_n_41;
  wire s3_1_n_42;
  wire s3_1_n_43;
  wire s3_1_n_44;
  wire s3_1_n_45;
  wire s3_1_n_46;
  wire s3_1_n_47;
  wire s3_1_n_48;
  wire s3_1_n_49;
  wire s3_1_n_5;
  wire s3_1_n_50;
  wire s3_1_n_51;
  wire s3_1_n_52;
  wire s3_1_n_53;
  wire s3_1_n_6;
  wire s3_1_n_7;
  wire s3_1_n_8;
  wire s3_1_n_9;
  wire s4_0_n_0;
  wire s4_0_n_1;
  wire s4_0_n_10;
  wire s4_0_n_11;
  wire s4_0_n_12;
  wire s4_0_n_13;
  wire s4_0_n_14;
  wire s4_0_n_15;
  wire s4_0_n_16;
  wire s4_0_n_17;
  wire s4_0_n_18;
  wire s4_0_n_19;
  wire s4_0_n_2;
  wire s4_0_n_20;
  wire s4_0_n_21;
  wire s4_0_n_3;
  wire s4_0_n_4;
  wire s4_0_n_5;
  wire s4_0_n_6;
  wire s4_0_n_7;
  wire s4_0_n_8;
  wire s4_0_n_9;
  wire s4_1_n_0;
  wire s5_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][0] ),
        .Q(\d_reg_n_0_[0][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][10] ),
        .Q(\d_reg_n_0_[0][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][11] ),
        .Q(\d_reg_n_0_[0][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][12] ),
        .Q(\d_reg_n_0_[0][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][13] ),
        .Q(\d_reg_n_0_[0][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][1] ),
        .Q(\d_reg_n_0_[0][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][2] ),
        .Q(\d_reg_n_0_[0][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][3] ),
        .Q(\d_reg_n_0_[0][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][4] ),
        .Q(\d_reg_n_0_[0][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][5] ),
        .Q(\d_reg_n_0_[0][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][6] ),
        .Q(\d_reg_n_0_[0][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][7] ),
        .Q(\d_reg_n_0_[0][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][8] ),
        .Q(\d_reg_n_0_[0][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[1][9] ),
        .Q(\d_reg_n_0_[0][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][0] ),
        .Q(\d_reg_n_0_[1][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][10] ),
        .Q(\d_reg_n_0_[1][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][11] ),
        .Q(\d_reg_n_0_[1][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][12] ),
        .Q(\d_reg_n_0_[1][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][13] ),
        .Q(\d_reg_n_0_[1][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][1] ),
        .Q(\d_reg_n_0_[1][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][2] ),
        .Q(\d_reg_n_0_[1][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][3] ),
        .Q(\d_reg_n_0_[1][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][4] ),
        .Q(\d_reg_n_0_[1][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][5] ),
        .Q(\d_reg_n_0_[1][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][6] ),
        .Q(\d_reg_n_0_[1][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][7] ),
        .Q(\d_reg_n_0_[1][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][8] ),
        .Q(\d_reg_n_0_[1][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[2][9] ),
        .Q(\d_reg_n_0_[1][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][0] ),
        .Q(\d_reg_n_0_[2][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][10] ),
        .Q(\d_reg_n_0_[2][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][11] ),
        .Q(\d_reg_n_0_[2][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][12] ),
        .Q(\d_reg_n_0_[2][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][13] ),
        .Q(\d_reg_n_0_[2][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][1] ),
        .Q(\d_reg_n_0_[2][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][2] ),
        .Q(\d_reg_n_0_[2][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][3] ),
        .Q(\d_reg_n_0_[2][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][4] ),
        .Q(\d_reg_n_0_[2][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][5] ),
        .Q(\d_reg_n_0_[2][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][6] ),
        .Q(\d_reg_n_0_[2][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][7] ),
        .Q(\d_reg_n_0_[2][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][8] ),
        .Q(\d_reg_n_0_[2][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[3][9] ),
        .Q(\d_reg_n_0_[2][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][0] ),
        .Q(\d_reg_n_0_[3][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][10] ),
        .Q(\d_reg_n_0_[3][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][11] ),
        .Q(\d_reg_n_0_[3][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][12] ),
        .Q(\d_reg_n_0_[3][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][13] ),
        .Q(\d_reg_n_0_[3][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][1] ),
        .Q(\d_reg_n_0_[3][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][2] ),
        .Q(\d_reg_n_0_[3][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][3] ),
        .Q(\d_reg_n_0_[3][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][4] ),
        .Q(\d_reg_n_0_[3][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][5] ),
        .Q(\d_reg_n_0_[3][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][6] ),
        .Q(\d_reg_n_0_[3][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][7] ),
        .Q(\d_reg_n_0_[3][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][8] ),
        .Q(\d_reg_n_0_[3][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg_n_0_[4][9] ),
        .Q(\d_reg_n_0_[3][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[4][0] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[4][10] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[4][11] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[4][12] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[4][13] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[4][1] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[4][2] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[4][3] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[4][4] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[4][5] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[4][6] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[4][7] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[4][8] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[4][9] ),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_50),
        .Q(\pipeline1_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_40),
        .Q(\pipeline1_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_39),
        .Q(\pipeline1_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_38),
        .Q(\pipeline1_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_37),
        .Q(\pipeline1_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_49),
        .Q(\pipeline1_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_48),
        .Q(\pipeline1_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_47),
        .Q(\pipeline1_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_46),
        .Q(\pipeline1_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_45),
        .Q(\pipeline1_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_44),
        .Q(\pipeline1_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_43),
        .Q(\pipeline1_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_42),
        .Q(\pipeline1_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_41),
        .Q(\pipeline1_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_62),
        .Q(\pipeline1_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_52),
        .Q(\pipeline1_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_51),
        .Q(\pipeline1_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_50),
        .Q(\pipeline1_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_49),
        .Q(\pipeline1_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_61),
        .Q(\pipeline1_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_60),
        .Q(\pipeline1_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_59),
        .Q(\pipeline1_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_58),
        .Q(\pipeline1_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_57),
        .Q(\pipeline1_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_56),
        .Q(\pipeline1_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_55),
        .Q(\pipeline1_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_54),
        .Q(\pipeline1_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_53),
        .Q(\pipeline1_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_30),
        .Q(\pipeline1_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_20),
        .Q(\pipeline1_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_19),
        .Q(\pipeline1_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_18),
        .Q(\pipeline1_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_17),
        .Q(\pipeline1_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_29),
        .Q(\pipeline1_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_28),
        .Q(\pipeline1_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_27),
        .Q(\pipeline1_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_26),
        .Q(\pipeline1_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_25),
        .Q(\pipeline1_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_24),
        .Q(\pipeline1_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_23),
        .Q(\pipeline1_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_22),
        .Q(\pipeline1_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_0_n_21),
        .Q(\pipeline1_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_48),
        .Q(\pipeline1_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_38),
        .Q(\pipeline1_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_37),
        .Q(\pipeline1_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_36),
        .Q(\pipeline1_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_35),
        .Q(\pipeline1_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_47),
        .Q(\pipeline1_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_46),
        .Q(\pipeline1_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_45),
        .Q(\pipeline1_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_44),
        .Q(\pipeline1_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_43),
        .Q(\pipeline1_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_42),
        .Q(\pipeline1_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_41),
        .Q(\pipeline1_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_40),
        .Q(\pipeline1_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_39),
        .Q(\pipeline1_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_34),
        .Q(\pipeline1_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_24),
        .Q(\pipeline1_reg_n_0_[4][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_23),
        .Q(\pipeline1_reg_n_0_[4][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_22),
        .Q(\pipeline1_reg_n_0_[4][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_21),
        .Q(\pipeline1_reg_n_0_[4][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_33),
        .Q(\pipeline1_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_32),
        .Q(\pipeline1_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_31),
        .Q(\pipeline1_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_30),
        .Q(\pipeline1_reg_n_0_[4][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_29),
        .Q(\pipeline1_reg_n_0_[4][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_28),
        .Q(\pipeline1_reg_n_0_[4][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_27),
        .Q(\pipeline1_reg_n_0_[4][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_26),
        .Q(\pipeline1_reg_n_0_[4][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(s1_1_n_25),
        .Q(\pipeline1_reg_n_0_[4][9] ),
        .R(1'b0));
  sort_23 s1_0
       (.CO(s1_0_n_0),
        .D({s1_0_n_17,s1_0_n_18,s1_0_n_19,s1_0_n_20,s1_0_n_21,s1_0_n_22,s1_0_n_23,s1_0_n_24,s1_0_n_25,s1_0_n_26,s1_0_n_27,s1_0_n_28,s1_0_n_29,s1_0_n_30}),
        .DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .Q({\d_reg_n_0_[0][13] ,\d_reg_n_0_[0][12] ,\d_reg_n_0_[0][11] ,\d_reg_n_0_[0][10] ,\d_reg_n_0_[0][9] ,\d_reg_n_0_[0][8] ,\d_reg_n_0_[0][7] ,\d_reg_n_0_[0][6] ,\d_reg_n_0_[0][5] ,\d_reg_n_0_[0][4] ,\d_reg_n_0_[0][3] ,\d_reg_n_0_[0][2] ,\d_reg_n_0_[0][1] ,\d_reg_n_0_[0][0] }),
        .S(s1_0_n_14),
        .\d_reg[0][0] (s1_0_n_31),
        .\d_reg[0][10] (s1_0_n_36),
        .\d_reg[0][11] (s1_0_n_13),
        .\d_reg[0][12] (s1_0_n_15),
        .\d_reg[0][13] (s1_0_n_16),
        .\d_reg[0][1] (s1_0_n_5),
        .\d_reg[0][2] (s1_0_n_32),
        .\d_reg[0][3] (s1_0_n_6),
        .\d_reg[0][4] (s1_0_n_33),
        .\d_reg[0][5] (s1_0_n_7),
        .\d_reg[0][6] (s1_0_n_34),
        .\d_reg[0][7] (s1_0_n_8),
        .\d_reg[0][8] (s1_0_n_35),
        .\d_reg[0][9] (s1_0_n_12),
        .\d_reg[1][12] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}),
        .\d_reg[1][13] ({s1_0_n_37,s1_0_n_38,s1_0_n_39,s1_0_n_40,s1_0_n_41,s1_0_n_42,s1_0_n_43,s1_0_n_44,s1_0_n_45,s1_0_n_46,s1_0_n_47,s1_0_n_48,s1_0_n_49,s1_0_n_50}),
        .dout_01_carry__0_i_4__16_0({\d_reg_n_0_[3][13] ,\d_reg_n_0_[3][12] }),
        .dout_01_carry__0_i_4__16_1({\d_reg_n_0_[2][13] ,\d_reg_n_0_[2][12] }),
        .dout_01_carry__0_i_4__16_2(s1_1_n_0),
        .\pipeline1_reg[2][0] (s1_1_n_63),
        .\pipeline1_reg[2][0]_0 (s2_0_n_0),
        .\pipeline1_reg[2][10] (s1_1_n_73),
        .\pipeline1_reg[2][11] (s1_1_n_74),
        .\pipeline1_reg[2][12] (s1_1_n_75),
        .\pipeline1_reg[2][13] ({\d_reg_n_0_[1][13] ,\d_reg_n_0_[1][12] ,\d_reg_n_0_[1][11] ,\d_reg_n_0_[1][10] ,\d_reg_n_0_[1][9] ,\d_reg_n_0_[1][8] ,\d_reg_n_0_[1][7] ,\d_reg_n_0_[1][6] ,\d_reg_n_0_[1][5] ,\d_reg_n_0_[1][4] ,\d_reg_n_0_[1][3] ,\d_reg_n_0_[1][2] ,\d_reg_n_0_[1][1] ,\d_reg_n_0_[1][0] }),
        .\pipeline1_reg[2][13]_0 (s1_1_n_76),
        .\pipeline1_reg[2][1] (s1_1_n_64),
        .\pipeline1_reg[2][2] (s1_1_n_65),
        .\pipeline1_reg[2][3] (s1_1_n_66),
        .\pipeline1_reg[2][4] (s1_1_n_67),
        .\pipeline1_reg[2][5] (s1_1_n_68),
        .\pipeline1_reg[2][6] (s1_1_n_69),
        .\pipeline1_reg[2][7] (s1_1_n_70),
        .\pipeline1_reg[2][8] (s1_1_n_71),
        .\pipeline1_reg[2][9] (s1_1_n_72));
  sort_24 s1_1
       (.CO(s1_0_n_0),
        .D({s1_1_n_21,s1_1_n_22,s1_1_n_23,s1_1_n_24,s1_1_n_25,s1_1_n_26,s1_1_n_27,s1_1_n_28,s1_1_n_29,s1_1_n_30,s1_1_n_31,s1_1_n_32,s1_1_n_33,s1_1_n_34}),
        .DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .Q({\d_reg_n_0_[2][13] ,\d_reg_n_0_[2][12] ,\d_reg_n_0_[2][11] ,\d_reg_n_0_[2][10] ,\d_reg_n_0_[2][9] ,\d_reg_n_0_[2][8] ,\d_reg_n_0_[2][7] ,\d_reg_n_0_[2][6] ,\d_reg_n_0_[2][5] ,\d_reg_n_0_[2][4] ,\d_reg_n_0_[2][3] ,\d_reg_n_0_[2][2] ,\d_reg_n_0_[2][1] ,\d_reg_n_0_[2][0] }),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[2][12] (s1_1_n_0),
        .\d_reg[2][12]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}),
        .\d_reg[3][0] (s1_1_n_63),
        .\d_reg[3][10] ({s1_1_n_19,s1_1_n_20}),
        .\d_reg[3][10]_0 (s1_1_n_73),
        .\d_reg[3][11] (s1_1_n_74),
        .\d_reg[3][12] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\d_reg[3][12]_0 (s1_1_n_75),
        .\d_reg[3][13] ({s1_1_n_49,s1_1_n_50,s1_1_n_51,s1_1_n_52,s1_1_n_53,s1_1_n_54,s1_1_n_55,s1_1_n_56,s1_1_n_57,s1_1_n_58,s1_1_n_59,s1_1_n_60,s1_1_n_61,s1_1_n_62}),
        .\d_reg[3][13]_0 (s1_1_n_76),
        .\d_reg[3][1] (s1_1_n_64),
        .\d_reg[3][2] (s1_1_n_65),
        .\d_reg[3][3] (s1_1_n_66),
        .\d_reg[3][4] (s1_1_n_67),
        .\d_reg[3][5] (s1_1_n_68),
        .\d_reg[3][6] ({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\d_reg[3][6]_0 (s1_1_n_69),
        .\d_reg[3][7] (s1_1_n_70),
        .\d_reg[3][8] (s1_1_n_71),
        .\d_reg[3][9] (s1_1_n_72),
        .\d_reg[4][13] ({s1_1_n_35,s1_1_n_36,s1_1_n_37,s1_1_n_38,s1_1_n_39,s1_1_n_40,s1_1_n_41,s1_1_n_42,s1_1_n_43,s1_1_n_44,s1_1_n_45,s1_1_n_46,s1_1_n_47,s1_1_n_48}),
        .dout_01_carry__0_i_5__16_0({\d_reg_n_0_[1][11] ,\d_reg_n_0_[1][9] ,\d_reg_n_0_[1][7] ,\d_reg_n_0_[1][5] ,\d_reg_n_0_[1][3] ,\d_reg_n_0_[1][1] }),
        .dout_01_carry__0_i_5__16_1({\d_reg_n_0_[0][11] ,\d_reg_n_0_[0][9] ,\d_reg_n_0_[0][7] ,\d_reg_n_0_[0][5] ,\d_reg_n_0_[0][3] ,\d_reg_n_0_[0][1] }),
        .\pipeline1_reg[1][0] (s1_0_n_31),
        .\pipeline1_reg[1][0]_0 (s2_0_n_0),
        .\pipeline1_reg[1][10] (s1_0_n_36),
        .\pipeline1_reg[1][11] (s1_0_n_13),
        .\pipeline1_reg[1][12] (s1_0_n_15),
        .\pipeline1_reg[1][13] (s1_0_n_16),
        .\pipeline1_reg[1][1] (s1_0_n_5),
        .\pipeline1_reg[1][2] (s1_0_n_32),
        .\pipeline1_reg[1][3] (s1_0_n_6),
        .\pipeline1_reg[1][4] (s1_0_n_33),
        .\pipeline1_reg[1][5] (s1_0_n_7),
        .\pipeline1_reg[1][6] (s1_0_n_34),
        .\pipeline1_reg[1][7] (s1_0_n_8),
        .\pipeline1_reg[1][8] (s1_0_n_35),
        .\pipeline1_reg[1][9] (s1_0_n_12),
        .\pipeline1_reg[4][0] (s2_1_n_0),
        .\pipeline1_reg[4][13] ({\d_reg_n_0_[3][13] ,\d_reg_n_0_[3][12] ,\d_reg_n_0_[3][11] ,\d_reg_n_0_[3][10] ,\d_reg_n_0_[3][9] ,\d_reg_n_0_[3][8] ,\d_reg_n_0_[3][7] ,\d_reg_n_0_[3][6] ,\d_reg_n_0_[3][5] ,\d_reg_n_0_[3][4] ,\d_reg_n_0_[3][3] ,\d_reg_n_0_[3][2] ,\d_reg_n_0_[3][1] ,\d_reg_n_0_[3][0] }),
        .\pipeline1_reg[4][13]_0 ({\d_reg_n_0_[4][13] ,\d_reg_n_0_[4][12] ,\d_reg_n_0_[4][11] ,\d_reg_n_0_[4][10] ,\d_reg_n_0_[4][9] ,\d_reg_n_0_[4][8] ,\d_reg_n_0_[4][7] ,\d_reg_n_0_[4][6] ,\d_reg_n_0_[4][5] ,\d_reg_n_0_[4][4] ,\d_reg_n_0_[4][3] ,\d_reg_n_0_[4][2] ,\d_reg_n_0_[4][1] ,\d_reg_n_0_[4][0] }));
  sort_25 s2_0
       (.DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .S({s1_0_n_14,s1_1_n_19,s1_1_n_20}),
        .\d_reg[1][12] (s2_0_n_0),
        .dout_01_carry__0_0({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\pipeline1_reg[1][0] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}));
  sort_26 s2_1
       (.DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[3][12] (s2_1_n_0),
        .\pipeline1_reg[4][0] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\pipeline1_reg[4][0]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}));
  sort_27 s3_0
       (.CO(s3_0_n_0),
        .DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q({\pipeline1_reg_n_0_[0][13] ,\pipeline1_reg_n_0_[0][12] ,\pipeline1_reg_n_0_[0][11] ,\pipeline1_reg_n_0_[0][10] ,\pipeline1_reg_n_0_[0][9] ,\pipeline1_reg_n_0_[0][8] ,\pipeline1_reg_n_0_[0][7] ,\pipeline1_reg_n_0_[0][6] ,\pipeline1_reg_n_0_[0][5] ,\pipeline1_reg_n_0_[0][4] ,\pipeline1_reg_n_0_[0][3] ,\pipeline1_reg_n_0_[0][2] ,\pipeline1_reg_n_0_[0][1] ,\pipeline1_reg_n_0_[0][0] }),
        .S(s3_0_n_14),
        .d_acc0_carry__2_i_3__0({\pipeline1_reg_n_0_[1][13] ,\pipeline1_reg_n_0_[1][12] ,\pipeline1_reg_n_0_[1][11] ,\pipeline1_reg_n_0_[1][10] ,\pipeline1_reg_n_0_[1][9] ,\pipeline1_reg_n_0_[1][8] ,\pipeline1_reg_n_0_[1][7] ,\pipeline1_reg_n_0_[1][6] ,\pipeline1_reg_n_0_[1][5] ,\pipeline1_reg_n_0_[1][4] ,\pipeline1_reg_n_0_[1][3] ,\pipeline1_reg_n_0_[1][2] ,\pipeline1_reg_n_0_[1][1] ,\pipeline1_reg_n_0_[1][0] }),
        .dout_01_carry_0(s3_1_n_41),
        .dout_01_carry_1(s3_1_n_42),
        .dout_01_carry_10(s4_0_n_6),
        .dout_01_carry_11(s3_1_n_29),
        .dout_01_carry_12(s4_0_n_7),
        .dout_01_carry_13(s3_1_n_30),
        .dout_01_carry_14(s4_0_n_8),
        .dout_01_carry_15(s3_1_n_31),
        .dout_01_carry_16(s4_0_n_9),
        .dout_01_carry_17(s3_1_n_32),
        .dout_01_carry_18(s4_0_n_10),
        .dout_01_carry_19(s3_1_n_33),
        .dout_01_carry_2(s3_1_n_43),
        .dout_01_carry_20(s4_0_n_11),
        .dout_01_carry_21(s3_1_n_34),
        .dout_01_carry_22(s4_0_n_12),
        .dout_01_carry_23(s3_1_n_35),
        .dout_01_carry_3(s3_1_n_44),
        .dout_01_carry_4(s3_1_n_45),
        .dout_01_carry_5(s3_1_n_46),
        .dout_01_carry_6(s3_1_n_47),
        .dout_01_carry_7(s3_1_n_48),
        .dout_01_carry_8(s4_0_n_5),
        .dout_01_carry_9(s3_1_n_28),
        .dout_01_carry__0_0(s3_1_n_49),
        .dout_01_carry__0_1(s3_1_n_50),
        .dout_01_carry__0_10(s4_0_n_18),
        .dout_01_carry__0_11(s3_1_n_38),
        .dout_01_carry__0_12(s4_0_n_19),
        .dout_01_carry__0_13(s3_1_n_39),
        .dout_01_carry__0_14(s4_0_n_20),
        .dout_01_carry__0_15(s3_1_n_40),
        .dout_01_carry__0_16(s3_1_n_5),
        .dout_01_carry__0_17(s4_0_n_21),
        .dout_01_carry__0_2(s3_1_n_51),
        .dout_01_carry__0_3(s3_1_n_52),
        .dout_01_carry__0_4(s3_1_n_53),
        .dout_01_carry__0_5(s3_1_n_4),
        .dout_01_carry__0_6(s4_0_n_16),
        .dout_01_carry__0_7(s3_1_n_36),
        .dout_01_carry__0_8(s4_0_n_17),
        .dout_01_carry__0_9(s3_1_n_37),
        .dout_01_carry__0_i_1__8(s4_0_n_0),
        .dout_01_carry__0_i_4__7_0({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] }),
        .dout_01_carry__0_i_4__7_1({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] }),
        .dout_01_carry__0_i_4__7_2(s3_1_n_0),
        .\pipeline1_reg[0][0] (s3_0_n_38),
        .\pipeline1_reg[0][10] (s3_0_n_43),
        .\pipeline1_reg[0][11] (s3_0_n_13),
        .\pipeline1_reg[0][12] (s3_0_n_15),
        .\pipeline1_reg[0][13] (s3_0_n_16),
        .\pipeline1_reg[0][1] (s3_0_n_5),
        .\pipeline1_reg[0][2] (s3_0_n_39),
        .\pipeline1_reg[0][3] (s3_0_n_6),
        .\pipeline1_reg[0][4] (s3_0_n_40),
        .\pipeline1_reg[0][5] (s3_0_n_7),
        .\pipeline1_reg[0][6] (s3_0_n_41),
        .\pipeline1_reg[0][7] (s3_0_n_8),
        .\pipeline1_reg[0][8] (s3_0_n_42),
        .\pipeline1_reg[0][9] (s3_0_n_12),
        .\pipeline1_reg[1][0] (s3_0_n_21),
        .\pipeline1_reg[1][10] (s3_0_n_34),
        .\pipeline1_reg[1][11] (s3_0_n_35),
        .\pipeline1_reg[1][12] ({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .\pipeline1_reg[1][12]_0 ({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .\pipeline1_reg[1][12]_1 (s3_0_n_36),
        .\pipeline1_reg[1][13] (s3_0_n_37),
        .\pipeline1_reg[1][1] (s3_0_n_22),
        .\pipeline1_reg[1][2] (s3_0_n_23),
        .\pipeline1_reg[1][3] (s3_0_n_24),
        .\pipeline1_reg[1][4] (s3_0_n_25),
        .\pipeline1_reg[1][5] (s3_0_n_26),
        .\pipeline1_reg[1][6] ({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}),
        .\pipeline1_reg[1][6]_0 (s3_0_n_27),
        .\pipeline1_reg[1][7] (s3_0_n_28),
        .\pipeline1_reg[1][8] (s3_0_n_32),
        .\pipeline1_reg[1][9] (s3_0_n_33));
  sort_28 s3_1
       (.CO(s5_n_0),
        .DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .Q({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] ,\pipeline1_reg_n_0_[2][11] ,\pipeline1_reg_n_0_[2][10] ,\pipeline1_reg_n_0_[2][9] ,\pipeline1_reg_n_0_[2][8] ,\pipeline1_reg_n_0_[2][7] ,\pipeline1_reg_n_0_[2][6] ,\pipeline1_reg_n_0_[2][5] ,\pipeline1_reg_n_0_[2][4] ,\pipeline1_reg_n_0_[2][3] ,\pipeline1_reg_n_0_[2][2] ,\pipeline1_reg_n_0_[2][1] ,\pipeline1_reg_n_0_[2][0] }),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .\d_acc_reg[11] (\d_acc_reg[11] ),
        .\d_acc_reg[11]_0 (s3_0_n_42),
        .\d_acc_reg[11]_1 (s3_0_n_43),
        .\d_acc_reg[11]_2 (\d_acc_reg[11]_0 ),
        .\d_acc_reg[11]_3 (s3_0_n_12),
        .\d_acc_reg[11]_4 (s3_0_n_13),
        .\d_acc_reg[15] (s3_0_n_16),
        .\d_acc_reg[15]_0 (\d_acc_reg[15] ),
        .\d_acc_reg[15]_1 (\d_acc_reg[15]_0 ),
        .\d_acc_reg[15]_2 (s3_0_n_15),
        .\d_acc_reg[15]_3 (\d_acc_reg[15]_1 ),
        .\d_acc_reg[3] (S),
        .\d_acc_reg[3]_0 (s4_0_n_0),
        .\d_acc_reg[3]_1 (s3_0_n_38),
        .\d_acc_reg[3]_2 (s3_0_n_39),
        .\d_acc_reg[3]_3 (DI),
        .\d_acc_reg[3]_4 (s3_0_n_5),
        .\d_acc_reg[3]_5 (s3_0_n_6),
        .\d_acc_reg[7] (\d_acc_reg[7] ),
        .\d_acc_reg[7]_0 (s3_0_n_40),
        .\d_acc_reg[7]_1 (s3_0_n_41),
        .\d_acc_reg[7]_2 (\d_acc_reg[7]_0 ),
        .\d_acc_reg[7]_3 (s3_0_n_7),
        .\d_acc_reg[7]_4 (s3_0_n_8),
        .dout_01_carry__0_i_1__7({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] ,\pipeline1_reg_n_0_[3][11] ,\pipeline1_reg_n_0_[3][10] ,\pipeline1_reg_n_0_[3][9] ,\pipeline1_reg_n_0_[3][8] ,\pipeline1_reg_n_0_[3][7] ,\pipeline1_reg_n_0_[3][6] ,\pipeline1_reg_n_0_[3][5] ,\pipeline1_reg_n_0_[3][4] ,\pipeline1_reg_n_0_[3][3] ,\pipeline1_reg_n_0_[3][2] ,\pipeline1_reg_n_0_[3][1] ,\pipeline1_reg_n_0_[3][0] }),
        .dout_01_carry__0_i_4__8({\pipeline1_reg_n_0_[4][13] ,\pipeline1_reg_n_0_[4][12] ,\pipeline1_reg_n_0_[4][11] ,\pipeline1_reg_n_0_[4][10] ,\pipeline1_reg_n_0_[4][9] ,\pipeline1_reg_n_0_[4][8] ,\pipeline1_reg_n_0_[4][7] ,\pipeline1_reg_n_0_[4][6] ,\pipeline1_reg_n_0_[4][5] ,\pipeline1_reg_n_0_[4][4] ,\pipeline1_reg_n_0_[4][3] ,\pipeline1_reg_n_0_[4][2] ,\pipeline1_reg_n_0_[4][1] ,\pipeline1_reg_n_0_[4][0] }),
        .dout_01_carry__0_i_4__8_0(s4_1_n_0),
        .dout_01_carry__0_i_5__7_0(s3_0_n_0),
        .dout_01_carry__0_i_5__7_1({\pipeline1_reg_n_0_[1][11] ,\pipeline1_reg_n_0_[1][9] ,\pipeline1_reg_n_0_[1][7] ,\pipeline1_reg_n_0_[1][5] ,\pipeline1_reg_n_0_[1][3] ,\pipeline1_reg_n_0_[1][1] }),
        .dout_01_carry__0_i_5__7_2({\pipeline1_reg_n_0_[0][11] ,\pipeline1_reg_n_0_[0][9] ,\pipeline1_reg_n_0_[0][7] ,\pipeline1_reg_n_0_[0][5] ,\pipeline1_reg_n_0_[0][3] ,\pipeline1_reg_n_0_[0][1] }),
        .\pipeline1_reg[2][12] (s3_1_n_0),
        .\pipeline1_reg[2][12]_0 ({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][0] (s3_1_n_41),
        .\pipeline1_reg[3][10] ({s3_1_n_24,s3_1_n_25}),
        .\pipeline1_reg[3][10]_0 (s3_1_n_51),
        .\pipeline1_reg[3][11] (s3_1_n_52),
        .\pipeline1_reg[3][12] ({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .\pipeline1_reg[3][12]_0 (s3_1_n_53),
        .\pipeline1_reg[3][13] (\pipeline1_reg[3][13]_0 ),
        .\pipeline1_reg[3][13]_0 (s3_1_n_4),
        .\pipeline1_reg[3][13]_1 (\pipeline1_reg[3][13]_1 ),
        .\pipeline1_reg[3][1] (s3_1_n_42),
        .\pipeline1_reg[3][2] (s3_1_n_43),
        .\pipeline1_reg[3][3] (s3_1_n_44),
        .\pipeline1_reg[3][4] (s3_1_n_45),
        .\pipeline1_reg[3][5] (s3_1_n_46),
        .\pipeline1_reg[3][6] ({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .\pipeline1_reg[3][6]_0 (s3_1_n_47),
        .\pipeline1_reg[3][7] (s3_1_n_48),
        .\pipeline1_reg[3][8] (s3_1_n_49),
        .\pipeline1_reg[3][9] (s3_1_n_50),
        .\pipeline1_reg[4][0] (s3_1_n_28),
        .\pipeline1_reg[4][10] (s3_1_n_38),
        .\pipeline1_reg[4][11] (s3_1_n_39),
        .\pipeline1_reg[4][12] (s3_1_n_40),
        .\pipeline1_reg[4][13] (s3_1_n_5),
        .\pipeline1_reg[4][1] (s3_1_n_29),
        .\pipeline1_reg[4][2] (s3_1_n_30),
        .\pipeline1_reg[4][3] (s3_1_n_31),
        .\pipeline1_reg[4][4] (s3_1_n_32),
        .\pipeline1_reg[4][5] (s3_1_n_33),
        .\pipeline1_reg[4][6] (s3_1_n_34),
        .\pipeline1_reg[4][7] (s3_1_n_35),
        .\pipeline1_reg[4][8] (s3_1_n_36),
        .\pipeline1_reg[4][9] (s3_1_n_37));
  sort_29 s4_0
       (.DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q({\pipeline1_reg_n_0_[2][13] ,\pipeline1_reg_n_0_[2][12] ,\pipeline1_reg_n_0_[2][11] ,\pipeline1_reg_n_0_[2][10] ,\pipeline1_reg_n_0_[2][9] ,\pipeline1_reg_n_0_[2][8] ,\pipeline1_reg_n_0_[2][7] ,\pipeline1_reg_n_0_[2][6] ,\pipeline1_reg_n_0_[2][5] ,\pipeline1_reg_n_0_[2][4] ,\pipeline1_reg_n_0_[2][3] ,\pipeline1_reg_n_0_[2][2] ,\pipeline1_reg_n_0_[2][1] ,\pipeline1_reg_n_0_[2][0] }),
        .S({s3_0_n_14,s3_1_n_24,s3_1_n_25}),
        .dout_01_carry_0(s3_0_n_21),
        .dout_01_carry_1(s3_1_n_28),
        .dout_01_carry_10(s3_1_n_33),
        .dout_01_carry_11(s3_0_n_26),
        .dout_01_carry_12(s3_0_n_27),
        .dout_01_carry_13(s3_1_n_34),
        .dout_01_carry_14(s3_1_n_35),
        .dout_01_carry_15(s3_0_n_28),
        .dout_01_carry_2(s3_1_n_29),
        .dout_01_carry_3(s3_0_n_22),
        .dout_01_carry_4(s3_0_n_23),
        .dout_01_carry_5(s3_1_n_30),
        .dout_01_carry_6(s3_1_n_31),
        .dout_01_carry_7(s3_0_n_24),
        .dout_01_carry_8(s3_0_n_25),
        .dout_01_carry_9(s3_1_n_32),
        .dout_01_carry__0_0({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .dout_01_carry__0_1(s3_0_n_32),
        .dout_01_carry__0_10(s3_1_n_40),
        .dout_01_carry__0_11(s3_0_n_37),
        .dout_01_carry__0_12(s3_1_n_5),
        .dout_01_carry__0_2(s3_1_n_36),
        .dout_01_carry__0_3(s3_1_n_37),
        .dout_01_carry__0_4(s3_0_n_33),
        .dout_01_carry__0_5(s3_0_n_34),
        .dout_01_carry__0_6(s3_1_n_38),
        .dout_01_carry__0_7(s3_1_n_39),
        .dout_01_carry__0_8(s3_0_n_35),
        .dout_01_carry__0_9(s3_0_n_36),
        .dout_01_carry__0_i_10__2({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .dout_01_carry__0_i_4__8(s3_1_n_0),
        .dout_01_carry__0_i_4__8_0({\pipeline1_reg_n_0_[3][13] ,\pipeline1_reg_n_0_[3][12] ,\pipeline1_reg_n_0_[3][11] ,\pipeline1_reg_n_0_[3][10] ,\pipeline1_reg_n_0_[3][9] ,\pipeline1_reg_n_0_[3][8] ,\pipeline1_reg_n_0_[3][7] ,\pipeline1_reg_n_0_[3][6] ,\pipeline1_reg_n_0_[3][5] ,\pipeline1_reg_n_0_[3][4] ,\pipeline1_reg_n_0_[3][3] ,\pipeline1_reg_n_0_[3][2] ,\pipeline1_reg_n_0_[3][1] ,\pipeline1_reg_n_0_[3][0] }),
        .\pipeline1_reg[1][12] (s4_0_n_0),
        .\pipeline1_reg[2][0] (s4_0_n_5),
        .\pipeline1_reg[2][10] (s4_0_n_18),
        .\pipeline1_reg[2][11] (s4_0_n_19),
        .\pipeline1_reg[2][12] ({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .\pipeline1_reg[2][12]_0 (s4_0_n_20),
        .\pipeline1_reg[2][13] (s4_0_n_21),
        .\pipeline1_reg[2][1] (s4_0_n_6),
        .\pipeline1_reg[2][2] (s4_0_n_7),
        .\pipeline1_reg[2][3] (s4_0_n_8),
        .\pipeline1_reg[2][4] (s4_0_n_9),
        .\pipeline1_reg[2][5] (s4_0_n_10),
        .\pipeline1_reg[2][6] ({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .\pipeline1_reg[2][6]_0 (s4_0_n_11),
        .\pipeline1_reg[2][7] (s4_0_n_12),
        .\pipeline1_reg[2][8] (s4_0_n_16),
        .\pipeline1_reg[2][9] (s4_0_n_17));
  sort_30 s4_1
       (.DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .dout_01_carry__0_i_12__1({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .dout_01_carry__0_i_12__1_0({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][12] (s4_1_n_0));
  sort_31 s5
       (.CO(s5_n_0),
        .d_acc0_carry__2_i_3__0({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .d_acc0_carry__2_i_3__0_0({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .dout_01_carry__0_0({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .dout_01_carry__0_1({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}));
endmodule

(* ORIG_REF_NAME = "median_filter" *) 
module median_filter_33
   (\pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[3][13]_1 ,
    S,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    \d_acc_reg[15] ,
    DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    D,
    ifclk_out_OBUF_BUFG);
  output [2:0]\pipeline1_reg[3][13]_0 ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output [3:0]S;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input \d_acc_reg[15] ;
  input [3:0]DI;
  input [3:0]\d_acc_reg[7]_0 ;
  input [3:0]\d_acc_reg[11]_0 ;
  input [0:0]\d_acc_reg[15]_0 ;
  input \d_acc_reg[15]_1 ;
  input filter_rst;
  input [13:0]D;
  input ifclk_out_OBUF_BUFG;

  wire [13:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire \d_acc_reg[15] ;
  wire [0:0]\d_acc_reg[15]_0 ;
  wire \d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7] ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [13:0]\d_reg[0]_6 ;
  wire [13:0]\d_reg[1]_5 ;
  wire [13:0]\d_reg[2]_2 ;
  wire [13:0]\d_reg[3]_1 ;
  wire [13:0]\d_reg[4]_0 ;
  wire [13:0]din_1;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire p_0_in__0;
  wire [13:0]\pipeline1_reg[0]_9 ;
  wire [13:0]\pipeline1_reg[1]_8 ;
  wire [13:0]\pipeline1_reg[2]_7 ;
  wire [2:0]\pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire [13:0]\pipeline1_reg[3]_4 ;
  wire [13:0]\pipeline1_reg[4]_3 ;
  wire s1_0_n_0;
  wire s1_0_n_1;
  wire s1_0_n_10;
  wire s1_0_n_11;
  wire s1_0_n_12;
  wire s1_0_n_13;
  wire s1_0_n_14;
  wire s1_0_n_15;
  wire s1_0_n_16;
  wire s1_0_n_2;
  wire s1_0_n_3;
  wire s1_0_n_31;
  wire s1_0_n_32;
  wire s1_0_n_33;
  wire s1_0_n_34;
  wire s1_0_n_35;
  wire s1_0_n_36;
  wire s1_0_n_4;
  wire s1_0_n_5;
  wire s1_0_n_6;
  wire s1_0_n_7;
  wire s1_0_n_8;
  wire s1_0_n_9;
  wire s1_1_n_0;
  wire s1_1_n_1;
  wire s1_1_n_10;
  wire s1_1_n_11;
  wire s1_1_n_12;
  wire s1_1_n_13;
  wire s1_1_n_14;
  wire s1_1_n_15;
  wire s1_1_n_16;
  wire s1_1_n_17;
  wire s1_1_n_18;
  wire s1_1_n_19;
  wire s1_1_n_2;
  wire s1_1_n_20;
  wire s1_1_n_3;
  wire s1_1_n_4;
  wire s1_1_n_5;
  wire s1_1_n_6;
  wire s1_1_n_7;
  wire s1_1_n_8;
  wire s1_1_n_9;
  wire s2_0_n_0;
  wire s3_0_n_0;
  wire s3_0_n_1;
  wire s3_0_n_10;
  wire s3_0_n_11;
  wire s3_0_n_12;
  wire s3_0_n_13;
  wire s3_0_n_14;
  wire s3_0_n_15;
  wire s3_0_n_16;
  wire s3_0_n_17;
  wire s3_0_n_18;
  wire s3_0_n_19;
  wire s3_0_n_2;
  wire s3_0_n_20;
  wire s3_0_n_21;
  wire s3_0_n_22;
  wire s3_0_n_23;
  wire s3_0_n_24;
  wire s3_0_n_25;
  wire s3_0_n_26;
  wire s3_0_n_27;
  wire s3_0_n_28;
  wire s3_0_n_29;
  wire s3_0_n_3;
  wire s3_0_n_30;
  wire s3_0_n_31;
  wire s3_0_n_32;
  wire s3_0_n_33;
  wire s3_0_n_34;
  wire s3_0_n_35;
  wire s3_0_n_36;
  wire s3_0_n_37;
  wire s3_0_n_38;
  wire s3_0_n_39;
  wire s3_0_n_4;
  wire s3_0_n_40;
  wire s3_0_n_41;
  wire s3_0_n_42;
  wire s3_0_n_43;
  wire s3_0_n_5;
  wire s3_0_n_6;
  wire s3_0_n_7;
  wire s3_0_n_8;
  wire s3_0_n_9;
  wire s3_1_n_0;
  wire s3_1_n_10;
  wire s3_1_n_11;
  wire s3_1_n_12;
  wire s3_1_n_13;
  wire s3_1_n_14;
  wire s3_1_n_15;
  wire s3_1_n_16;
  wire s3_1_n_17;
  wire s3_1_n_18;
  wire s3_1_n_19;
  wire s3_1_n_20;
  wire s3_1_n_21;
  wire s3_1_n_22;
  wire s3_1_n_23;
  wire s3_1_n_24;
  wire s3_1_n_25;
  wire s3_1_n_28;
  wire s3_1_n_29;
  wire s3_1_n_30;
  wire s3_1_n_31;
  wire s3_1_n_32;
  wire s3_1_n_33;
  wire s3_1_n_34;
  wire s3_1_n_35;
  wire s3_1_n_36;
  wire s3_1_n_37;
  wire s3_1_n_38;
  wire s3_1_n_39;
  wire s3_1_n_4;
  wire s3_1_n_40;
  wire s3_1_n_41;
  wire s3_1_n_42;
  wire s3_1_n_43;
  wire s3_1_n_44;
  wire s3_1_n_45;
  wire s3_1_n_46;
  wire s3_1_n_47;
  wire s3_1_n_48;
  wire s3_1_n_49;
  wire s3_1_n_5;
  wire s3_1_n_50;
  wire s3_1_n_51;
  wire s3_1_n_52;
  wire s3_1_n_53;
  wire s3_1_n_6;
  wire s3_1_n_7;
  wire s3_1_n_8;
  wire s3_1_n_9;
  wire s4_0_n_0;
  wire s4_0_n_1;
  wire s4_0_n_10;
  wire s4_0_n_11;
  wire s4_0_n_12;
  wire s4_0_n_13;
  wire s4_0_n_14;
  wire s4_0_n_15;
  wire s4_0_n_16;
  wire s4_0_n_17;
  wire s4_0_n_18;
  wire s4_0_n_19;
  wire s4_0_n_2;
  wire s4_0_n_20;
  wire s4_0_n_21;
  wire s4_0_n_3;
  wire s4_0_n_4;
  wire s4_0_n_5;
  wire s4_0_n_6;
  wire s4_0_n_7;
  wire s4_0_n_8;
  wire s4_0_n_9;
  wire s4_1_n_0;
  wire s5_n_0;
  wire [13:0]\stage2[0]_14 ;
  wire [13:0]\stage2[1]_12 ;
  wire [13:0]\stage2[2]_13 ;
  wire [13:0]\stage2[3]_10 ;
  wire [13:0]\stage2[4]_11 ;

  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [0]),
        .Q(\d_reg[0]_6 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [10]),
        .Q(\d_reg[0]_6 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [11]),
        .Q(\d_reg[0]_6 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [12]),
        .Q(\d_reg[0]_6 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [13]),
        .Q(\d_reg[0]_6 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [1]),
        .Q(\d_reg[0]_6 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [2]),
        .Q(\d_reg[0]_6 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [3]),
        .Q(\d_reg[0]_6 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [4]),
        .Q(\d_reg[0]_6 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [5]),
        .Q(\d_reg[0]_6 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [6]),
        .Q(\d_reg[0]_6 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [7]),
        .Q(\d_reg[0]_6 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [8]),
        .Q(\d_reg[0]_6 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [9]),
        .Q(\d_reg[0]_6 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [0]),
        .Q(\d_reg[1]_5 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [10]),
        .Q(\d_reg[1]_5 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [11]),
        .Q(\d_reg[1]_5 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [12]),
        .Q(\d_reg[1]_5 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [13]),
        .Q(\d_reg[1]_5 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [1]),
        .Q(\d_reg[1]_5 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [2]),
        .Q(\d_reg[1]_5 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [3]),
        .Q(\d_reg[1]_5 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [4]),
        .Q(\d_reg[1]_5 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [5]),
        .Q(\d_reg[1]_5 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [6]),
        .Q(\d_reg[1]_5 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [7]),
        .Q(\d_reg[1]_5 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [8]),
        .Q(\d_reg[1]_5 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [9]),
        .Q(\d_reg[1]_5 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [0]),
        .Q(\d_reg[2]_2 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [10]),
        .Q(\d_reg[2]_2 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [11]),
        .Q(\d_reg[2]_2 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [12]),
        .Q(\d_reg[2]_2 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [13]),
        .Q(\d_reg[2]_2 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [1]),
        .Q(\d_reg[2]_2 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [2]),
        .Q(\d_reg[2]_2 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [3]),
        .Q(\d_reg[2]_2 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [4]),
        .Q(\d_reg[2]_2 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [5]),
        .Q(\d_reg[2]_2 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [6]),
        .Q(\d_reg[2]_2 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [7]),
        .Q(\d_reg[2]_2 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [8]),
        .Q(\d_reg[2]_2 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [9]),
        .Q(\d_reg[2]_2 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [0]),
        .Q(\d_reg[3]_1 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [10]),
        .Q(\d_reg[3]_1 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [11]),
        .Q(\d_reg[3]_1 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [12]),
        .Q(\d_reg[3]_1 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [13]),
        .Q(\d_reg[3]_1 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [1]),
        .Q(\d_reg[3]_1 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [2]),
        .Q(\d_reg[3]_1 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [3]),
        .Q(\d_reg[3]_1 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [4]),
        .Q(\d_reg[3]_1 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [5]),
        .Q(\d_reg[3]_1 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [6]),
        .Q(\d_reg[3]_1 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [7]),
        .Q(\d_reg[3]_1 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [8]),
        .Q(\d_reg[3]_1 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [9]),
        .Q(\d_reg[3]_1 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg[4]_0 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg[4]_0 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg[4]_0 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg[4]_0 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg[4]_0 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg[4]_0 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg[4]_0 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg[4]_0 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg[4]_0 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg[4]_0 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg[4]_0 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg[4]_0 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg[4]_0 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg[4]_0 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [0]),
        .Q(\pipeline1_reg[0]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [10]),
        .Q(\pipeline1_reg[0]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [11]),
        .Q(\pipeline1_reg[0]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [12]),
        .Q(\pipeline1_reg[0]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [13]),
        .Q(\pipeline1_reg[0]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [1]),
        .Q(\pipeline1_reg[0]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [2]),
        .Q(\pipeline1_reg[0]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [3]),
        .Q(\pipeline1_reg[0]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [4]),
        .Q(\pipeline1_reg[0]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [5]),
        .Q(\pipeline1_reg[0]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [6]),
        .Q(\pipeline1_reg[0]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [7]),
        .Q(\pipeline1_reg[0]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [8]),
        .Q(\pipeline1_reg[0]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [9]),
        .Q(\pipeline1_reg[0]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [0]),
        .Q(\pipeline1_reg[1]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [10]),
        .Q(\pipeline1_reg[1]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [11]),
        .Q(\pipeline1_reg[1]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [12]),
        .Q(\pipeline1_reg[1]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [13]),
        .Q(\pipeline1_reg[1]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [1]),
        .Q(\pipeline1_reg[1]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [2]),
        .Q(\pipeline1_reg[1]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [3]),
        .Q(\pipeline1_reg[1]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [4]),
        .Q(\pipeline1_reg[1]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [5]),
        .Q(\pipeline1_reg[1]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [6]),
        .Q(\pipeline1_reg[1]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [7]),
        .Q(\pipeline1_reg[1]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [8]),
        .Q(\pipeline1_reg[1]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [9]),
        .Q(\pipeline1_reg[1]_8 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [0]),
        .Q(\pipeline1_reg[2]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [10]),
        .Q(\pipeline1_reg[2]_7 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [11]),
        .Q(\pipeline1_reg[2]_7 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [12]),
        .Q(\pipeline1_reg[2]_7 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [13]),
        .Q(\pipeline1_reg[2]_7 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [1]),
        .Q(\pipeline1_reg[2]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [2]),
        .Q(\pipeline1_reg[2]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [3]),
        .Q(\pipeline1_reg[2]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [4]),
        .Q(\pipeline1_reg[2]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [5]),
        .Q(\pipeline1_reg[2]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [6]),
        .Q(\pipeline1_reg[2]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [7]),
        .Q(\pipeline1_reg[2]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [8]),
        .Q(\pipeline1_reg[2]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [9]),
        .Q(\pipeline1_reg[2]_7 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [0]),
        .Q(\pipeline1_reg[3]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [10]),
        .Q(\pipeline1_reg[3]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [11]),
        .Q(\pipeline1_reg[3]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [12]),
        .Q(\pipeline1_reg[3]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [13]),
        .Q(\pipeline1_reg[3]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [1]),
        .Q(\pipeline1_reg[3]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [2]),
        .Q(\pipeline1_reg[3]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [3]),
        .Q(\pipeline1_reg[3]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [4]),
        .Q(\pipeline1_reg[3]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [5]),
        .Q(\pipeline1_reg[3]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [6]),
        .Q(\pipeline1_reg[3]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [7]),
        .Q(\pipeline1_reg[3]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [8]),
        .Q(\pipeline1_reg[3]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [9]),
        .Q(\pipeline1_reg[3]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [0]),
        .Q(\pipeline1_reg[4]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [10]),
        .Q(\pipeline1_reg[4]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [11]),
        .Q(\pipeline1_reg[4]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [12]),
        .Q(\pipeline1_reg[4]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [13]),
        .Q(\pipeline1_reg[4]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [1]),
        .Q(\pipeline1_reg[4]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [2]),
        .Q(\pipeline1_reg[4]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [3]),
        .Q(\pipeline1_reg[4]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [4]),
        .Q(\pipeline1_reg[4]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [5]),
        .Q(\pipeline1_reg[4]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [6]),
        .Q(\pipeline1_reg[4]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [7]),
        .Q(\pipeline1_reg[4]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [8]),
        .Q(\pipeline1_reg[4]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [9]),
        .Q(\pipeline1_reg[4]_3 [9]),
        .R(1'b0));
  sort_34 s1_0
       (.CO(s1_0_n_0),
        .D(\stage2[2]_13 ),
        .DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .Q(\d_reg[0]_6 ),
        .S(s1_0_n_14),
        .\d_reg[0][0] (s1_0_n_31),
        .\d_reg[0][10] (s1_0_n_36),
        .\d_reg[0][11] (s1_0_n_13),
        .\d_reg[0][12] (s1_0_n_15),
        .\d_reg[0][13] (s1_0_n_16),
        .\d_reg[0][1] (s1_0_n_5),
        .\d_reg[0][2] (s1_0_n_32),
        .\d_reg[0][3] (s1_0_n_6),
        .\d_reg[0][4] (s1_0_n_33),
        .\d_reg[0][5] (s1_0_n_7),
        .\d_reg[0][6] (s1_0_n_34),
        .\d_reg[0][7] (s1_0_n_8),
        .\d_reg[0][8] (s1_0_n_35),
        .\d_reg[0][9] (s1_0_n_12),
        .\d_reg[1][12] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}),
        .\d_reg[1][13] (\stage2[0]_14 ),
        .din_1(din_1),
        .dout_01_carry__0_i_4__12_0(\d_reg[3]_1 [13:12]),
        .dout_01_carry__0_i_4__12_1(\d_reg[2]_2 [13:12]),
        .dout_01_carry__0_i_4__12_2(s1_1_n_0),
        .\pipeline1_reg[2][0] (s2_0_n_0),
        .\pipeline1_reg[2][13] (\d_reg[1]_5 ));
  sort_35 s1_1
       (.CO(s1_0_n_0),
        .D(\stage2[3]_10 ),
        .DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .Q(\d_reg[2]_2 ),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[2][12] (s1_1_n_0),
        .\d_reg[2][12]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}),
        .\d_reg[2][13] (\stage2[4]_11 ),
        .\d_reg[3][10] ({s1_1_n_19,s1_1_n_20}),
        .\d_reg[3][12] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\d_reg[3][13] (\stage2[1]_12 ),
        .\d_reg[3][6] ({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .din_1(din_1),
        .dout_01_carry__0_i_5__12_0({\d_reg[1]_5 [11],\d_reg[1]_5 [9],\d_reg[1]_5 [7],\d_reg[1]_5 [5],\d_reg[1]_5 [3],\d_reg[1]_5 [1]}),
        .dout_01_carry__0_i_5__12_1({\d_reg[0]_6 [11],\d_reg[0]_6 [9],\d_reg[0]_6 [7],\d_reg[0]_6 [5],\d_reg[0]_6 [3],\d_reg[0]_6 [1]}),
        .\pipeline1_reg[1][0] (s1_0_n_31),
        .\pipeline1_reg[1][0]_0 (s2_0_n_0),
        .\pipeline1_reg[1][10] (s1_0_n_36),
        .\pipeline1_reg[1][11] (s1_0_n_13),
        .\pipeline1_reg[1][12] (s1_0_n_15),
        .\pipeline1_reg[1][13] (s1_0_n_16),
        .\pipeline1_reg[1][1] (s1_0_n_5),
        .\pipeline1_reg[1][2] (s1_0_n_32),
        .\pipeline1_reg[1][3] (s1_0_n_6),
        .\pipeline1_reg[1][4] (s1_0_n_33),
        .\pipeline1_reg[1][5] (s1_0_n_7),
        .\pipeline1_reg[1][6] (s1_0_n_34),
        .\pipeline1_reg[1][7] (s1_0_n_8),
        .\pipeline1_reg[1][8] (s1_0_n_35),
        .\pipeline1_reg[1][9] (s1_0_n_12),
        .\pipeline1_reg[3][0] (p_0_in__0),
        .\pipeline1_reg[3][13] (\d_reg[3]_1 ),
        .\pipeline1_reg[3][13]_0 (\d_reg[4]_0 ));
  sort_36 s2_0
       (.DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .S({s1_0_n_14,s1_1_n_19,s1_1_n_20}),
        .\d_reg[1][12] (s2_0_n_0),
        .dout_01_carry__0_0({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\pipeline1_reg[1][0] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}));
  sort_37 s2_1
       (.DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[3][12] (p_0_in__0),
        .\pipeline1_reg[3][0] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\pipeline1_reg[3][0]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}));
  sort_38 s3_0
       (.CO(s3_0_n_0),
        .DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q(\pipeline1_reg[0]_9 ),
        .S(s3_0_n_14),
        .d_acc0_carry__2_i_3(\pipeline1_reg[1]_8 ),
        .dout_01_carry_0(s3_1_n_41),
        .dout_01_carry_1(s3_1_n_42),
        .dout_01_carry_10(s4_0_n_6),
        .dout_01_carry_11(s3_1_n_29),
        .dout_01_carry_12(s4_0_n_7),
        .dout_01_carry_13(s3_1_n_30),
        .dout_01_carry_14(s4_0_n_8),
        .dout_01_carry_15(s3_1_n_31),
        .dout_01_carry_16(s4_0_n_9),
        .dout_01_carry_17(s3_1_n_32),
        .dout_01_carry_18(s4_0_n_10),
        .dout_01_carry_19(s3_1_n_33),
        .dout_01_carry_2(s3_1_n_43),
        .dout_01_carry_20(s4_0_n_11),
        .dout_01_carry_21(s3_1_n_34),
        .dout_01_carry_22(s4_0_n_12),
        .dout_01_carry_23(s3_1_n_35),
        .dout_01_carry_3(s3_1_n_44),
        .dout_01_carry_4(s3_1_n_45),
        .dout_01_carry_5(s3_1_n_46),
        .dout_01_carry_6(s3_1_n_47),
        .dout_01_carry_7(s3_1_n_48),
        .dout_01_carry_8(s4_0_n_5),
        .dout_01_carry_9(s3_1_n_28),
        .dout_01_carry__0_0(s3_1_n_49),
        .dout_01_carry__0_1(s3_1_n_50),
        .dout_01_carry__0_10(s4_0_n_18),
        .dout_01_carry__0_11(s3_1_n_38),
        .dout_01_carry__0_12(s4_0_n_19),
        .dout_01_carry__0_13(s3_1_n_39),
        .dout_01_carry__0_14(s4_0_n_20),
        .dout_01_carry__0_15(s3_1_n_40),
        .dout_01_carry__0_16(s3_1_n_5),
        .dout_01_carry__0_17(s4_0_n_21),
        .dout_01_carry__0_2(s3_1_n_51),
        .dout_01_carry__0_3(s3_1_n_52),
        .dout_01_carry__0_4(s3_1_n_53),
        .dout_01_carry__0_5(s3_1_n_4),
        .dout_01_carry__0_6(s4_0_n_16),
        .dout_01_carry__0_7(s3_1_n_36),
        .dout_01_carry__0_8(s4_0_n_17),
        .dout_01_carry__0_9(s3_1_n_37),
        .dout_01_carry__0_i_1__3(s4_0_n_0),
        .dout_01_carry__0_i_4__2_0(\pipeline1_reg[3]_4 [13:12]),
        .dout_01_carry__0_i_4__2_1(\pipeline1_reg[2]_7 [13:12]),
        .dout_01_carry__0_i_4__2_2(s3_1_n_0),
        .\pipeline1_reg[0][0] (s3_0_n_38),
        .\pipeline1_reg[0][10] (s3_0_n_43),
        .\pipeline1_reg[0][11] (s3_0_n_13),
        .\pipeline1_reg[0][12] (s3_0_n_15),
        .\pipeline1_reg[0][13] (s3_0_n_16),
        .\pipeline1_reg[0][1] (s3_0_n_5),
        .\pipeline1_reg[0][2] (s3_0_n_39),
        .\pipeline1_reg[0][3] (s3_0_n_6),
        .\pipeline1_reg[0][4] (s3_0_n_40),
        .\pipeline1_reg[0][5] (s3_0_n_7),
        .\pipeline1_reg[0][6] (s3_0_n_41),
        .\pipeline1_reg[0][7] (s3_0_n_8),
        .\pipeline1_reg[0][8] (s3_0_n_42),
        .\pipeline1_reg[0][9] (s3_0_n_12),
        .\pipeline1_reg[1][0] (s3_0_n_21),
        .\pipeline1_reg[1][10] (s3_0_n_34),
        .\pipeline1_reg[1][11] (s3_0_n_35),
        .\pipeline1_reg[1][12] ({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .\pipeline1_reg[1][12]_0 ({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .\pipeline1_reg[1][12]_1 (s3_0_n_36),
        .\pipeline1_reg[1][13] (s3_0_n_37),
        .\pipeline1_reg[1][1] (s3_0_n_22),
        .\pipeline1_reg[1][2] (s3_0_n_23),
        .\pipeline1_reg[1][3] (s3_0_n_24),
        .\pipeline1_reg[1][4] (s3_0_n_25),
        .\pipeline1_reg[1][5] (s3_0_n_26),
        .\pipeline1_reg[1][6] ({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}),
        .\pipeline1_reg[1][6]_0 (s3_0_n_27),
        .\pipeline1_reg[1][7] (s3_0_n_28),
        .\pipeline1_reg[1][8] (s3_0_n_32),
        .\pipeline1_reg[1][9] (s3_0_n_33));
  sort_39 s3_1
       (.CO(s5_n_0),
        .DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .Q(\pipeline1_reg[2]_7 ),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .\d_acc_reg[11] (\d_acc_reg[11] ),
        .\d_acc_reg[11]_0 (s3_0_n_42),
        .\d_acc_reg[11]_1 (s3_0_n_43),
        .\d_acc_reg[11]_2 (\d_acc_reg[11]_0 ),
        .\d_acc_reg[11]_3 (s3_0_n_12),
        .\d_acc_reg[11]_4 (s3_0_n_13),
        .\d_acc_reg[15] (s3_0_n_16),
        .\d_acc_reg[15]_0 (\d_acc_reg[15] ),
        .\d_acc_reg[15]_1 (\d_acc_reg[15]_0 ),
        .\d_acc_reg[15]_2 (s3_0_n_15),
        .\d_acc_reg[15]_3 (\d_acc_reg[15]_1 ),
        .\d_acc_reg[3] (S),
        .\d_acc_reg[3]_0 (s4_0_n_0),
        .\d_acc_reg[3]_1 (s3_0_n_38),
        .\d_acc_reg[3]_2 (s3_0_n_39),
        .\d_acc_reg[3]_3 (DI),
        .\d_acc_reg[3]_4 (s3_0_n_5),
        .\d_acc_reg[3]_5 (s3_0_n_6),
        .\d_acc_reg[7] (\d_acc_reg[7] ),
        .\d_acc_reg[7]_0 (s3_0_n_40),
        .\d_acc_reg[7]_1 (s3_0_n_41),
        .\d_acc_reg[7]_2 (\d_acc_reg[7]_0 ),
        .\d_acc_reg[7]_3 (s3_0_n_7),
        .\d_acc_reg[7]_4 (s3_0_n_8),
        .dout_01_carry__0_i_1__2(\pipeline1_reg[3]_4 ),
        .dout_01_carry__0_i_4__3(\pipeline1_reg[4]_3 ),
        .dout_01_carry__0_i_4__3_0(s4_1_n_0),
        .dout_01_carry__0_i_5__2_0(s3_0_n_0),
        .dout_01_carry__0_i_5__2_1({\pipeline1_reg[1]_8 [11],\pipeline1_reg[1]_8 [9],\pipeline1_reg[1]_8 [7],\pipeline1_reg[1]_8 [5],\pipeline1_reg[1]_8 [3],\pipeline1_reg[1]_8 [1]}),
        .dout_01_carry__0_i_5__2_2({\pipeline1_reg[0]_9 [11],\pipeline1_reg[0]_9 [9],\pipeline1_reg[0]_9 [7],\pipeline1_reg[0]_9 [5],\pipeline1_reg[0]_9 [3],\pipeline1_reg[0]_9 [1]}),
        .\pipeline1_reg[2][12] (s3_1_n_0),
        .\pipeline1_reg[2][12]_0 ({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][0] (s3_1_n_41),
        .\pipeline1_reg[3][10] ({s3_1_n_24,s3_1_n_25}),
        .\pipeline1_reg[3][10]_0 (s3_1_n_51),
        .\pipeline1_reg[3][11] (s3_1_n_52),
        .\pipeline1_reg[3][12] ({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .\pipeline1_reg[3][12]_0 (s3_1_n_53),
        .\pipeline1_reg[3][13] (\pipeline1_reg[3][13]_0 ),
        .\pipeline1_reg[3][13]_0 (s3_1_n_4),
        .\pipeline1_reg[3][13]_1 (\pipeline1_reg[3][13]_1 ),
        .\pipeline1_reg[3][1] (s3_1_n_42),
        .\pipeline1_reg[3][2] (s3_1_n_43),
        .\pipeline1_reg[3][3] (s3_1_n_44),
        .\pipeline1_reg[3][4] (s3_1_n_45),
        .\pipeline1_reg[3][5] (s3_1_n_46),
        .\pipeline1_reg[3][6] ({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .\pipeline1_reg[3][6]_0 (s3_1_n_47),
        .\pipeline1_reg[3][7] (s3_1_n_48),
        .\pipeline1_reg[3][8] (s3_1_n_49),
        .\pipeline1_reg[3][9] (s3_1_n_50),
        .\pipeline1_reg[4][0] (s3_1_n_28),
        .\pipeline1_reg[4][10] (s3_1_n_38),
        .\pipeline1_reg[4][11] (s3_1_n_39),
        .\pipeline1_reg[4][12] (s3_1_n_40),
        .\pipeline1_reg[4][13] (s3_1_n_5),
        .\pipeline1_reg[4][1] (s3_1_n_29),
        .\pipeline1_reg[4][2] (s3_1_n_30),
        .\pipeline1_reg[4][3] (s3_1_n_31),
        .\pipeline1_reg[4][4] (s3_1_n_32),
        .\pipeline1_reg[4][5] (s3_1_n_33),
        .\pipeline1_reg[4][6] (s3_1_n_34),
        .\pipeline1_reg[4][7] (s3_1_n_35),
        .\pipeline1_reg[4][8] (s3_1_n_36),
        .\pipeline1_reg[4][9] (s3_1_n_37));
  sort_40 s4_0
       (.DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q(\pipeline1_reg[2]_7 ),
        .S({s3_0_n_14,s3_1_n_24,s3_1_n_25}),
        .dout_01_carry_0(s3_0_n_21),
        .dout_01_carry_1(s3_1_n_28),
        .dout_01_carry_10(s3_1_n_33),
        .dout_01_carry_11(s3_0_n_26),
        .dout_01_carry_12(s3_0_n_27),
        .dout_01_carry_13(s3_1_n_34),
        .dout_01_carry_14(s3_1_n_35),
        .dout_01_carry_15(s3_0_n_28),
        .dout_01_carry_2(s3_1_n_29),
        .dout_01_carry_3(s3_0_n_22),
        .dout_01_carry_4(s3_0_n_23),
        .dout_01_carry_5(s3_1_n_30),
        .dout_01_carry_6(s3_1_n_31),
        .dout_01_carry_7(s3_0_n_24),
        .dout_01_carry_8(s3_0_n_25),
        .dout_01_carry_9(s3_1_n_32),
        .dout_01_carry__0_0({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .dout_01_carry__0_1(s3_0_n_32),
        .dout_01_carry__0_10(s3_1_n_40),
        .dout_01_carry__0_11(s3_0_n_37),
        .dout_01_carry__0_12(s3_1_n_5),
        .dout_01_carry__0_2(s3_1_n_36),
        .dout_01_carry__0_3(s3_1_n_37),
        .dout_01_carry__0_4(s3_0_n_33),
        .dout_01_carry__0_5(s3_0_n_34),
        .dout_01_carry__0_6(s3_1_n_38),
        .dout_01_carry__0_7(s3_1_n_39),
        .dout_01_carry__0_8(s3_0_n_35),
        .dout_01_carry__0_9(s3_0_n_36),
        .dout_01_carry__0_i_10__0({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .dout_01_carry__0_i_4__3(s3_1_n_0),
        .dout_01_carry__0_i_4__3_0(\pipeline1_reg[3]_4 ),
        .\pipeline1_reg[1][12] (s4_0_n_0),
        .\pipeline1_reg[2][0] (s4_0_n_5),
        .\pipeline1_reg[2][10] (s4_0_n_18),
        .\pipeline1_reg[2][11] (s4_0_n_19),
        .\pipeline1_reg[2][12] ({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .\pipeline1_reg[2][12]_0 (s4_0_n_20),
        .\pipeline1_reg[2][13] (s4_0_n_21),
        .\pipeline1_reg[2][1] (s4_0_n_6),
        .\pipeline1_reg[2][2] (s4_0_n_7),
        .\pipeline1_reg[2][3] (s4_0_n_8),
        .\pipeline1_reg[2][4] (s4_0_n_9),
        .\pipeline1_reg[2][5] (s4_0_n_10),
        .\pipeline1_reg[2][6] ({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .\pipeline1_reg[2][6]_0 (s4_0_n_11),
        .\pipeline1_reg[2][7] (s4_0_n_12),
        .\pipeline1_reg[2][8] (s4_0_n_16),
        .\pipeline1_reg[2][9] (s4_0_n_17));
  sort_41 s4_1
       (.DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .dout_01_carry__0_i_12({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .dout_01_carry__0_i_12_0({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][12] (s4_1_n_0));
  sort_42 s5
       (.CO(s5_n_0),
        .d_acc0_carry__2_i_3({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .d_acc0_carry__2_i_3_0({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .dout_01_carry__0_0({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .dout_01_carry__0_1({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}));
endmodule

(* ORIG_REF_NAME = "median_filter" *) 
module median_filter_9
   (\pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[3][13]_1 ,
    S,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    \d_acc_reg[15] ,
    DI,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[15]_0 ,
    \d_acc_reg[15]_1 ,
    filter_rst,
    D,
    ifclk_out_OBUF_BUFG);
  output [2:0]\pipeline1_reg[3][13]_0 ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output [3:0]S;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input \d_acc_reg[15] ;
  input [3:0]DI;
  input [3:0]\d_acc_reg[7]_0 ;
  input [3:0]\d_acc_reg[11]_0 ;
  input [0:0]\d_acc_reg[15]_0 ;
  input \d_acc_reg[15]_1 ;
  input filter_rst;
  input [13:0]D;
  input ifclk_out_OBUF_BUFG;

  wire [13:0]D;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire [3:0]\d_acc_reg[11]_0 ;
  wire \d_acc_reg[15] ;
  wire [0:0]\d_acc_reg[15]_0 ;
  wire \d_acc_reg[15]_1 ;
  wire [3:0]\d_acc_reg[7] ;
  wire [3:0]\d_acc_reg[7]_0 ;
  wire [13:0]\d_reg[0]_6 ;
  wire [13:0]\d_reg[1]_5 ;
  wire [13:0]\d_reg[2]_2 ;
  wire [13:0]\d_reg[3]_1 ;
  wire [13:0]\d_reg[4]_0 ;
  wire [13:0]din_1;
  wire filter_rst;
  wire ifclk_out_OBUF_BUFG;
  wire p_0_in__0;
  wire [13:0]\pipeline1_reg[0]_9 ;
  wire [13:0]\pipeline1_reg[1]_8 ;
  wire [13:0]\pipeline1_reg[2]_7 ;
  wire [2:0]\pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire [13:0]\pipeline1_reg[3]_4 ;
  wire [13:0]\pipeline1_reg[4]_3 ;
  wire s1_0_n_0;
  wire s1_0_n_1;
  wire s1_0_n_10;
  wire s1_0_n_11;
  wire s1_0_n_12;
  wire s1_0_n_13;
  wire s1_0_n_14;
  wire s1_0_n_15;
  wire s1_0_n_16;
  wire s1_0_n_2;
  wire s1_0_n_3;
  wire s1_0_n_31;
  wire s1_0_n_32;
  wire s1_0_n_33;
  wire s1_0_n_34;
  wire s1_0_n_35;
  wire s1_0_n_36;
  wire s1_0_n_4;
  wire s1_0_n_5;
  wire s1_0_n_6;
  wire s1_0_n_7;
  wire s1_0_n_8;
  wire s1_0_n_9;
  wire s1_1_n_0;
  wire s1_1_n_1;
  wire s1_1_n_10;
  wire s1_1_n_11;
  wire s1_1_n_12;
  wire s1_1_n_13;
  wire s1_1_n_14;
  wire s1_1_n_15;
  wire s1_1_n_16;
  wire s1_1_n_17;
  wire s1_1_n_18;
  wire s1_1_n_19;
  wire s1_1_n_2;
  wire s1_1_n_20;
  wire s1_1_n_3;
  wire s1_1_n_4;
  wire s1_1_n_5;
  wire s1_1_n_6;
  wire s1_1_n_7;
  wire s1_1_n_8;
  wire s1_1_n_9;
  wire s2_0_n_0;
  wire s3_0_n_0;
  wire s3_0_n_1;
  wire s3_0_n_10;
  wire s3_0_n_11;
  wire s3_0_n_12;
  wire s3_0_n_13;
  wire s3_0_n_14;
  wire s3_0_n_15;
  wire s3_0_n_16;
  wire s3_0_n_17;
  wire s3_0_n_18;
  wire s3_0_n_19;
  wire s3_0_n_2;
  wire s3_0_n_20;
  wire s3_0_n_21;
  wire s3_0_n_22;
  wire s3_0_n_23;
  wire s3_0_n_24;
  wire s3_0_n_25;
  wire s3_0_n_26;
  wire s3_0_n_27;
  wire s3_0_n_28;
  wire s3_0_n_29;
  wire s3_0_n_3;
  wire s3_0_n_30;
  wire s3_0_n_31;
  wire s3_0_n_32;
  wire s3_0_n_33;
  wire s3_0_n_34;
  wire s3_0_n_35;
  wire s3_0_n_36;
  wire s3_0_n_37;
  wire s3_0_n_38;
  wire s3_0_n_39;
  wire s3_0_n_4;
  wire s3_0_n_40;
  wire s3_0_n_41;
  wire s3_0_n_42;
  wire s3_0_n_43;
  wire s3_0_n_5;
  wire s3_0_n_6;
  wire s3_0_n_7;
  wire s3_0_n_8;
  wire s3_0_n_9;
  wire s3_1_n_0;
  wire s3_1_n_10;
  wire s3_1_n_11;
  wire s3_1_n_12;
  wire s3_1_n_13;
  wire s3_1_n_14;
  wire s3_1_n_15;
  wire s3_1_n_16;
  wire s3_1_n_17;
  wire s3_1_n_18;
  wire s3_1_n_19;
  wire s3_1_n_20;
  wire s3_1_n_21;
  wire s3_1_n_22;
  wire s3_1_n_23;
  wire s3_1_n_24;
  wire s3_1_n_25;
  wire s3_1_n_28;
  wire s3_1_n_29;
  wire s3_1_n_30;
  wire s3_1_n_31;
  wire s3_1_n_32;
  wire s3_1_n_33;
  wire s3_1_n_34;
  wire s3_1_n_35;
  wire s3_1_n_36;
  wire s3_1_n_37;
  wire s3_1_n_38;
  wire s3_1_n_39;
  wire s3_1_n_4;
  wire s3_1_n_40;
  wire s3_1_n_41;
  wire s3_1_n_42;
  wire s3_1_n_43;
  wire s3_1_n_44;
  wire s3_1_n_45;
  wire s3_1_n_46;
  wire s3_1_n_47;
  wire s3_1_n_48;
  wire s3_1_n_49;
  wire s3_1_n_5;
  wire s3_1_n_50;
  wire s3_1_n_51;
  wire s3_1_n_52;
  wire s3_1_n_53;
  wire s3_1_n_6;
  wire s3_1_n_7;
  wire s3_1_n_8;
  wire s3_1_n_9;
  wire s4_0_n_0;
  wire s4_0_n_1;
  wire s4_0_n_10;
  wire s4_0_n_11;
  wire s4_0_n_12;
  wire s4_0_n_13;
  wire s4_0_n_14;
  wire s4_0_n_15;
  wire s4_0_n_16;
  wire s4_0_n_17;
  wire s4_0_n_18;
  wire s4_0_n_19;
  wire s4_0_n_2;
  wire s4_0_n_20;
  wire s4_0_n_21;
  wire s4_0_n_3;
  wire s4_0_n_4;
  wire s4_0_n_5;
  wire s4_0_n_6;
  wire s4_0_n_7;
  wire s4_0_n_8;
  wire s4_0_n_9;
  wire s4_1_n_0;
  wire s5_n_0;
  wire [13:0]\stage2[0]_14 ;
  wire [13:0]\stage2[1]_12 ;
  wire [13:0]\stage2[2]_13 ;
  wire [13:0]\stage2[3]_10 ;
  wire [13:0]\stage2[4]_11 ;

  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [0]),
        .Q(\d_reg[0]_6 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [10]),
        .Q(\d_reg[0]_6 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [11]),
        .Q(\d_reg[0]_6 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [12]),
        .Q(\d_reg[0]_6 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [13]),
        .Q(\d_reg[0]_6 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [1]),
        .Q(\d_reg[0]_6 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [2]),
        .Q(\d_reg[0]_6 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [3]),
        .Q(\d_reg[0]_6 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [4]),
        .Q(\d_reg[0]_6 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [5]),
        .Q(\d_reg[0]_6 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [6]),
        .Q(\d_reg[0]_6 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [7]),
        .Q(\d_reg[0]_6 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [8]),
        .Q(\d_reg[0]_6 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[1]_5 [9]),
        .Q(\d_reg[0]_6 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [0]),
        .Q(\d_reg[1]_5 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [10]),
        .Q(\d_reg[1]_5 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [11]),
        .Q(\d_reg[1]_5 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [12]),
        .Q(\d_reg[1]_5 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [13]),
        .Q(\d_reg[1]_5 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [1]),
        .Q(\d_reg[1]_5 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [2]),
        .Q(\d_reg[1]_5 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [3]),
        .Q(\d_reg[1]_5 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [4]),
        .Q(\d_reg[1]_5 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [5]),
        .Q(\d_reg[1]_5 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [6]),
        .Q(\d_reg[1]_5 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [7]),
        .Q(\d_reg[1]_5 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [8]),
        .Q(\d_reg[1]_5 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[2]_2 [9]),
        .Q(\d_reg[1]_5 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [0]),
        .Q(\d_reg[2]_2 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [10]),
        .Q(\d_reg[2]_2 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [11]),
        .Q(\d_reg[2]_2 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [12]),
        .Q(\d_reg[2]_2 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [13]),
        .Q(\d_reg[2]_2 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [1]),
        .Q(\d_reg[2]_2 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [2]),
        .Q(\d_reg[2]_2 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [3]),
        .Q(\d_reg[2]_2 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [4]),
        .Q(\d_reg[2]_2 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [5]),
        .Q(\d_reg[2]_2 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [6]),
        .Q(\d_reg[2]_2 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [7]),
        .Q(\d_reg[2]_2 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [8]),
        .Q(\d_reg[2]_2 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[3]_1 [9]),
        .Q(\d_reg[2]_2 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [0]),
        .Q(\d_reg[3]_1 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [10]),
        .Q(\d_reg[3]_1 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [11]),
        .Q(\d_reg[3]_1 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [12]),
        .Q(\d_reg[3]_1 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [13]),
        .Q(\d_reg[3]_1 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [1]),
        .Q(\d_reg[3]_1 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [2]),
        .Q(\d_reg[3]_1 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [3]),
        .Q(\d_reg[3]_1 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [4]),
        .Q(\d_reg[3]_1 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [5]),
        .Q(\d_reg[3]_1 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [6]),
        .Q(\d_reg[3]_1 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [7]),
        .Q(\d_reg[3]_1 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [8]),
        .Q(\d_reg[3]_1 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\d_reg[4]_0 [9]),
        .Q(\d_reg[3]_1 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg[4]_0 [0]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg[4]_0 [10]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg[4]_0 [11]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg[4]_0 [12]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg[4]_0 [13]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg[4]_0 [1]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg[4]_0 [2]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg[4]_0 [3]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg[4]_0 [4]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg[4]_0 [5]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg[4]_0 [6]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg[4]_0 [7]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg[4]_0 [8]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \d_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg[4]_0 [9]),
        .R(filter_rst));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [0]),
        .Q(\pipeline1_reg[0]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [10]),
        .Q(\pipeline1_reg[0]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [11]),
        .Q(\pipeline1_reg[0]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [12]),
        .Q(\pipeline1_reg[0]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [13]),
        .Q(\pipeline1_reg[0]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [1]),
        .Q(\pipeline1_reg[0]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [2]),
        .Q(\pipeline1_reg[0]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [3]),
        .Q(\pipeline1_reg[0]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [4]),
        .Q(\pipeline1_reg[0]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [5]),
        .Q(\pipeline1_reg[0]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [6]),
        .Q(\pipeline1_reg[0]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [7]),
        .Q(\pipeline1_reg[0]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [8]),
        .Q(\pipeline1_reg[0]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[0][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[0]_14 [9]),
        .Q(\pipeline1_reg[0]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [0]),
        .Q(\pipeline1_reg[1]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [10]),
        .Q(\pipeline1_reg[1]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [11]),
        .Q(\pipeline1_reg[1]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [12]),
        .Q(\pipeline1_reg[1]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [13]),
        .Q(\pipeline1_reg[1]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [1]),
        .Q(\pipeline1_reg[1]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [2]),
        .Q(\pipeline1_reg[1]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [3]),
        .Q(\pipeline1_reg[1]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [4]),
        .Q(\pipeline1_reg[1]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [5]),
        .Q(\pipeline1_reg[1]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [6]),
        .Q(\pipeline1_reg[1]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [7]),
        .Q(\pipeline1_reg[1]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [8]),
        .Q(\pipeline1_reg[1]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[1][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[1]_12 [9]),
        .Q(\pipeline1_reg[1]_8 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [0]),
        .Q(\pipeline1_reg[2]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [10]),
        .Q(\pipeline1_reg[2]_7 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [11]),
        .Q(\pipeline1_reg[2]_7 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [12]),
        .Q(\pipeline1_reg[2]_7 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [13]),
        .Q(\pipeline1_reg[2]_7 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [1]),
        .Q(\pipeline1_reg[2]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [2]),
        .Q(\pipeline1_reg[2]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [3]),
        .Q(\pipeline1_reg[2]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [4]),
        .Q(\pipeline1_reg[2]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [5]),
        .Q(\pipeline1_reg[2]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [6]),
        .Q(\pipeline1_reg[2]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [7]),
        .Q(\pipeline1_reg[2]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [8]),
        .Q(\pipeline1_reg[2]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[2][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[2]_13 [9]),
        .Q(\pipeline1_reg[2]_7 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [0]),
        .Q(\pipeline1_reg[3]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [10]),
        .Q(\pipeline1_reg[3]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [11]),
        .Q(\pipeline1_reg[3]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [12]),
        .Q(\pipeline1_reg[3]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [13]),
        .Q(\pipeline1_reg[3]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [1]),
        .Q(\pipeline1_reg[3]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [2]),
        .Q(\pipeline1_reg[3]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [3]),
        .Q(\pipeline1_reg[3]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [4]),
        .Q(\pipeline1_reg[3]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [5]),
        .Q(\pipeline1_reg[3]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [6]),
        .Q(\pipeline1_reg[3]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [7]),
        .Q(\pipeline1_reg[3]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [8]),
        .Q(\pipeline1_reg[3]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[3][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[3]_10 [9]),
        .Q(\pipeline1_reg[3]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [0]),
        .Q(\pipeline1_reg[4]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [10]),
        .Q(\pipeline1_reg[4]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [11]),
        .Q(\pipeline1_reg[4]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [12]),
        .Q(\pipeline1_reg[4]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [13]),
        .Q(\pipeline1_reg[4]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [1]),
        .Q(\pipeline1_reg[4]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [2]),
        .Q(\pipeline1_reg[4]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [3]),
        .Q(\pipeline1_reg[4]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [4]),
        .Q(\pipeline1_reg[4]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [5]),
        .Q(\pipeline1_reg[4]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [6]),
        .Q(\pipeline1_reg[4]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [7]),
        .Q(\pipeline1_reg[4]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [8]),
        .Q(\pipeline1_reg[4]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipeline1_reg[4][9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\stage2[4]_11 [9]),
        .Q(\pipeline1_reg[4]_3 [9]),
        .R(1'b0));
  sort_10 s1_0
       (.CO(s1_0_n_0),
        .D(\stage2[2]_13 ),
        .DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .Q(\d_reg[0]_6 ),
        .S(s1_0_n_14),
        .\d_reg[0][0] (s1_0_n_31),
        .\d_reg[0][10] (s1_0_n_36),
        .\d_reg[0][11] (s1_0_n_13),
        .\d_reg[0][12] (s1_0_n_15),
        .\d_reg[0][13] (s1_0_n_16),
        .\d_reg[0][1] (s1_0_n_5),
        .\d_reg[0][2] (s1_0_n_32),
        .\d_reg[0][3] (s1_0_n_6),
        .\d_reg[0][4] (s1_0_n_33),
        .\d_reg[0][5] (s1_0_n_7),
        .\d_reg[0][6] (s1_0_n_34),
        .\d_reg[0][7] (s1_0_n_8),
        .\d_reg[0][8] (s1_0_n_35),
        .\d_reg[0][9] (s1_0_n_12),
        .\d_reg[1][12] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}),
        .\d_reg[1][13] (\stage2[0]_14 ),
        .din_1(din_1),
        .dout_01_carry__0_i_4__30_0(\d_reg[3]_1 [13:12]),
        .dout_01_carry__0_i_4__30_1(\d_reg[2]_2 [13:12]),
        .dout_01_carry__0_i_4__30_2(s1_1_n_0),
        .\pipeline1_reg[2][0] (s2_0_n_0),
        .\pipeline1_reg[2][13] (\d_reg[1]_5 ));
  sort_11 s1_1
       (.CO(s1_0_n_0),
        .D(\stage2[3]_10 ),
        .DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .Q(\d_reg[2]_2 ),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[2][12] (s1_1_n_0),
        .\d_reg[2][12]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}),
        .\d_reg[2][13] (\stage2[4]_11 ),
        .\d_reg[3][10] ({s1_1_n_19,s1_1_n_20}),
        .\d_reg[3][12] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\d_reg[3][13] (\stage2[1]_12 ),
        .\d_reg[3][6] ({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .din_1(din_1),
        .dout_01_carry__0_i_5__30_0({\d_reg[1]_5 [11],\d_reg[1]_5 [9],\d_reg[1]_5 [7],\d_reg[1]_5 [5],\d_reg[1]_5 [3],\d_reg[1]_5 [1]}),
        .dout_01_carry__0_i_5__30_1({\d_reg[0]_6 [11],\d_reg[0]_6 [9],\d_reg[0]_6 [7],\d_reg[0]_6 [5],\d_reg[0]_6 [3],\d_reg[0]_6 [1]}),
        .\pipeline1_reg[1][0] (s1_0_n_31),
        .\pipeline1_reg[1][0]_0 (s2_0_n_0),
        .\pipeline1_reg[1][10] (s1_0_n_36),
        .\pipeline1_reg[1][11] (s1_0_n_13),
        .\pipeline1_reg[1][12] (s1_0_n_15),
        .\pipeline1_reg[1][13] (s1_0_n_16),
        .\pipeline1_reg[1][1] (s1_0_n_5),
        .\pipeline1_reg[1][2] (s1_0_n_32),
        .\pipeline1_reg[1][3] (s1_0_n_6),
        .\pipeline1_reg[1][4] (s1_0_n_33),
        .\pipeline1_reg[1][5] (s1_0_n_7),
        .\pipeline1_reg[1][6] (s1_0_n_34),
        .\pipeline1_reg[1][7] (s1_0_n_8),
        .\pipeline1_reg[1][8] (s1_0_n_35),
        .\pipeline1_reg[1][9] (s1_0_n_12),
        .\pipeline1_reg[3][0] (p_0_in__0),
        .\pipeline1_reg[3][13] (\d_reg[3]_1 ),
        .\pipeline1_reg[3][13]_0 (\d_reg[4]_0 ));
  sort_12 s2_0
       (.DI({s1_0_n_1,s1_0_n_2,s1_0_n_3,s1_0_n_4}),
        .S({s1_0_n_14,s1_1_n_19,s1_1_n_20}),
        .\d_reg[1][12] (s2_0_n_0),
        .dout_01_carry__0_0({s1_1_n_15,s1_1_n_16,s1_1_n_17,s1_1_n_18}),
        .\pipeline1_reg[1][0] ({s1_0_n_9,s1_0_n_10,s1_0_n_11}));
  sort_13 s2_1
       (.DI({s1_1_n_5,s1_1_n_6,s1_1_n_7,s1_1_n_8}),
        .S({s1_1_n_1,s1_1_n_2,s1_1_n_3,s1_1_n_4}),
        .\d_reg[3][12] (p_0_in__0),
        .\pipeline1_reg[3][0] ({s1_1_n_12,s1_1_n_13,s1_1_n_14}),
        .\pipeline1_reg[3][0]_0 ({s1_1_n_9,s1_1_n_10,s1_1_n_11}));
  sort_14 s3_0
       (.CO(s3_0_n_0),
        .DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q(\pipeline1_reg[0]_9 ),
        .S(s3_0_n_14),
        .d_acc0_carry__2_i_3__1(\pipeline1_reg[1]_8 ),
        .dout_01_carry_0(s3_1_n_41),
        .dout_01_carry_1(s3_1_n_42),
        .dout_01_carry_10(s4_0_n_6),
        .dout_01_carry_11(s3_1_n_29),
        .dout_01_carry_12(s4_0_n_7),
        .dout_01_carry_13(s3_1_n_30),
        .dout_01_carry_14(s4_0_n_8),
        .dout_01_carry_15(s3_1_n_31),
        .dout_01_carry_16(s4_0_n_9),
        .dout_01_carry_17(s3_1_n_32),
        .dout_01_carry_18(s4_0_n_10),
        .dout_01_carry_19(s3_1_n_33),
        .dout_01_carry_2(s3_1_n_43),
        .dout_01_carry_20(s4_0_n_11),
        .dout_01_carry_21(s3_1_n_34),
        .dout_01_carry_22(s4_0_n_12),
        .dout_01_carry_23(s3_1_n_35),
        .dout_01_carry_3(s3_1_n_44),
        .dout_01_carry_4(s3_1_n_45),
        .dout_01_carry_5(s3_1_n_46),
        .dout_01_carry_6(s3_1_n_47),
        .dout_01_carry_7(s3_1_n_48),
        .dout_01_carry_8(s4_0_n_5),
        .dout_01_carry_9(s3_1_n_28),
        .dout_01_carry__0_0(s3_1_n_49),
        .dout_01_carry__0_1(s3_1_n_50),
        .dout_01_carry__0_10(s4_0_n_18),
        .dout_01_carry__0_11(s3_1_n_38),
        .dout_01_carry__0_12(s4_0_n_19),
        .dout_01_carry__0_13(s3_1_n_39),
        .dout_01_carry__0_14(s4_0_n_20),
        .dout_01_carry__0_15(s3_1_n_40),
        .dout_01_carry__0_16(s3_1_n_5),
        .dout_01_carry__0_17(s4_0_n_21),
        .dout_01_carry__0_2(s3_1_n_51),
        .dout_01_carry__0_3(s3_1_n_52),
        .dout_01_carry__0_4(s3_1_n_53),
        .dout_01_carry__0_5(s3_1_n_4),
        .dout_01_carry__0_6(s4_0_n_16),
        .dout_01_carry__0_7(s3_1_n_36),
        .dout_01_carry__0_8(s4_0_n_17),
        .dout_01_carry__0_9(s3_1_n_37),
        .dout_01_carry__0_i_1__21(s4_0_n_0),
        .dout_01_carry__0_i_4__20_0(\pipeline1_reg[3]_4 [13:12]),
        .dout_01_carry__0_i_4__20_1(\pipeline1_reg[2]_7 [13:12]),
        .dout_01_carry__0_i_4__20_2(s3_1_n_0),
        .\pipeline1_reg[0][0] (s3_0_n_38),
        .\pipeline1_reg[0][10] (s3_0_n_43),
        .\pipeline1_reg[0][11] (s3_0_n_13),
        .\pipeline1_reg[0][12] (s3_0_n_15),
        .\pipeline1_reg[0][13] (s3_0_n_16),
        .\pipeline1_reg[0][1] (s3_0_n_5),
        .\pipeline1_reg[0][2] (s3_0_n_39),
        .\pipeline1_reg[0][3] (s3_0_n_6),
        .\pipeline1_reg[0][4] (s3_0_n_40),
        .\pipeline1_reg[0][5] (s3_0_n_7),
        .\pipeline1_reg[0][6] (s3_0_n_41),
        .\pipeline1_reg[0][7] (s3_0_n_8),
        .\pipeline1_reg[0][8] (s3_0_n_42),
        .\pipeline1_reg[0][9] (s3_0_n_12),
        .\pipeline1_reg[1][0] (s3_0_n_21),
        .\pipeline1_reg[1][10] (s3_0_n_34),
        .\pipeline1_reg[1][11] (s3_0_n_35),
        .\pipeline1_reg[1][12] ({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .\pipeline1_reg[1][12]_0 ({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .\pipeline1_reg[1][12]_1 (s3_0_n_36),
        .\pipeline1_reg[1][13] (s3_0_n_37),
        .\pipeline1_reg[1][1] (s3_0_n_22),
        .\pipeline1_reg[1][2] (s3_0_n_23),
        .\pipeline1_reg[1][3] (s3_0_n_24),
        .\pipeline1_reg[1][4] (s3_0_n_25),
        .\pipeline1_reg[1][5] (s3_0_n_26),
        .\pipeline1_reg[1][6] ({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}),
        .\pipeline1_reg[1][6]_0 (s3_0_n_27),
        .\pipeline1_reg[1][7] (s3_0_n_28),
        .\pipeline1_reg[1][8] (s3_0_n_32),
        .\pipeline1_reg[1][9] (s3_0_n_33));
  sort_15 s3_1
       (.CO(s5_n_0),
        .DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .Q(\pipeline1_reg[2]_7 ),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .\d_acc_reg[11] (\d_acc_reg[11] ),
        .\d_acc_reg[11]_0 (s3_0_n_42),
        .\d_acc_reg[11]_1 (s3_0_n_43),
        .\d_acc_reg[11]_2 (\d_acc_reg[11]_0 ),
        .\d_acc_reg[11]_3 (s3_0_n_12),
        .\d_acc_reg[11]_4 (s3_0_n_13),
        .\d_acc_reg[15] (s3_0_n_16),
        .\d_acc_reg[15]_0 (\d_acc_reg[15] ),
        .\d_acc_reg[15]_1 (\d_acc_reg[15]_0 ),
        .\d_acc_reg[15]_2 (s3_0_n_15),
        .\d_acc_reg[15]_3 (\d_acc_reg[15]_1 ),
        .\d_acc_reg[3] (S),
        .\d_acc_reg[3]_0 (s4_0_n_0),
        .\d_acc_reg[3]_1 (s3_0_n_38),
        .\d_acc_reg[3]_2 (s3_0_n_39),
        .\d_acc_reg[3]_3 (DI),
        .\d_acc_reg[3]_4 (s3_0_n_5),
        .\d_acc_reg[3]_5 (s3_0_n_6),
        .\d_acc_reg[7] (\d_acc_reg[7] ),
        .\d_acc_reg[7]_0 (s3_0_n_40),
        .\d_acc_reg[7]_1 (s3_0_n_41),
        .\d_acc_reg[7]_2 (\d_acc_reg[7]_0 ),
        .\d_acc_reg[7]_3 (s3_0_n_7),
        .\d_acc_reg[7]_4 (s3_0_n_8),
        .dout_01_carry__0_i_1__20(\pipeline1_reg[3]_4 ),
        .dout_01_carry__0_i_4__21(\pipeline1_reg[4]_3 ),
        .dout_01_carry__0_i_4__21_0(s4_1_n_0),
        .dout_01_carry__0_i_5__20_0(s3_0_n_0),
        .dout_01_carry__0_i_5__20_1({\pipeline1_reg[1]_8 [11],\pipeline1_reg[1]_8 [9],\pipeline1_reg[1]_8 [7],\pipeline1_reg[1]_8 [5],\pipeline1_reg[1]_8 [3],\pipeline1_reg[1]_8 [1]}),
        .dout_01_carry__0_i_5__20_2({\pipeline1_reg[0]_9 [11],\pipeline1_reg[0]_9 [9],\pipeline1_reg[0]_9 [7],\pipeline1_reg[0]_9 [5],\pipeline1_reg[0]_9 [3],\pipeline1_reg[0]_9 [1]}),
        .\pipeline1_reg[2][12] (s3_1_n_0),
        .\pipeline1_reg[2][12]_0 ({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][0] (s3_1_n_41),
        .\pipeline1_reg[3][10] ({s3_1_n_24,s3_1_n_25}),
        .\pipeline1_reg[3][10]_0 (s3_1_n_51),
        .\pipeline1_reg[3][11] (s3_1_n_52),
        .\pipeline1_reg[3][12] ({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .\pipeline1_reg[3][12]_0 (s3_1_n_53),
        .\pipeline1_reg[3][13] (\pipeline1_reg[3][13]_0 ),
        .\pipeline1_reg[3][13]_0 (s3_1_n_4),
        .\pipeline1_reg[3][13]_1 (\pipeline1_reg[3][13]_1 ),
        .\pipeline1_reg[3][1] (s3_1_n_42),
        .\pipeline1_reg[3][2] (s3_1_n_43),
        .\pipeline1_reg[3][3] (s3_1_n_44),
        .\pipeline1_reg[3][4] (s3_1_n_45),
        .\pipeline1_reg[3][5] (s3_1_n_46),
        .\pipeline1_reg[3][6] ({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .\pipeline1_reg[3][6]_0 (s3_1_n_47),
        .\pipeline1_reg[3][7] (s3_1_n_48),
        .\pipeline1_reg[3][8] (s3_1_n_49),
        .\pipeline1_reg[3][9] (s3_1_n_50),
        .\pipeline1_reg[4][0] (s3_1_n_28),
        .\pipeline1_reg[4][10] (s3_1_n_38),
        .\pipeline1_reg[4][11] (s3_1_n_39),
        .\pipeline1_reg[4][12] (s3_1_n_40),
        .\pipeline1_reg[4][13] (s3_1_n_5),
        .\pipeline1_reg[4][1] (s3_1_n_29),
        .\pipeline1_reg[4][2] (s3_1_n_30),
        .\pipeline1_reg[4][3] (s3_1_n_31),
        .\pipeline1_reg[4][4] (s3_1_n_32),
        .\pipeline1_reg[4][5] (s3_1_n_33),
        .\pipeline1_reg[4][6] (s3_1_n_34),
        .\pipeline1_reg[4][7] (s3_1_n_35),
        .\pipeline1_reg[4][8] (s3_1_n_36),
        .\pipeline1_reg[4][9] (s3_1_n_37));
  sort_16 s4_0
       (.DI({s3_0_n_1,s3_0_n_2,s3_0_n_3,s3_0_n_4}),
        .Q(\pipeline1_reg[2]_7 ),
        .S({s3_0_n_14,s3_1_n_24,s3_1_n_25}),
        .dout_01_carry_0(s3_0_n_21),
        .dout_01_carry_1(s3_1_n_28),
        .dout_01_carry_10(s3_1_n_33),
        .dout_01_carry_11(s3_0_n_26),
        .dout_01_carry_12(s3_0_n_27),
        .dout_01_carry_13(s3_1_n_34),
        .dout_01_carry_14(s3_1_n_35),
        .dout_01_carry_15(s3_0_n_28),
        .dout_01_carry_2(s3_1_n_29),
        .dout_01_carry_3(s3_0_n_22),
        .dout_01_carry_4(s3_0_n_23),
        .dout_01_carry_5(s3_1_n_30),
        .dout_01_carry_6(s3_1_n_31),
        .dout_01_carry_7(s3_0_n_24),
        .dout_01_carry_8(s3_0_n_25),
        .dout_01_carry_9(s3_1_n_32),
        .dout_01_carry__0_0({s3_1_n_20,s3_1_n_21,s3_1_n_22,s3_1_n_23}),
        .dout_01_carry__0_1(s3_0_n_32),
        .dout_01_carry__0_10(s3_1_n_40),
        .dout_01_carry__0_11(s3_0_n_37),
        .dout_01_carry__0_12(s3_1_n_5),
        .dout_01_carry__0_2(s3_1_n_36),
        .dout_01_carry__0_3(s3_1_n_37),
        .dout_01_carry__0_4(s3_0_n_33),
        .dout_01_carry__0_5(s3_0_n_34),
        .dout_01_carry__0_6(s3_1_n_38),
        .dout_01_carry__0_7(s3_1_n_39),
        .dout_01_carry__0_8(s3_0_n_35),
        .dout_01_carry__0_9(s3_0_n_36),
        .dout_01_carry__0_i_10__4({s3_0_n_9,s3_0_n_10,s3_0_n_11}),
        .dout_01_carry__0_i_4__21(s3_1_n_0),
        .dout_01_carry__0_i_4__21_0(\pipeline1_reg[3]_4 ),
        .\pipeline1_reg[1][12] (s4_0_n_0),
        .\pipeline1_reg[2][0] (s4_0_n_5),
        .\pipeline1_reg[2][10] (s4_0_n_18),
        .\pipeline1_reg[2][11] (s4_0_n_19),
        .\pipeline1_reg[2][12] ({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .\pipeline1_reg[2][12]_0 (s4_0_n_20),
        .\pipeline1_reg[2][13] (s4_0_n_21),
        .\pipeline1_reg[2][1] (s4_0_n_6),
        .\pipeline1_reg[2][2] (s4_0_n_7),
        .\pipeline1_reg[2][3] (s4_0_n_8),
        .\pipeline1_reg[2][4] (s4_0_n_9),
        .\pipeline1_reg[2][5] (s4_0_n_10),
        .\pipeline1_reg[2][6] ({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .\pipeline1_reg[2][6]_0 (s4_0_n_11),
        .\pipeline1_reg[2][7] (s4_0_n_12),
        .\pipeline1_reg[2][8] (s4_0_n_16),
        .\pipeline1_reg[2][9] (s4_0_n_17));
  sort_17 s4_1
       (.DI({s3_1_n_10,s3_1_n_11,s3_1_n_12,s3_1_n_13}),
        .S({s3_1_n_6,s3_1_n_7,s3_1_n_8,s3_1_n_9}),
        .dout_01_carry__0_i_12__3({s3_1_n_17,s3_1_n_18,s3_1_n_19}),
        .dout_01_carry__0_i_12__3_0({s3_1_n_14,s3_1_n_15,s3_1_n_16}),
        .\pipeline1_reg[3][12] (s4_1_n_0));
  sort_18 s5
       (.CO(s5_n_0),
        .d_acc0_carry__2_i_3__1({s4_0_n_13,s4_0_n_14,s4_0_n_15}),
        .d_acc0_carry__2_i_3__1_0({s3_0_n_29,s3_0_n_30,s3_0_n_31}),
        .dout_01_carry__0_0({s4_0_n_1,s4_0_n_2,s4_0_n_3,s4_0_n_4}),
        .dout_01_carry__0_1({s3_0_n_17,s3_0_n_18,s3_0_n_19,s3_0_n_20}));
endmodule

module packetizer
   (in_strb_d,
    d_in,
    LED_BLUE_OBUF,
    Q,
    trigger_strobe,
    ifclk_out_OBUF_BUFG,
    \seq_cnt_reg[0]_0 ,
    rst,
    \FSM_onehot_main_state_reg[0]_0 ,
    \FSM_onehot_main_state_reg[0]_1 ,
    LED_GREEN_1_OBUF,
    LED_YELLOW_1_OBUF,
    \FSM_onehot_main_state_reg[0]_2 ,
    is_almost_full,
    latched_input0,
    pll_locked,
    LED_RED_1_OBUF,
    rst_0,
    d_out);
  output in_strb_d;
  output [16:0]d_in;
  output LED_BLUE_OBUF;
  output [0:0]Q;
  input trigger_strobe;
  input ifclk_out_OBUF_BUFG;
  input \seq_cnt_reg[0]_0 ;
  input rst;
  input \FSM_onehot_main_state_reg[0]_0 ;
  input \FSM_onehot_main_state_reg[0]_1 ;
  input LED_GREEN_1_OBUF;
  input LED_YELLOW_1_OBUF;
  input \FSM_onehot_main_state_reg[0]_2 ;
  input is_almost_full;
  input latched_input0;
  input pll_locked;
  input LED_RED_1_OBUF;
  input rst_0;
  input [63:0]d_out;

  wire \FSM_onehot_main_state[0]_i_1_n_0 ;
  wire \FSM_onehot_main_state[4]_i_1_n_0 ;
  wire \FSM_onehot_main_state[9]_i_1_n_0 ;
  wire \FSM_onehot_main_state[9]_i_2_n_0 ;
  wire \FSM_onehot_main_state[9]_i_3_n_0 ;
  wire \FSM_onehot_main_state[9]_i_6_n_0 ;
  wire \FSM_onehot_main_state[9]_i_7_n_0 ;
  wire \FSM_onehot_main_state[9]_i_8_n_0 ;
  wire \FSM_onehot_main_state_reg[0]_0 ;
  wire \FSM_onehot_main_state_reg[0]_1 ;
  wire \FSM_onehot_main_state_reg[0]_2 ;
  wire \FSM_onehot_main_state_reg_n_0_[1] ;
  wire \FSM_onehot_main_state_reg_n_0_[2] ;
  wire \FSM_onehot_main_state_reg_n_0_[3] ;
  wire \FSM_onehot_main_state_reg_n_0_[4] ;
  wire \FSM_onehot_main_state_reg_n_0_[5] ;
  wire \FSM_onehot_main_state_reg_n_0_[6] ;
  wire \FSM_onehot_main_state_reg_n_0_[7] ;
  wire \FSM_onehot_main_state_reg_n_0_[8] ;
  wire \FSM_onehot_main_state_reg_n_0_[9] ;
  wire LED_BLUE_OBUF;
  wire LED_GREEN_1_OBUF;
  wire LED_RED_1_OBUF;
  wire LED_YELLOW_1_OBUF;
  wire [0:0]Q;
  wire \current_pkt_size[15]_i_1_n_0 ;
  wire \current_pkt_size[15]_i_2_n_0 ;
  wire \current_pkt_size[2]_i_1_n_0 ;
  wire \current_pkt_size[2]_i_2_n_0 ;
  wire \current_pkt_size[4]_i_2_n_0 ;
  wire \current_pkt_size_reg[12]_i_1_n_0 ;
  wire \current_pkt_size_reg[12]_i_1_n_1 ;
  wire \current_pkt_size_reg[12]_i_1_n_2 ;
  wire \current_pkt_size_reg[12]_i_1_n_3 ;
  wire \current_pkt_size_reg[15]_i_3_n_2 ;
  wire \current_pkt_size_reg[15]_i_3_n_3 ;
  wire \current_pkt_size_reg[4]_i_1_n_0 ;
  wire \current_pkt_size_reg[4]_i_1_n_1 ;
  wire \current_pkt_size_reg[4]_i_1_n_2 ;
  wire \current_pkt_size_reg[4]_i_1_n_3 ;
  wire \current_pkt_size_reg[8]_i_1_n_0 ;
  wire \current_pkt_size_reg[8]_i_1_n_1 ;
  wire \current_pkt_size_reg[8]_i_1_n_2 ;
  wire \current_pkt_size_reg[8]_i_1_n_3 ;
  wire \current_pkt_size_reg_n_0_[10] ;
  wire \current_pkt_size_reg_n_0_[11] ;
  wire \current_pkt_size_reg_n_0_[12] ;
  wire \current_pkt_size_reg_n_0_[13] ;
  wire \current_pkt_size_reg_n_0_[14] ;
  wire \current_pkt_size_reg_n_0_[15] ;
  wire \current_pkt_size_reg_n_0_[1] ;
  wire \current_pkt_size_reg_n_0_[2] ;
  wire \current_pkt_size_reg_n_0_[3] ;
  wire \current_pkt_size_reg_n_0_[4] ;
  wire \current_pkt_size_reg_n_0_[5] ;
  wire \current_pkt_size_reg_n_0_[6] ;
  wire \current_pkt_size_reg_n_0_[7] ;
  wire \current_pkt_size_reg_n_0_[8] ;
  wire \current_pkt_size_reg_n_0_[9] ;
  wire [16:0]d_in;
  wire [63:0]d_out;
  wire [15:1]data0;
  wire [15:0]data2;
  wire [15:0]data4;
  wire [15:0]data5;
  wire [15:0]data6;
  wire \genblk1[0].fifo_departure_inst_i_20_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_21_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_22_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_23_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_24_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_25_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_26_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_27_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_28_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_29_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_30_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_31_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_32_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_33_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_34_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_35_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_36_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_37_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_38_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_39_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_40_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_41_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_42_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_43_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_44_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_45_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_46_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_47_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_48_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_49_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_50_n_0 ;
  wire \genblk1[0].fifo_departure_inst_i_51_n_0 ;
  wire ifclk_out_OBUF_BUFG;
  wire [15:1]in6;
  wire in_strb_d;
  wire is_almost_full;
  wire latched_input0;
  wire \latched_input_reg_n_0_[0] ;
  wire \latched_input_reg_n_0_[10] ;
  wire \latched_input_reg_n_0_[11] ;
  wire \latched_input_reg_n_0_[12] ;
  wire \latched_input_reg_n_0_[13] ;
  wire \latched_input_reg_n_0_[14] ;
  wire \latched_input_reg_n_0_[15] ;
  wire \latched_input_reg_n_0_[1] ;
  wire \latched_input_reg_n_0_[2] ;
  wire \latched_input_reg_n_0_[3] ;
  wire \latched_input_reg_n_0_[4] ;
  wire \latched_input_reg_n_0_[5] ;
  wire \latched_input_reg_n_0_[6] ;
  wire \latched_input_reg_n_0_[7] ;
  wire \latched_input_reg_n_0_[8] ;
  wire \latched_input_reg_n_0_[9] ;
  wire \out_sel[0]_i_1_n_0 ;
  wire \out_sel[0]_i_2_n_0 ;
  wire \out_sel[1]_i_1_n_0 ;
  wire \out_sel[1]_i_2_n_0 ;
  wire \out_sel[2]_i_1_n_0 ;
  wire \out_sel[2]_i_2_n_0 ;
  wire \out_sel[2]_i_3_n_0 ;
  wire \out_sel_reg_n_0_[0] ;
  wire \out_sel_reg_n_0_[1] ;
  wire \out_sel_reg_n_0_[2] ;
  wire out_strobe_i_1_n_0;
  wire pkt_end_i_1_n_0;
  wire pll_locked;
  wire rst;
  wire rst_0;
  wire \seq_cnt[0]_i_3_n_0 ;
  wire [15:0]seq_cnt_reg;
  wire \seq_cnt_reg[0]_0 ;
  wire \seq_cnt_reg[0]_i_2_n_0 ;
  wire \seq_cnt_reg[0]_i_2_n_1 ;
  wire \seq_cnt_reg[0]_i_2_n_2 ;
  wire \seq_cnt_reg[0]_i_2_n_3 ;
  wire \seq_cnt_reg[0]_i_2_n_4 ;
  wire \seq_cnt_reg[0]_i_2_n_5 ;
  wire \seq_cnt_reg[0]_i_2_n_6 ;
  wire \seq_cnt_reg[0]_i_2_n_7 ;
  wire \seq_cnt_reg[12]_i_1_n_1 ;
  wire \seq_cnt_reg[12]_i_1_n_2 ;
  wire \seq_cnt_reg[12]_i_1_n_3 ;
  wire \seq_cnt_reg[12]_i_1_n_4 ;
  wire \seq_cnt_reg[12]_i_1_n_5 ;
  wire \seq_cnt_reg[12]_i_1_n_6 ;
  wire \seq_cnt_reg[12]_i_1_n_7 ;
  wire \seq_cnt_reg[4]_i_1_n_0 ;
  wire \seq_cnt_reg[4]_i_1_n_1 ;
  wire \seq_cnt_reg[4]_i_1_n_2 ;
  wire \seq_cnt_reg[4]_i_1_n_3 ;
  wire \seq_cnt_reg[4]_i_1_n_4 ;
  wire \seq_cnt_reg[4]_i_1_n_5 ;
  wire \seq_cnt_reg[4]_i_1_n_6 ;
  wire \seq_cnt_reg[4]_i_1_n_7 ;
  wire \seq_cnt_reg[8]_i_1_n_0 ;
  wire \seq_cnt_reg[8]_i_1_n_1 ;
  wire \seq_cnt_reg[8]_i_1_n_2 ;
  wire \seq_cnt_reg[8]_i_1_n_3 ;
  wire \seq_cnt_reg[8]_i_1_n_4 ;
  wire \seq_cnt_reg[8]_i_1_n_5 ;
  wire \seq_cnt_reg[8]_i_1_n_6 ;
  wire \seq_cnt_reg[8]_i_1_n_7 ;
  wire [0:0]time_cnt;
  wire \time_cnt[0]_i_2_n_0 ;
  wire \time_cnt[0]_i_3_n_0 ;
  wire \time_cnt[0]_i_4_n_0 ;
  wire \time_cnt[0]_i_5_n_0 ;
  wire \time_cnt_reg[12]_i_1_n_0 ;
  wire \time_cnt_reg[12]_i_1_n_1 ;
  wire \time_cnt_reg[12]_i_1_n_2 ;
  wire \time_cnt_reg[12]_i_1_n_3 ;
  wire \time_cnt_reg[15]_i_2_n_2 ;
  wire \time_cnt_reg[15]_i_2_n_3 ;
  wire \time_cnt_reg[4]_i_1_n_0 ;
  wire \time_cnt_reg[4]_i_1_n_1 ;
  wire \time_cnt_reg[4]_i_1_n_2 ;
  wire \time_cnt_reg[4]_i_1_n_3 ;
  wire \time_cnt_reg[8]_i_1_n_0 ;
  wire \time_cnt_reg[8]_i_1_n_1 ;
  wire \time_cnt_reg[8]_i_1_n_2 ;
  wire \time_cnt_reg[8]_i_1_n_3 ;
  wire \time_cnt_reg_n_0_[0] ;
  wire \time_cnt_reg_n_0_[10] ;
  wire \time_cnt_reg_n_0_[11] ;
  wire \time_cnt_reg_n_0_[12] ;
  wire \time_cnt_reg_n_0_[13] ;
  wire \time_cnt_reg_n_0_[14] ;
  wire \time_cnt_reg_n_0_[15] ;
  wire \time_cnt_reg_n_0_[1] ;
  wire \time_cnt_reg_n_0_[2] ;
  wire \time_cnt_reg_n_0_[3] ;
  wire \time_cnt_reg_n_0_[4] ;
  wire \time_cnt_reg_n_0_[5] ;
  wire \time_cnt_reg_n_0_[6] ;
  wire \time_cnt_reg_n_0_[7] ;
  wire \time_cnt_reg_n_0_[8] ;
  wire \time_cnt_reg_n_0_[9] ;
  wire timer;
  wire \timer[0]_i_2_n_0 ;
  wire \timer_reg[0]_i_1_n_0 ;
  wire \timer_reg[0]_i_1_n_1 ;
  wire \timer_reg[0]_i_1_n_2 ;
  wire \timer_reg[0]_i_1_n_3 ;
  wire \timer_reg[0]_i_1_n_4 ;
  wire \timer_reg[0]_i_1_n_5 ;
  wire \timer_reg[0]_i_1_n_6 ;
  wire \timer_reg[0]_i_1_n_7 ;
  wire \timer_reg[12]_i_1_n_0 ;
  wire \timer_reg[12]_i_1_n_1 ;
  wire \timer_reg[12]_i_1_n_2 ;
  wire \timer_reg[12]_i_1_n_3 ;
  wire \timer_reg[12]_i_1_n_4 ;
  wire \timer_reg[12]_i_1_n_5 ;
  wire \timer_reg[12]_i_1_n_6 ;
  wire \timer_reg[12]_i_1_n_7 ;
  wire \timer_reg[16]_i_1_n_0 ;
  wire \timer_reg[16]_i_1_n_1 ;
  wire \timer_reg[16]_i_1_n_2 ;
  wire \timer_reg[16]_i_1_n_3 ;
  wire \timer_reg[16]_i_1_n_4 ;
  wire \timer_reg[16]_i_1_n_5 ;
  wire \timer_reg[16]_i_1_n_6 ;
  wire \timer_reg[16]_i_1_n_7 ;
  wire \timer_reg[20]_i_1_n_0 ;
  wire \timer_reg[20]_i_1_n_1 ;
  wire \timer_reg[20]_i_1_n_2 ;
  wire \timer_reg[20]_i_1_n_3 ;
  wire \timer_reg[20]_i_1_n_4 ;
  wire \timer_reg[20]_i_1_n_5 ;
  wire \timer_reg[20]_i_1_n_6 ;
  wire \timer_reg[20]_i_1_n_7 ;
  wire \timer_reg[24]_i_1_n_0 ;
  wire \timer_reg[24]_i_1_n_1 ;
  wire \timer_reg[24]_i_1_n_2 ;
  wire \timer_reg[24]_i_1_n_3 ;
  wire \timer_reg[24]_i_1_n_4 ;
  wire \timer_reg[24]_i_1_n_5 ;
  wire \timer_reg[24]_i_1_n_6 ;
  wire \timer_reg[24]_i_1_n_7 ;
  wire \timer_reg[28]_i_1_n_1 ;
  wire \timer_reg[28]_i_1_n_2 ;
  wire \timer_reg[28]_i_1_n_3 ;
  wire \timer_reg[28]_i_1_n_4 ;
  wire \timer_reg[28]_i_1_n_5 ;
  wire \timer_reg[28]_i_1_n_6 ;
  wire \timer_reg[28]_i_1_n_7 ;
  wire \timer_reg[4]_i_1_n_0 ;
  wire \timer_reg[4]_i_1_n_1 ;
  wire \timer_reg[4]_i_1_n_2 ;
  wire \timer_reg[4]_i_1_n_3 ;
  wire \timer_reg[4]_i_1_n_4 ;
  wire \timer_reg[4]_i_1_n_5 ;
  wire \timer_reg[4]_i_1_n_6 ;
  wire \timer_reg[4]_i_1_n_7 ;
  wire \timer_reg[8]_i_1_n_0 ;
  wire \timer_reg[8]_i_1_n_1 ;
  wire \timer_reg[8]_i_1_n_2 ;
  wire \timer_reg[8]_i_1_n_3 ;
  wire \timer_reg[8]_i_1_n_4 ;
  wire \timer_reg[8]_i_1_n_5 ;
  wire \timer_reg[8]_i_1_n_6 ;
  wire \timer_reg[8]_i_1_n_7 ;
  wire \timer_reg_n_0_[0] ;
  wire \timer_reg_n_0_[10] ;
  wire \timer_reg_n_0_[11] ;
  wire \timer_reg_n_0_[12] ;
  wire \timer_reg_n_0_[13] ;
  wire \timer_reg_n_0_[14] ;
  wire \timer_reg_n_0_[15] ;
  wire \timer_reg_n_0_[1] ;
  wire \timer_reg_n_0_[2] ;
  wire \timer_reg_n_0_[3] ;
  wire \timer_reg_n_0_[4] ;
  wire \timer_reg_n_0_[5] ;
  wire \timer_reg_n_0_[6] ;
  wire \timer_reg_n_0_[7] ;
  wire \timer_reg_n_0_[8] ;
  wire \timer_reg_n_0_[9] ;
  wire trigger_strobe;
  wire [3:2]\NLW_current_pkt_size_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_pkt_size_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_seq_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_cnt_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_cnt_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h10FF1010)) 
    \FSM_onehot_main_state[0]_i_1 
       (.I0(LED_YELLOW_1_OBUF),
        .I1(\FSM_onehot_main_state_reg[0]_2 ),
        .I2(\FSM_onehot_main_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_main_state[9]_i_6_n_0 ),
        .I4(\FSM_onehot_main_state_reg_n_0_[8] ),
        .O(\FSM_onehot_main_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \FSM_onehot_main_state[4]_i_1 
       (.I0(\FSM_onehot_main_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_main_state_reg_n_0_[9] ),
        .I2(LED_YELLOW_1_OBUF),
        .I3(\FSM_onehot_main_state_reg[0]_2 ),
        .O(\FSM_onehot_main_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBAAFAFA)) 
    \FSM_onehot_main_state[9]_i_1 
       (.I0(\FSM_onehot_main_state[9]_i_3_n_0 ),
        .I1(\FSM_onehot_main_state_reg[0]_0 ),
        .I2(\FSM_onehot_main_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_main_state_reg[0]_1 ),
        .I4(LED_GREEN_1_OBUF),
        .I5(\FSM_onehot_main_state_reg_n_0_[8] ),
        .O(\FSM_onehot_main_state[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_main_state[9]_i_2 
       (.I0(\FSM_onehot_main_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_main_state[9]_i_6_n_0 ),
        .O(\FSM_onehot_main_state[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_main_state[9]_i_3 
       (.I0(\out_sel[2]_i_3_n_0 ),
        .I1(\FSM_onehot_main_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_main_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_main_state_reg_n_0_[1] ),
        .O(\FSM_onehot_main_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \FSM_onehot_main_state[9]_i_6 
       (.I0(\FSM_onehot_main_state[9]_i_7_n_0 ),
        .I1(\current_pkt_size_reg_n_0_[12] ),
        .I2(\current_pkt_size_reg_n_0_[13] ),
        .I3(\current_pkt_size_reg_n_0_[14] ),
        .I4(\current_pkt_size_reg_n_0_[15] ),
        .I5(LED_GREEN_1_OBUF),
        .O(\FSM_onehot_main_state[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_onehot_main_state[9]_i_7 
       (.I0(\current_pkt_size_reg_n_0_[8] ),
        .I1(\current_pkt_size_reg_n_0_[7] ),
        .I2(\current_pkt_size_reg_n_0_[10] ),
        .I3(\current_pkt_size_reg_n_0_[11] ),
        .I4(\current_pkt_size_reg_n_0_[9] ),
        .I5(\FSM_onehot_main_state[9]_i_8_n_0 ),
        .O(\FSM_onehot_main_state[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \FSM_onehot_main_state[9]_i_8 
       (.I0(\current_pkt_size_reg_n_0_[6] ),
        .I1(\current_pkt_size_reg_n_0_[2] ),
        .I2(\current_pkt_size_reg_n_0_[3] ),
        .I3(\current_pkt_size_reg_n_0_[4] ),
        .I4(\current_pkt_size_reg_n_0_[5] ),
        .O(\FSM_onehot_main_state[9]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state[0]_i_1_n_0 ),
        .Q(Q),
        .S(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(Q),
        .Q(\FSM_onehot_main_state_reg_n_0_[1] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[2] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[3] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_main_state_reg_n_0_[4] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[5] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[6] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[7] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_main_state_reg_n_0_[8] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:0000000001,STATE_WAIT_STROBE:1000000000,STATE_SEND_DATA_CH4:0010000000,STATE_LATCH_LAST_WORD:0100000000,STATE_SEND_DATA_CH3:0001000000,STATE_SEND_DATA_CH2:0000100000,STATE_SEND_DATA_CH1:0000010000,STATE_SEND_HEADER_TIME_L:0000001000,STATE_SEND_HEADER_TIME_H:0000000100,STATE_SEND_HEADER_SEQ:0000000010" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_onehot_main_state_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\FSM_onehot_main_state[9]_i_1_n_0 ),
        .D(\FSM_onehot_main_state[9]_i_2_n_0 ),
        .Q(\FSM_onehot_main_state_reg_n_0_[9] ),
        .R(rst));
  LUT5 #(
    .INIT(32'h00000200)) 
    \current_pkt_size[15]_i_1 
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .I3(Q),
        .I4(\FSM_onehot_main_state_reg_n_0_[4] ),
        .O(\current_pkt_size[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000E0000)) 
    \current_pkt_size[15]_i_2 
       (.I0(Q),
        .I1(\FSM_onehot_main_state_reg_n_0_[4] ),
        .I2(rst_0),
        .I3(LED_RED_1_OBUF),
        .I4(pll_locked),
        .O(\current_pkt_size[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \current_pkt_size[2]_i_1 
       (.I0(is_almost_full),
        .I1(Q),
        .I2(latched_input0),
        .I3(\current_pkt_size[2]_i_2_n_0 ),
        .I4(\current_pkt_size[15]_i_2_n_0 ),
        .I5(\current_pkt_size_reg_n_0_[2] ),
        .O(\current_pkt_size[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_pkt_size[2]_i_2 
       (.I0(\FSM_onehot_main_state_reg_n_0_[4] ),
        .I1(in6[2]),
        .O(\current_pkt_size[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_pkt_size[4]_i_2 
       (.I0(\current_pkt_size_reg_n_0_[2] ),
        .O(\current_pkt_size[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[10]),
        .Q(\current_pkt_size_reg_n_0_[10] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[11]),
        .Q(\current_pkt_size_reg_n_0_[11] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[12]),
        .Q(\current_pkt_size_reg_n_0_[12] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_pkt_size_reg[12]_i_1 
       (.CI(\current_pkt_size_reg[8]_i_1_n_0 ),
        .CO({\current_pkt_size_reg[12]_i_1_n_0 ,\current_pkt_size_reg[12]_i_1_n_1 ,\current_pkt_size_reg[12]_i_1_n_2 ,\current_pkt_size_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in6[12:9]),
        .S({\current_pkt_size_reg_n_0_[12] ,\current_pkt_size_reg_n_0_[11] ,\current_pkt_size_reg_n_0_[10] ,\current_pkt_size_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[13]),
        .Q(\current_pkt_size_reg_n_0_[13] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[14]),
        .Q(\current_pkt_size_reg_n_0_[14] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[15]),
        .Q(\current_pkt_size_reg_n_0_[15] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_pkt_size_reg[15]_i_3 
       (.CI(\current_pkt_size_reg[12]_i_1_n_0 ),
        .CO({\NLW_current_pkt_size_reg[15]_i_3_CO_UNCONNECTED [3:2],\current_pkt_size_reg[15]_i_3_n_2 ,\current_pkt_size_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_pkt_size_reg[15]_i_3_O_UNCONNECTED [3],in6[15:13]}),
        .S({1'b0,\current_pkt_size_reg_n_0_[15] ,\current_pkt_size_reg_n_0_[14] ,\current_pkt_size_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[1]),
        .Q(\current_pkt_size_reg_n_0_[1] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\current_pkt_size[2]_i_1_n_0 ),
        .Q(\current_pkt_size_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[3]),
        .Q(\current_pkt_size_reg_n_0_[3] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[4]),
        .Q(\current_pkt_size_reg_n_0_[4] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_pkt_size_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\current_pkt_size_reg[4]_i_1_n_0 ,\current_pkt_size_reg[4]_i_1_n_1 ,\current_pkt_size_reg[4]_i_1_n_2 ,\current_pkt_size_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\current_pkt_size_reg_n_0_[2] ,1'b0}),
        .O(in6[4:1]),
        .S({\current_pkt_size_reg_n_0_[4] ,\current_pkt_size_reg_n_0_[3] ,\current_pkt_size[4]_i_2_n_0 ,\current_pkt_size_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[5]),
        .Q(\current_pkt_size_reg_n_0_[5] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[6]),
        .Q(\current_pkt_size_reg_n_0_[6] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[7]),
        .Q(\current_pkt_size_reg_n_0_[7] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[8]),
        .Q(\current_pkt_size_reg_n_0_[8] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_pkt_size_reg[8]_i_1 
       (.CI(\current_pkt_size_reg[4]_i_1_n_0 ),
        .CO({\current_pkt_size_reg[8]_i_1_n_0 ,\current_pkt_size_reg[8]_i_1_n_1 ,\current_pkt_size_reg[8]_i_1_n_2 ,\current_pkt_size_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in6[8:5]),
        .S({\current_pkt_size_reg_n_0_[8] ,\current_pkt_size_reg_n_0_[7] ,\current_pkt_size_reg_n_0_[6] ,\current_pkt_size_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \current_pkt_size_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\current_pkt_size[15]_i_2_n_0 ),
        .D(in6[9]),
        .Q(\current_pkt_size_reg_n_0_[9] ),
        .R(\current_pkt_size[15]_i_1_n_0 ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_10 
       (.I0(\genblk1[0].fifo_departure_inst_i_32_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_33_n_0 ),
        .O(d_in[9]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_11 
       (.I0(\genblk1[0].fifo_departure_inst_i_34_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_35_n_0 ),
        .O(d_in[8]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_12 
       (.I0(\genblk1[0].fifo_departure_inst_i_36_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_37_n_0 ),
        .O(d_in[7]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_13 
       (.I0(\genblk1[0].fifo_departure_inst_i_38_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_39_n_0 ),
        .O(d_in[6]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_14 
       (.I0(\genblk1[0].fifo_departure_inst_i_40_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_41_n_0 ),
        .O(d_in[5]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_15 
       (.I0(\genblk1[0].fifo_departure_inst_i_42_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_43_n_0 ),
        .O(d_in[4]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_16 
       (.I0(\genblk1[0].fifo_departure_inst_i_44_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_45_n_0 ),
        .O(d_in[3]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_17 
       (.I0(\genblk1[0].fifo_departure_inst_i_46_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_47_n_0 ),
        .O(d_in[2]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_18 
       (.I0(\genblk1[0].fifo_departure_inst_i_48_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_49_n_0 ),
        .O(d_in[1]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_19 
       (.I0(\genblk1[0].fifo_departure_inst_i_50_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_51_n_0 ),
        .O(d_in[0]),
        .S(\out_sel_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_20 
       (.I0(data2[15]),
        .I1(\timer_reg_n_0_[15] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[15]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_21 
       (.I0(data6[15]),
        .I1(data5[15]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[15]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[15] ),
        .O(\genblk1[0].fifo_departure_inst_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_22 
       (.I0(data2[14]),
        .I1(\timer_reg_n_0_[14] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[14]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_23 
       (.I0(data6[14]),
        .I1(data5[14]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[14]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[14] ),
        .O(\genblk1[0].fifo_departure_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_24 
       (.I0(data2[13]),
        .I1(\timer_reg_n_0_[13] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[13]),
        .O(\genblk1[0].fifo_departure_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_25 
       (.I0(data6[13]),
        .I1(data5[13]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[13]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[13] ),
        .O(\genblk1[0].fifo_departure_inst_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_26 
       (.I0(data2[12]),
        .I1(\timer_reg_n_0_[12] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[12]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_27 
       (.I0(data6[12]),
        .I1(data5[12]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[12]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[12] ),
        .O(\genblk1[0].fifo_departure_inst_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_28 
       (.I0(data2[11]),
        .I1(\timer_reg_n_0_[11] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[11]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_29 
       (.I0(data6[11]),
        .I1(data5[11]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[11]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[11] ),
        .O(\genblk1[0].fifo_departure_inst_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_30 
       (.I0(data2[10]),
        .I1(\timer_reg_n_0_[10] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[10]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_31 
       (.I0(data6[10]),
        .I1(data5[10]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[10]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[10] ),
        .O(\genblk1[0].fifo_departure_inst_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_32 
       (.I0(data2[9]),
        .I1(\timer_reg_n_0_[9] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[9]),
        .O(\genblk1[0].fifo_departure_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_33 
       (.I0(data6[9]),
        .I1(data5[9]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[9]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[9] ),
        .O(\genblk1[0].fifo_departure_inst_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_34 
       (.I0(data2[8]),
        .I1(\timer_reg_n_0_[8] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[8]),
        .O(\genblk1[0].fifo_departure_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_35 
       (.I0(data6[8]),
        .I1(data5[8]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[8]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[8] ),
        .O(\genblk1[0].fifo_departure_inst_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_36 
       (.I0(data2[7]),
        .I1(\timer_reg_n_0_[7] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[7]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_37 
       (.I0(data6[7]),
        .I1(data5[7]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[7]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[7] ),
        .O(\genblk1[0].fifo_departure_inst_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_38 
       (.I0(data2[6]),
        .I1(\timer_reg_n_0_[6] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[6]),
        .O(\genblk1[0].fifo_departure_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_39 
       (.I0(data6[6]),
        .I1(data5[6]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[6]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[6] ),
        .O(\genblk1[0].fifo_departure_inst_i_39_n_0 ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_4 
       (.I0(\genblk1[0].fifo_departure_inst_i_20_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_21_n_0 ),
        .O(d_in[15]),
        .S(\out_sel_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_40 
       (.I0(data2[5]),
        .I1(\timer_reg_n_0_[5] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[5]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_41 
       (.I0(data6[5]),
        .I1(data5[5]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[5]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[5] ),
        .O(\genblk1[0].fifo_departure_inst_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \genblk1[0].fifo_departure_inst_i_42 
       (.I0(data2[4]),
        .I1(\timer_reg_n_0_[4] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[4]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_43 
       (.I0(data6[4]),
        .I1(data5[4]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[4]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[4] ),
        .O(\genblk1[0].fifo_departure_inst_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_44 
       (.I0(data2[3]),
        .I1(\timer_reg_n_0_[3] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[3]),
        .O(\genblk1[0].fifo_departure_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_45 
       (.I0(data6[3]),
        .I1(data5[3]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[3]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[3] ),
        .O(\genblk1[0].fifo_departure_inst_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_46 
       (.I0(data2[2]),
        .I1(\timer_reg_n_0_[2] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[2]),
        .O(\genblk1[0].fifo_departure_inst_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_47 
       (.I0(data6[2]),
        .I1(data5[2]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[2]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[2] ),
        .O(\genblk1[0].fifo_departure_inst_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \genblk1[0].fifo_departure_inst_i_48 
       (.I0(data2[1]),
        .I1(\timer_reg_n_0_[1] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(\out_sel_reg_n_0_[0] ),
        .I4(seq_cnt_reg[1]),
        .O(\genblk1[0].fifo_departure_inst_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_49 
       (.I0(data6[1]),
        .I1(data5[1]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[1]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[1] ),
        .O(\genblk1[0].fifo_departure_inst_i_49_n_0 ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_5 
       (.I0(\genblk1[0].fifo_departure_inst_i_22_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_23_n_0 ),
        .O(d_in[14]),
        .S(\out_sel_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_50 
       (.I0(data2[0]),
        .I1(\timer_reg_n_0_[0] ),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(seq_cnt_reg[0]),
        .I4(\out_sel_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \genblk1[0].fifo_departure_inst_i_51 
       (.I0(data6[0]),
        .I1(data5[0]),
        .I2(\out_sel_reg_n_0_[1] ),
        .I3(data4[0]),
        .I4(\out_sel_reg_n_0_[0] ),
        .I5(\latched_input_reg_n_0_[0] ),
        .O(\genblk1[0].fifo_departure_inst_i_51_n_0 ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_6 
       (.I0(\genblk1[0].fifo_departure_inst_i_24_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_25_n_0 ),
        .O(d_in[13]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_7 
       (.I0(\genblk1[0].fifo_departure_inst_i_26_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_27_n_0 ),
        .O(d_in[12]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_8 
       (.I0(\genblk1[0].fifo_departure_inst_i_28_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_29_n_0 ),
        .O(d_in[11]),
        .S(\out_sel_reg_n_0_[2] ));
  MUXF7 \genblk1[0].fifo_departure_inst_i_9 
       (.I0(\genblk1[0].fifo_departure_inst_i_30_n_0 ),
        .I1(\genblk1[0].fifo_departure_inst_i_31_n_0 ),
        .O(d_in[10]),
        .S(\out_sel_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_strb_d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(trigger_strobe),
        .Q(in_strb_d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[0]),
        .Q(\latched_input_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[10]),
        .Q(\latched_input_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[11]),
        .Q(\latched_input_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[12]),
        .Q(\latched_input_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[13]),
        .Q(\latched_input_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[14]),
        .Q(\latched_input_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[15]),
        .Q(\latched_input_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[16]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[17]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[18]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[19]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[1]),
        .Q(\latched_input_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[20] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[20]),
        .Q(data4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[21] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[21]),
        .Q(data4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[22] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[22]),
        .Q(data4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[23] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[23]),
        .Q(data4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[24] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[24]),
        .Q(data4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[25] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[25]),
        .Q(data4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[26] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[26]),
        .Q(data4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[27] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[27]),
        .Q(data4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[28] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[28]),
        .Q(data4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[29] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[29]),
        .Q(data4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[2]),
        .Q(\latched_input_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[30] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[30]),
        .Q(data4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[31] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[31]),
        .Q(data4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[32] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[32]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[33] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[33]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[34] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[34]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[35] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[35]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[36] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[36]),
        .Q(data5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[37] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[37]),
        .Q(data5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[38] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[38]),
        .Q(data5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[39] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[39]),
        .Q(data5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[3]),
        .Q(\latched_input_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[40] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[40]),
        .Q(data5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[41] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[41]),
        .Q(data5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[42] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[42]),
        .Q(data5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[43] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[43]),
        .Q(data5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[44] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[44]),
        .Q(data5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[45] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[45]),
        .Q(data5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[46] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[46]),
        .Q(data5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[47] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[47]),
        .Q(data5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[48] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[48]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[49] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[49]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[4]),
        .Q(\latched_input_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[50] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[50]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[51] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[51]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[52] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[52]),
        .Q(data6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[53] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[53]),
        .Q(data6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[54] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[54]),
        .Q(data6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[55] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[55]),
        .Q(data6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[56] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[56]),
        .Q(data6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[57] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[57]),
        .Q(data6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[58] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[58]),
        .Q(data6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[59] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[59]),
        .Q(data6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[5]),
        .Q(\latched_input_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[60] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[60]),
        .Q(data6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[61] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[61]),
        .Q(data6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[62] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[62]),
        .Q(data6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[63] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[63]),
        .Q(data6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[6]),
        .Q(\latched_input_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[7]),
        .Q(\latched_input_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[8]),
        .Q(\latched_input_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latched_input_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(latched_input0),
        .D(d_out[9]),
        .Q(\latched_input_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \out_sel[0]_i_1 
       (.I0(\out_sel[0]_i_2_n_0 ),
        .I1(is_almost_full),
        .I2(Q),
        .I3(latched_input0),
        .I4(\FSM_onehot_main_state[9]_i_3_n_0 ),
        .I5(\out_sel_reg_n_0_[0] ),
        .O(\out_sel[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_sel[0]_i_2 
       (.I0(\FSM_onehot_main_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_main_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_main_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_main_state_reg_n_0_[5] ),
        .O(\out_sel[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    \out_sel[1]_i_1 
       (.I0(\out_sel[1]_i_2_n_0 ),
        .I1(is_almost_full),
        .I2(Q),
        .I3(latched_input0),
        .I4(\FSM_onehot_main_state[9]_i_3_n_0 ),
        .I5(\out_sel_reg_n_0_[1] ),
        .O(\out_sel[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_sel[1]_i_2 
       (.I0(\FSM_onehot_main_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_main_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_main_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_main_state_reg_n_0_[2] ),
        .O(\out_sel[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00BFFFFF0000)) 
    \out_sel[2]_i_1 
       (.I0(is_almost_full),
        .I1(Q),
        .I2(latched_input0),
        .I3(\out_sel[2]_i_2_n_0 ),
        .I4(\out_sel[2]_i_3_n_0 ),
        .I5(\out_sel_reg_n_0_[2] ),
        .O(\out_sel[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \out_sel[2]_i_2 
       (.I0(\FSM_onehot_main_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_main_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_main_state_reg_n_0_[2] ),
        .O(\out_sel[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_sel[2]_i_3 
       (.I0(\FSM_onehot_main_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_main_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_main_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_main_state_reg_n_0_[4] ),
        .O(\out_sel[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_sel_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\out_sel[0]_i_1_n_0 ),
        .Q(\out_sel_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_sel_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\out_sel[1]_i_1_n_0 ),
        .Q(\out_sel_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_sel_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\out_sel[2]_i_1_n_0 ),
        .Q(\out_sel_reg_n_0_[2] ),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFF55D5FFFF00C0)) 
    out_strobe_i_1
       (.I0(\FSM_onehot_main_state_reg_n_0_[8] ),
        .I1(latched_input0),
        .I2(Q),
        .I3(is_almost_full),
        .I4(\FSM_onehot_main_state_reg_n_0_[4] ),
        .I5(LED_BLUE_OBUF),
        .O(out_strobe_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_strobe_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(out_strobe_i_1_n_0),
        .Q(LED_BLUE_OBUF),
        .R(rst));
  LUT5 #(
    .INIT(32'hF755F300)) 
    pkt_end_i_1
       (.I0(\FSM_onehot_main_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_main_state[9]_i_6_n_0 ),
        .I2(is_almost_full),
        .I3(\FSM_onehot_main_state_reg_n_0_[7] ),
        .I4(d_in[16]),
        .O(pkt_end_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    pkt_end_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(pkt_end_i_1_n_0),
        .Q(d_in[16]),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    \seq_cnt[0]_i_3 
       (.I0(seq_cnt_reg[0]),
        .O(\seq_cnt[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[0]_i_2_n_7 ),
        .Q(seq_cnt_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seq_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seq_cnt_reg[0]_i_2_n_0 ,\seq_cnt_reg[0]_i_2_n_1 ,\seq_cnt_reg[0]_i_2_n_2 ,\seq_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seq_cnt_reg[0]_i_2_n_4 ,\seq_cnt_reg[0]_i_2_n_5 ,\seq_cnt_reg[0]_i_2_n_6 ,\seq_cnt_reg[0]_i_2_n_7 }),
        .S({seq_cnt_reg[3:1],\seq_cnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[8]_i_1_n_5 ),
        .Q(seq_cnt_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[8]_i_1_n_4 ),
        .Q(seq_cnt_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[12]_i_1_n_7 ),
        .Q(seq_cnt_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seq_cnt_reg[12]_i_1 
       (.CI(\seq_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_seq_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\seq_cnt_reg[12]_i_1_n_1 ,\seq_cnt_reg[12]_i_1_n_2 ,\seq_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seq_cnt_reg[12]_i_1_n_4 ,\seq_cnt_reg[12]_i_1_n_5 ,\seq_cnt_reg[12]_i_1_n_6 ,\seq_cnt_reg[12]_i_1_n_7 }),
        .S(seq_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[12]_i_1_n_6 ),
        .Q(seq_cnt_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[12]_i_1_n_5 ),
        .Q(seq_cnt_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[12]_i_1_n_4 ),
        .Q(seq_cnt_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[0]_i_2_n_6 ),
        .Q(seq_cnt_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[0]_i_2_n_5 ),
        .Q(seq_cnt_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[0]_i_2_n_4 ),
        .Q(seq_cnt_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[4]_i_1_n_7 ),
        .Q(seq_cnt_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seq_cnt_reg[4]_i_1 
       (.CI(\seq_cnt_reg[0]_i_2_n_0 ),
        .CO({\seq_cnt_reg[4]_i_1_n_0 ,\seq_cnt_reg[4]_i_1_n_1 ,\seq_cnt_reg[4]_i_1_n_2 ,\seq_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seq_cnt_reg[4]_i_1_n_4 ,\seq_cnt_reg[4]_i_1_n_5 ,\seq_cnt_reg[4]_i_1_n_6 ,\seq_cnt_reg[4]_i_1_n_7 }),
        .S(seq_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[4]_i_1_n_6 ),
        .Q(seq_cnt_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[4]_i_1_n_5 ),
        .Q(seq_cnt_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[4]_i_1_n_4 ),
        .Q(seq_cnt_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[8]_i_1_n_7 ),
        .Q(seq_cnt_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seq_cnt_reg[8]_i_1 
       (.CI(\seq_cnt_reg[4]_i_1_n_0 ),
        .CO({\seq_cnt_reg[8]_i_1_n_0 ,\seq_cnt_reg[8]_i_1_n_1 ,\seq_cnt_reg[8]_i_1_n_2 ,\seq_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seq_cnt_reg[8]_i_1_n_4 ,\seq_cnt_reg[8]_i_1_n_5 ,\seq_cnt_reg[8]_i_1_n_6 ,\seq_cnt_reg[8]_i_1_n_7 }),
        .S(seq_cnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \seq_cnt_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\seq_cnt_reg[0]_0 ),
        .D(\seq_cnt_reg[8]_i_1_n_6 ),
        .Q(seq_cnt_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \time_cnt[0]_i_1 
       (.I0(\time_cnt_reg_n_0_[0] ),
        .I1(\time_cnt[0]_i_2_n_0 ),
        .O(time_cnt));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \time_cnt[0]_i_2 
       (.I0(\time_cnt[0]_i_3_n_0 ),
        .I1(\time_cnt[0]_i_4_n_0 ),
        .I2(\time_cnt[0]_i_5_n_0 ),
        .I3(\time_cnt_reg_n_0_[8] ),
        .I4(\time_cnt_reg_n_0_[10] ),
        .I5(\time_cnt_reg_n_0_[5] ),
        .O(\time_cnt[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \time_cnt[0]_i_3 
       (.I0(\time_cnt_reg_n_0_[7] ),
        .I1(\time_cnt_reg_n_0_[1] ),
        .I2(\time_cnt_reg_n_0_[15] ),
        .I3(\time_cnt_reg_n_0_[14] ),
        .O(\time_cnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \time_cnt[0]_i_4 
       (.I0(\time_cnt_reg_n_0_[6] ),
        .I1(\time_cnt_reg_n_0_[13] ),
        .I2(\time_cnt_reg_n_0_[12] ),
        .I3(\time_cnt_reg_n_0_[4] ),
        .O(\time_cnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \time_cnt[0]_i_5 
       (.I0(\time_cnt_reg_n_0_[11] ),
        .I1(\time_cnt_reg_n_0_[3] ),
        .I2(\time_cnt_reg_n_0_[9] ),
        .I3(\time_cnt_reg_n_0_[2] ),
        .O(\time_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \time_cnt[15]_i_1 
       (.I0(\time_cnt[0]_i_2_n_0 ),
        .I1(\time_cnt_reg_n_0_[0] ),
        .O(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(time_cnt),
        .Q(\time_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[10]),
        .Q(\time_cnt_reg_n_0_[10] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[11]),
        .Q(\time_cnt_reg_n_0_[11] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[12]),
        .Q(\time_cnt_reg_n_0_[12] ),
        .R(timer));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \time_cnt_reg[12]_i_1 
       (.CI(\time_cnt_reg[8]_i_1_n_0 ),
        .CO({\time_cnt_reg[12]_i_1_n_0 ,\time_cnt_reg[12]_i_1_n_1 ,\time_cnt_reg[12]_i_1_n_2 ,\time_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\time_cnt_reg_n_0_[12] ,\time_cnt_reg_n_0_[11] ,\time_cnt_reg_n_0_[10] ,\time_cnt_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[13]),
        .Q(\time_cnt_reg_n_0_[13] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[14]),
        .Q(\time_cnt_reg_n_0_[14] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[15]),
        .Q(\time_cnt_reg_n_0_[15] ),
        .R(timer));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \time_cnt_reg[15]_i_2 
       (.CI(\time_cnt_reg[12]_i_1_n_0 ),
        .CO({\NLW_time_cnt_reg[15]_i_2_CO_UNCONNECTED [3:2],\time_cnt_reg[15]_i_2_n_2 ,\time_cnt_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_cnt_reg[15]_i_2_O_UNCONNECTED [3],data0[15:13]}),
        .S({1'b0,\time_cnt_reg_n_0_[15] ,\time_cnt_reg_n_0_[14] ,\time_cnt_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[1]),
        .Q(\time_cnt_reg_n_0_[1] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[2]),
        .Q(\time_cnt_reg_n_0_[2] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[3]),
        .Q(\time_cnt_reg_n_0_[3] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[4]),
        .Q(\time_cnt_reg_n_0_[4] ),
        .R(timer));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \time_cnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\time_cnt_reg[4]_i_1_n_0 ,\time_cnt_reg[4]_i_1_n_1 ,\time_cnt_reg[4]_i_1_n_2 ,\time_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(\time_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\time_cnt_reg_n_0_[4] ,\time_cnt_reg_n_0_[3] ,\time_cnt_reg_n_0_[2] ,\time_cnt_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[5]),
        .Q(\time_cnt_reg_n_0_[5] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[6]),
        .Q(\time_cnt_reg_n_0_[6] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[7]),
        .Q(\time_cnt_reg_n_0_[7] ),
        .R(timer));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[8]),
        .Q(\time_cnt_reg_n_0_[8] ),
        .R(timer));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \time_cnt_reg[8]_i_1 
       (.CI(\time_cnt_reg[4]_i_1_n_0 ),
        .CO({\time_cnt_reg[8]_i_1_n_0 ,\time_cnt_reg[8]_i_1_n_1 ,\time_cnt_reg[8]_i_1_n_2 ,\time_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\time_cnt_reg_n_0_[8] ,\time_cnt_reg_n_0_[7] ,\time_cnt_reg_n_0_[6] ,\time_cnt_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \time_cnt_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(data0[9]),
        .Q(\time_cnt_reg_n_0_[9] ),
        .R(timer));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[0]_i_2 
       (.I0(\timer_reg_n_0_[0] ),
        .O(\timer[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[0]_i_1_n_7 ),
        .Q(\timer_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\timer_reg[0]_i_1_n_0 ,\timer_reg[0]_i_1_n_1 ,\timer_reg[0]_i_1_n_2 ,\timer_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_reg[0]_i_1_n_4 ,\timer_reg[0]_i_1_n_5 ,\timer_reg[0]_i_1_n_6 ,\timer_reg[0]_i_1_n_7 }),
        .S({\timer_reg_n_0_[3] ,\timer_reg_n_0_[2] ,\timer_reg_n_0_[1] ,\timer[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[10] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[8]_i_1_n_5 ),
        .Q(\timer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[11] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[8]_i_1_n_4 ),
        .Q(\timer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[12] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[12]_i_1_n_7 ),
        .Q(\timer_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[12]_i_1 
       (.CI(\timer_reg[8]_i_1_n_0 ),
        .CO({\timer_reg[12]_i_1_n_0 ,\timer_reg[12]_i_1_n_1 ,\timer_reg[12]_i_1_n_2 ,\timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[12]_i_1_n_4 ,\timer_reg[12]_i_1_n_5 ,\timer_reg[12]_i_1_n_6 ,\timer_reg[12]_i_1_n_7 }),
        .S({\timer_reg_n_0_[15] ,\timer_reg_n_0_[14] ,\timer_reg_n_0_[13] ,\timer_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[13] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[12]_i_1_n_6 ),
        .Q(\timer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[14] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[12]_i_1_n_5 ),
        .Q(\timer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[15] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[12]_i_1_n_4 ),
        .Q(\timer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[16] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[16]_i_1_n_7 ),
        .Q(data2[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[16]_i_1 
       (.CI(\timer_reg[12]_i_1_n_0 ),
        .CO({\timer_reg[16]_i_1_n_0 ,\timer_reg[16]_i_1_n_1 ,\timer_reg[16]_i_1_n_2 ,\timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[16]_i_1_n_4 ,\timer_reg[16]_i_1_n_5 ,\timer_reg[16]_i_1_n_6 ,\timer_reg[16]_i_1_n_7 }),
        .S(data2[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[17] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[16]_i_1_n_6 ),
        .Q(data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[18] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[16]_i_1_n_5 ),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[19] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[16]_i_1_n_4 ),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[0]_i_1_n_6 ),
        .Q(\timer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[20] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[20]_i_1_n_7 ),
        .Q(data2[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[20]_i_1 
       (.CI(\timer_reg[16]_i_1_n_0 ),
        .CO({\timer_reg[20]_i_1_n_0 ,\timer_reg[20]_i_1_n_1 ,\timer_reg[20]_i_1_n_2 ,\timer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[20]_i_1_n_4 ,\timer_reg[20]_i_1_n_5 ,\timer_reg[20]_i_1_n_6 ,\timer_reg[20]_i_1_n_7 }),
        .S(data2[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[21] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[20]_i_1_n_6 ),
        .Q(data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[22] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[20]_i_1_n_5 ),
        .Q(data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[23] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[20]_i_1_n_4 ),
        .Q(data2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[24] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[24]_i_1_n_7 ),
        .Q(data2[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[24]_i_1 
       (.CI(\timer_reg[20]_i_1_n_0 ),
        .CO({\timer_reg[24]_i_1_n_0 ,\timer_reg[24]_i_1_n_1 ,\timer_reg[24]_i_1_n_2 ,\timer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[24]_i_1_n_4 ,\timer_reg[24]_i_1_n_5 ,\timer_reg[24]_i_1_n_6 ,\timer_reg[24]_i_1_n_7 }),
        .S(data2[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[25] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[24]_i_1_n_6 ),
        .Q(data2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[26] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[24]_i_1_n_5 ),
        .Q(data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[27] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[24]_i_1_n_4 ),
        .Q(data2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[28] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[28]_i_1_n_7 ),
        .Q(data2[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[28]_i_1 
       (.CI(\timer_reg[24]_i_1_n_0 ),
        .CO({\NLW_timer_reg[28]_i_1_CO_UNCONNECTED [3],\timer_reg[28]_i_1_n_1 ,\timer_reg[28]_i_1_n_2 ,\timer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[28]_i_1_n_4 ,\timer_reg[28]_i_1_n_5 ,\timer_reg[28]_i_1_n_6 ,\timer_reg[28]_i_1_n_7 }),
        .S(data2[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[29] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[28]_i_1_n_6 ),
        .Q(data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[0]_i_1_n_5 ),
        .Q(\timer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[30] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[28]_i_1_n_5 ),
        .Q(data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[31] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[28]_i_1_n_4 ),
        .Q(data2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[0]_i_1_n_4 ),
        .Q(\timer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[4]_i_1_n_7 ),
        .Q(\timer_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[4]_i_1 
       (.CI(\timer_reg[0]_i_1_n_0 ),
        .CO({\timer_reg[4]_i_1_n_0 ,\timer_reg[4]_i_1_n_1 ,\timer_reg[4]_i_1_n_2 ,\timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[4]_i_1_n_4 ,\timer_reg[4]_i_1_n_5 ,\timer_reg[4]_i_1_n_6 ,\timer_reg[4]_i_1_n_7 }),
        .S({\timer_reg_n_0_[7] ,\timer_reg_n_0_[6] ,\timer_reg_n_0_[5] ,\timer_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[4]_i_1_n_6 ),
        .Q(\timer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[4]_i_1_n_5 ),
        .Q(\timer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[4]_i_1_n_4 ),
        .Q(\timer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[8] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[8]_i_1_n_7 ),
        .Q(\timer_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \timer_reg[8]_i_1 
       (.CI(\timer_reg[4]_i_1_n_0 ),
        .CO({\timer_reg[8]_i_1_n_0 ,\timer_reg[8]_i_1_n_1 ,\timer_reg[8]_i_1_n_2 ,\timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[8]_i_1_n_4 ,\timer_reg[8]_i_1_n_5 ,\timer_reg[8]_i_1_n_6 ,\timer_reg[8]_i_1_n_7 }),
        .S({\timer_reg_n_0_[11] ,\timer_reg_n_0_[10] ,\timer_reg_n_0_[9] ,\timer_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[9] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(timer),
        .D(\timer_reg[8]_i_1_n_6 ),
        .Q(\timer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module poten_interface
   (SCL_TRI,
    SDA_TRI,
    main_state__0,
    rst,
    ifclk_out_OBUF_BUFG,
    LED_RED_3_OBUF,
    pll_locked,
    LED_RED_1_OBUF,
    rst_0,
    LED_GREEN_OBUF,
    poten3_value,
    poten4_value,
    poten1_value,
    poten2_value,
    \txr_reg[4]_0 ,
    SCL_IBUF,
    \fSDA_reg[0] ,
    SDA_IBUF);
  output SCL_TRI;
  output SDA_TRI;
  output [2:0]main_state__0;
  input rst;
  input ifclk_out_OBUF_BUFG;
  input LED_RED_3_OBUF;
  input pll_locked;
  input LED_RED_1_OBUF;
  input rst_0;
  input LED_GREEN_OBUF;
  input [6:0]poten3_value;
  input [7:0]poten4_value;
  input [6:0]poten1_value;
  input [6:0]poten2_value;
  input \txr_reg[4]_0 ;
  input SCL_IBUF;
  input \fSDA_reg[0] ;
  input SDA_IBUF;

  wire \FSM_sequential_main_state[0]_i_1_n_0 ;
  wire \FSM_sequential_main_state[1]_i_1_n_0 ;
  wire \FSM_sequential_main_state[2]_i_1_n_0 ;
  wire \FSM_sequential_main_state[2]_i_2_n_0 ;
  wire \FSM_sequential_sub_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sub_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sub_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sub_state_reg_n_0_[0] ;
  wire \FSM_sequential_sub_state_reg_n_0_[1] ;
  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire LED_RED_3_OBUF;
  wire SCL_IBUF;
  wire SCL_TRI;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire byte_controller_n_2;
  wire byte_controller_n_3;
  wire byte_controller_n_4;
  wire \cmd[3]_i_5_n_0 ;
  wire cmd_phase_i_1_n_0;
  wire cmd_phase_reg_n_0;
  wire \cmd_reg_n_0_[0] ;
  wire \cmd_reg_n_0_[2] ;
  wire \cmd_reg_n_0_[3] ;
  wire core_en;
  wire \fSDA_reg[0] ;
  wire ifclk_out_OBUF_BUFG;
  wire [2:0]main_state__0;
  wire [2:2]main_state__1;
  wire pll_locked;
  wire [6:0]poten1_value;
  wire [6:0]poten2_value;
  wire [6:0]poten3_value;
  wire [7:0]poten4_value;
  wire rst;
  wire rst_0;
  wire start_d;
  wire start_dd;
  wire [7:0]txr;
  wire \txr[0]_i_1_n_0 ;
  wire \txr[0]_i_2_n_0 ;
  wire \txr[0]_i_3_n_0 ;
  wire \txr[1]_i_1_n_0 ;
  wire \txr[1]_i_2_n_0 ;
  wire \txr[1]_i_3_n_0 ;
  wire \txr[2]_i_1_n_0 ;
  wire \txr[2]_i_2_n_0 ;
  wire \txr[3]_i_1_n_0 ;
  wire \txr[3]_i_2_n_0 ;
  wire \txr[4]_i_1_n_0 ;
  wire \txr[5]_i_1_n_0 ;
  wire \txr[5]_i_2_n_0 ;
  wire \txr[6]_i_1_n_0 ;
  wire \txr[6]_i_2_n_0 ;
  wire \txr[7]_i_1_n_0 ;
  wire \txr[7]_i_2_n_0 ;
  wire \txr[7]_i_3_n_0 ;
  wire \txr[7]_i_4_n_0 ;
  wire \txr[7]_i_5_n_0 ;
  wire \txr_reg[4]_0 ;

  LUT6 #(
    .INIT(64'hFF0000F4FFFF0004)) 
    \FSM_sequential_main_state[0]_i_1 
       (.I0(start_dd),
        .I1(start_d),
        .I2(main_state__0[1]),
        .I3(main_state__0[2]),
        .I4(main_state__0[0]),
        .I5(\FSM_sequential_main_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_main_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \FSM_sequential_main_state[1]_i_1 
       (.I0(main_state__0[1]),
        .I1(main_state__0[2]),
        .I2(main_state__0[0]),
        .I3(\FSM_sequential_main_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_main_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hE8CC)) 
    \FSM_sequential_main_state[2]_i_1 
       (.I0(main_state__0[1]),
        .I1(main_state__0[2]),
        .I2(main_state__0[0]),
        .I3(\FSM_sequential_main_state[2]_i_2_n_0 ),
        .O(\FSM_sequential_main_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_sequential_main_state[2]_i_2 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I2(cmd_phase_reg_n_0),
        .I3(\cmd_reg_n_0_[0] ),
        .O(\FSM_sequential_main_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_SET_POTEN1:001,STATE_SET_POTEN2:010,STATE_SET_POTEN3:011,STATE_SET_POTEN4:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_main_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_main_state[0]_i_1_n_0 ),
        .Q(main_state__0[0]),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_SET_POTEN1:001,STATE_SET_POTEN2:010,STATE_SET_POTEN3:011,STATE_SET_POTEN4:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_main_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_main_state[1]_i_1_n_0 ),
        .Q(main_state__0[1]),
        .R(rst));
  (* FSM_ENCODED_STATES = "STATE_IDLE:000,STATE_SET_POTEN1:001,STATE_SET_POTEN2:010,STATE_SET_POTEN3:011,STATE_SET_POTEN4:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_main_state_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_main_state[2]_i_1_n_0 ),
        .Q(main_state__0[2]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hAAAA9AAA)) 
    \FSM_sequential_sub_state[0]_i_1 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I2(\FSM_sequential_sub_state[1]_i_2_n_0 ),
        .I3(cmd_phase_reg_n_0),
        .I4(\cmd_reg_n_0_[0] ),
        .O(\FSM_sequential_sub_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \FSM_sequential_sub_state[1]_i_1 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I2(\FSM_sequential_sub_state[1]_i_2_n_0 ),
        .I3(cmd_phase_reg_n_0),
        .I4(\cmd_reg_n_0_[0] ),
        .O(\FSM_sequential_sub_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \FSM_sequential_sub_state[1]_i_2 
       (.I0(main_state__0[0]),
        .I1(main_state__0[1]),
        .I2(main_state__0[2]),
        .O(\FSM_sequential_sub_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "SUBSTATE_SEND_POTEN_ADDR:01,SUBSTATE_SEND_POTEN_VAL:10,SUBSTATE_SEND_SLAVE_ADDR:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sub_state_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_sub_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .R(rst));
  (* FSM_ENCODED_STATES = "SUBSTATE_SEND_POTEN_ADDR:01,SUBSTATE_SEND_POTEN_VAL:10,SUBSTATE_SEND_SLAVE_ADDR:00,iSTATE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sub_state_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_sub_state[1]_i_1_n_0 ),
        .Q(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .R(rst));
  i2c_master_byte_ctrl byte_controller
       (.\FSM_sequential_sub_state_reg[0] (byte_controller_n_3),
        .\FSM_sequential_sub_state_reg[0]_0 (byte_controller_n_4),
        .LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .Q(txr),
        .SCL_IBUF(SCL_IBUF),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI),
        .\cmd[3]_i_2 (main_state__0[0]),
        .\cmd[3]_i_2_0 (main_state__0[2]),
        .\cmd[3]_i_2_1 (main_state__0[1]),
        .cmd_ack_reg_0(\cmd_reg_n_0_[2] ),
        .cmd_phase_reg(byte_controller_n_2),
        .\cmd_reg[0] (cmd_phase_reg_n_0),
        .\cmd_reg[0]_0 (\FSM_sequential_sub_state_reg_n_0_[0] ),
        .\cmd_reg[0]_1 (\FSM_sequential_sub_state_reg_n_0_[1] ),
        .\cmd_reg[0]_2 (\cmd[3]_i_5_n_0 ),
        .\cmd_reg[0]_3 (\FSM_sequential_sub_state[1]_i_2_n_0 ),
        .\core_cmd_reg[0]_0 (\cmd_reg_n_0_[3] ),
        .core_en(core_en),
        .\fSDA_reg[0] (\fSDA_reg[0] ),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .ld_reg_0(\cmd_reg_n_0_[0] ),
        .pll_locked(pll_locked),
        .rst(rst),
        .rst_0(rst_0),
        .scl_oen_reg(SCL_TRI));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \cmd[3]_i_5 
       (.I0(main_state__0[1]),
        .I1(main_state__0[2]),
        .I2(main_state__0[0]),
        .O(\cmd[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hAADADADA)) 
    cmd_phase_i_1
       (.I0(cmd_phase_reg_n_0),
        .I1(\cmd_reg_n_0_[0] ),
        .I2(\FSM_sequential_sub_state[1]_i_2_n_0 ),
        .I3(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(cmd_phase_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_phase_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(cmd_phase_i_1_n_0),
        .Q(cmd_phase_reg_n_0),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(byte_controller_n_4),
        .Q(\cmd_reg_n_0_[0] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(byte_controller_n_3),
        .Q(\cmd_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(byte_controller_n_2),
        .Q(\cmd_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    core_en_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(1'b1),
        .Q(core_en),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    start_d_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(LED_RED_3_OBUF),
        .Q(start_d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_dd_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(start_d),
        .Q(start_dd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \txr[0]_i_1 
       (.I0(\txr[0]_i_2_n_0 ),
        .I1(\txr[0]_i_3_n_0 ),
        .I2(poten2_value[0]),
        .I3(\txr[7]_i_5_n_0 ),
        .I4(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .O(\txr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888000088880000)) 
    \txr[0]_i_2 
       (.I0(poten4_value[0]),
        .I1(main_state__0[2]),
        .I2(main_state__0[1]),
        .I3(main_state__0[0]),
        .I4(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I5(poten3_value[0]),
        .O(\txr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h008800FC008800CC)) 
    \txr[0]_i_3 
       (.I0(main_state__0[0]),
        .I1(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I2(poten1_value[0]),
        .I3(main_state__0[2]),
        .I4(main_state__0[1]),
        .I5(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .O(\txr[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \txr[1]_i_1 
       (.I0(\txr[1]_i_2_n_0 ),
        .I1(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I2(main_state__1),
        .I3(poten3_value[1]),
        .I4(\txr[1]_i_3_n_0 ),
        .O(\txr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88CFB8FC88CC88CC)) 
    \txr[1]_i_2 
       (.I0(poten4_value[1]),
        .I1(main_state__0[2]),
        .I2(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I3(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I4(main_state__0[0]),
        .I5(main_state__0[1]),
        .O(\txr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002200F000000000)) 
    \txr[1]_i_3 
       (.I0(poten2_value[1]),
        .I1(main_state__0[0]),
        .I2(poten1_value[1]),
        .I3(main_state__0[2]),
        .I4(main_state__0[1]),
        .I5(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .O(\txr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAEAEA)) 
    \txr[2]_i_1 
       (.I0(\txr[2]_i_2_n_0 ),
        .I1(main_state__0[2]),
        .I2(poten4_value[2]),
        .I3(poten3_value[2]),
        .I4(main_state__1),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD5D5D5)) 
    \txr[2]_i_2 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I1(poten1_value[2]),
        .I2(\txr[7]_i_4_n_0 ),
        .I3(\txr[7]_i_5_n_0 ),
        .I4(poten2_value[2]),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAEAEA)) 
    \txr[3]_i_1 
       (.I0(\txr[3]_i_2_n_0 ),
        .I1(main_state__0[2]),
        .I2(poten4_value[3]),
        .I3(poten3_value[3]),
        .I4(main_state__1),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD5D5D5)) 
    \txr[3]_i_2 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I1(poten1_value[3]),
        .I2(\txr[7]_i_4_n_0 ),
        .I3(\txr[7]_i_5_n_0 ),
        .I4(poten2_value[3]),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hFFD5)) 
    \txr[4]_i_1 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I1(poten4_value[4]),
        .I2(main_state__0[2]),
        .I3(\txr_reg[4]_0 ),
        .O(\txr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    \txr[5]_i_1 
       (.I0(\txr[5]_i_2_n_0 ),
        .I1(\txr[7]_i_4_n_0 ),
        .I2(poten1_value[4]),
        .I3(poten2_value[4]),
        .I4(\txr[7]_i_5_n_0 ),
        .I5(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .O(\txr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888000088880000)) 
    \txr[5]_i_2 
       (.I0(poten4_value[5]),
        .I1(main_state__0[2]),
        .I2(main_state__0[1]),
        .I3(main_state__0[0]),
        .I4(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I5(poten3_value[4]),
        .O(\txr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAEAEA)) 
    \txr[6]_i_1 
       (.I0(\txr[6]_i_2_n_0 ),
        .I1(main_state__0[2]),
        .I2(poten4_value[6]),
        .I3(poten3_value[5]),
        .I4(main_state__1),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD5D5D5)) 
    \txr[6]_i_2 
       (.I0(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I1(poten1_value[5]),
        .I2(\txr[7]_i_4_n_0 ),
        .I3(\txr[7]_i_5_n_0 ),
        .I4(poten2_value[5]),
        .I5(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .O(\txr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \txr[6]_i_3 
       (.I0(main_state__0[2]),
        .I1(main_state__0[1]),
        .I2(main_state__0[0]),
        .O(main_state__1));
  LUT6 #(
    .INIT(64'h002A002A002A2A00)) 
    \txr[7]_i_1 
       (.I0(LED_GREEN_OBUF),
        .I1(\FSM_sequential_sub_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I3(main_state__0[2]),
        .I4(main_state__0[1]),
        .I5(main_state__0[0]),
        .O(\txr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    \txr[7]_i_2 
       (.I0(\txr[7]_i_3_n_0 ),
        .I1(\txr[7]_i_4_n_0 ),
        .I2(poten1_value[6]),
        .I3(poten2_value[6]),
        .I4(\txr[7]_i_5_n_0 ),
        .I5(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .O(\txr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888000088880000)) 
    \txr[7]_i_3 
       (.I0(poten4_value[7]),
        .I1(main_state__0[2]),
        .I2(main_state__0[1]),
        .I3(main_state__0[0]),
        .I4(\FSM_sequential_sub_state_reg_n_0_[1] ),
        .I5(poten3_value[6]),
        .O(\txr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \txr[7]_i_4 
       (.I0(main_state__0[1]),
        .I1(main_state__0[2]),
        .O(\txr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \txr[7]_i_5 
       (.I0(main_state__0[2]),
        .I1(main_state__0[1]),
        .I2(main_state__0[0]),
        .O(\txr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[0]_i_1_n_0 ),
        .Q(txr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[1]_i_1_n_0 ),
        .Q(txr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[2]_i_1_n_0 ),
        .Q(txr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[3]_i_1_n_0 ),
        .Q(txr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[4]_i_1_n_0 ),
        .Q(txr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[5] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[5]_i_1_n_0 ),
        .Q(txr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[6] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[6]_i_1_n_0 ),
        .Q(txr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txr_reg[7] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(\txr[7]_i_1_n_0 ),
        .D(\txr[7]_i_2_n_0 ),
        .Q(txr[7]),
        .R(1'b0));
endmodule

module reset_subs
   (rst_0,
    rst_reg_0,
    rst,
    LED_GREEN_OBUF,
    ifclk_out_OBUF_BUFG,
    pll_locked,
    LED_RED_1_OBUF);
  output rst_0;
  output rst_reg_0;
  output rst;
  output LED_GREEN_OBUF;
  input ifclk_out_OBUF_BUFG;
  input pll_locked;
  input LED_RED_1_OBUF;

  wire LED_GREEN_OBUF;
  wire LED_RED_1_OBUF;
  wire [4:0]hold_counter0;
  wire \hold_counter[4]_i_1_n_0 ;
  wire [4:0]hold_counter_reg;
  wire ifclk_out_OBUF_BUFG;
  wire pll_locked;
  wire rst;
  wire rst_0;
  wire rst_i_1_n_0;
  wire rst_reg_0;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rst_0),
        .I1(LED_RED_1_OBUF),
        .I2(pll_locked),
        .O(rst));
  LUT3 #(
    .INIT(8'h02)) 
    LED_GREEN_OBUF_inst_i_1
       (.I0(pll_locked),
        .I1(LED_RED_1_OBUF),
        .I2(rst_0),
        .O(LED_GREEN_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \fSCL[2]_i_1 
       (.I0(rst_0),
        .I1(LED_RED_1_OBUF),
        .I2(pll_locked),
        .O(rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_counter[0]_i_1 
       (.I0(hold_counter_reg[0]),
        .O(hold_counter0[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hold_counter[1]_i_1 
       (.I0(hold_counter_reg[1]),
        .I1(hold_counter_reg[0]),
        .O(hold_counter0[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \hold_counter[2]_i_1 
       (.I0(hold_counter_reg[2]),
        .I1(hold_counter_reg[0]),
        .I2(hold_counter_reg[1]),
        .O(hold_counter0[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \hold_counter[3]_i_1 
       (.I0(hold_counter_reg[3]),
        .I1(hold_counter_reg[1]),
        .I2(hold_counter_reg[0]),
        .I3(hold_counter_reg[2]),
        .O(hold_counter0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \hold_counter[4]_i_1 
       (.I0(LED_RED_1_OBUF),
        .I1(pll_locked),
        .O(\hold_counter[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hold_counter[4]_i_2 
       (.I0(hold_counter_reg[3]),
        .I1(hold_counter_reg[1]),
        .I2(hold_counter_reg[0]),
        .I3(hold_counter_reg[2]),
        .I4(hold_counter_reg[4]),
        .O(sel));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \hold_counter[4]_i_3 
       (.I0(hold_counter_reg[4]),
        .I1(hold_counter_reg[2]),
        .I2(hold_counter_reg[0]),
        .I3(hold_counter_reg[1]),
        .I4(hold_counter_reg[3]),
        .O(hold_counter0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_counter_reg[0] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(hold_counter0[0]),
        .Q(hold_counter_reg[0]),
        .R(\hold_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_counter_reg[1] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(hold_counter0[1]),
        .Q(hold_counter_reg[1]),
        .R(\hold_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_counter_reg[2] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(hold_counter0[2]),
        .Q(hold_counter_reg[2]),
        .R(\hold_counter[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_counter_reg[3] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(hold_counter0[3]),
        .Q(hold_counter_reg[3]),
        .R(\hold_counter[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hold_counter_reg[4] 
       (.C(ifclk_out_OBUF_BUFG),
        .CE(sel),
        .D(hold_counter0[4]),
        .Q(hold_counter_reg[4]),
        .S(\hold_counter[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    rst_i_1
       (.I0(sel),
        .I1(pll_locked),
        .I2(LED_RED_1_OBUF),
        .O(rst_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_reg
       (.C(ifclk_out_OBUF_BUFG),
        .CE(1'b1),
        .D(rst_i_1_n_0),
        .Q(rst_0),
        .R(1'b0));
endmodule

module sort
   (CO,
    DI,
    \d_reg[0][1] ,
    \d_reg[0][3] ,
    \d_reg[0][5] ,
    \d_reg[0][7] ,
    \d_reg[1][12] ,
    \d_reg[0][9] ,
    \d_reg[0][11] ,
    S,
    \d_reg[0][12] ,
    \d_reg[0][13] ,
    D,
    \d_reg[0][0] ,
    \d_reg[0][2] ,
    \d_reg[0][4] ,
    \d_reg[0][6] ,
    \d_reg[0][8] ,
    \d_reg[0][10] ,
    \d_reg[1][13] ,
    Q,
    \pipeline1_reg[2][13] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    dout_01_carry__0_i_4__34_0,
    dout_01_carry__0_i_4__34_1,
    dout_01_carry__0_i_4__34_2,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][13]_0 ,
    \pipeline1_reg[2][0]_0 );
  output [0:0]CO;
  output [3:0]DI;
  output \d_reg[0][1] ;
  output \d_reg[0][3] ;
  output \d_reg[0][5] ;
  output \d_reg[0][7] ;
  output [2:0]\d_reg[1][12] ;
  output \d_reg[0][9] ;
  output \d_reg[0][11] ;
  output [0:0]S;
  output \d_reg[0][12] ;
  output \d_reg[0][13] ;
  output [13:0]D;
  output \d_reg[0][0] ;
  output \d_reg[0][2] ;
  output \d_reg[0][4] ;
  output \d_reg[0][6] ;
  output \d_reg[0][8] ;
  output \d_reg[0][10] ;
  output [13:0]\d_reg[1][13] ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[2][13] ;
  input \pipeline1_reg[2][0] ;
  input \pipeline1_reg[2][1] ;
  input \pipeline1_reg[2][2] ;
  input \pipeline1_reg[2][3] ;
  input \pipeline1_reg[2][4] ;
  input \pipeline1_reg[2][5] ;
  input \pipeline1_reg[2][6] ;
  input \pipeline1_reg[2][7] ;
  input \pipeline1_reg[2][8] ;
  input \pipeline1_reg[2][9] ;
  input \pipeline1_reg[2][10] ;
  input \pipeline1_reg[2][11] ;
  input [1:0]dout_01_carry__0_i_4__34_0;
  input [1:0]dout_01_carry__0_i_4__34_1;
  input [0:0]dout_01_carry__0_i_4__34_2;
  input \pipeline1_reg[2][12] ;
  input \pipeline1_reg[2][13]_0 ;
  input [0:0]\pipeline1_reg[2][0]_0 ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire \d_reg[0][0] ;
  wire \d_reg[0][10] ;
  wire \d_reg[0][11] ;
  wire \d_reg[0][12] ;
  wire \d_reg[0][13] ;
  wire \d_reg[0][1] ;
  wire \d_reg[0][2] ;
  wire \d_reg[0][3] ;
  wire \d_reg[0][4] ;
  wire \d_reg[0][5] ;
  wire \d_reg[0][6] ;
  wire \d_reg[0][7] ;
  wire \d_reg[0][8] ;
  wire \d_reg[0][9] ;
  wire [2:0]\d_reg[1][12] ;
  wire [13:0]\d_reg[1][13] ;
  wire dout_01_carry__0_i_1__33_n_0;
  wire dout_01_carry__0_i_2__33_n_0;
  wire dout_01_carry__0_i_3__33_n_0;
  wire dout_01_carry__0_i_4__33_n_0;
  wire [1:0]dout_01_carry__0_i_4__34_0;
  wire [1:0]dout_01_carry__0_i_4__34_1;
  wire [0:0]dout_01_carry__0_i_4__34_2;
  wire dout_01_carry__0_i_5__33_n_0;
  wire dout_01_carry__0_i_6__33_n_0;
  wire dout_01_carry__0_i_7__17_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__33_n_0;
  wire dout_01_carry_i_2__33_n_0;
  wire dout_01_carry_i_3__33_n_0;
  wire dout_01_carry_i_4__33_n_0;
  wire dout_01_carry_i_5__33_n_0;
  wire dout_01_carry_i_6__33_n_0;
  wire dout_01_carry_i_7__33_n_0;
  wire dout_01_carry_i_8__33_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[2][0] ;
  wire [0:0]\pipeline1_reg[2][0]_0 ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire \pipeline1_reg[2][12] ;
  wire [13:0]\pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][13]_0 ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire \pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__33_n_0,dout_01_carry_i_2__33_n_0,dout_01_carry_i_3__33_n_0,dout_01_carry_i_4__33_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__33_n_0,dout_01_carry_i_6__33_n_0,dout_01_carry_i_7__33_n_0,dout_01_carry_i_8__33_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__33_n_0,dout_01_carry__0_i_2__33_n_0,dout_01_carry__0_i_3__33_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__33_n_0,dout_01_carry__0_i_5__33_n_0,dout_01_carry__0_i_6__33_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__33
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[2][13] [13]),
        .O(dout_01_carry__0_i_1__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(\d_reg[0][13] ),
        .I5(\pipeline1_reg[2][13]_0 ),
        .O(\d_reg[1][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__33
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(\pipeline1_reg[2][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][10] ),
        .I4(\pipeline1_reg[2][11] ),
        .I5(\d_reg[0][11] ),
        .O(\d_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__33
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(\pipeline1_reg[2][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][8] ),
        .I4(\pipeline1_reg[2][9] ),
        .I5(\d_reg[0][9] ),
        .O(\d_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__33
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(\pipeline1_reg[2][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__33_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__34
       (.I0(\d_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__34_0[0]),
        .I2(dout_01_carry__0_i_4__34_1[0]),
        .I3(dout_01_carry__0_i_4__34_2),
        .I4(dout_01_carry__0_i_7__17_n_0),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__33
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[2][13] [11]),
        .O(dout_01_carry__0_i_5__33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__33
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[2][13] [9]),
        .O(dout_01_carry__0_i_6__33_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_7__17
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__34_2),
        .I4(dout_01_carry__0_i_4__34_1[1]),
        .I5(dout_01_carry__0_i_4__34_0[1]),
        .O(dout_01_carry__0_i_7__17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__33
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(\pipeline1_reg[2][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][6] ),
        .I4(\pipeline1_reg[2][7] ),
        .I5(\d_reg[0][7] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__33
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(\pipeline1_reg[2][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][4] ),
        .I4(\pipeline1_reg[2][5] ),
        .I5(\d_reg[0][5] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__33
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(\pipeline1_reg[2][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][2] ),
        .I4(\pipeline1_reg[2][3] ),
        .I5(\d_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__33
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(\pipeline1_reg[2][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__33_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__34
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][0] ),
        .I4(\pipeline1_reg[2][1] ),
        .I5(\d_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__33
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[2][13] [7]),
        .O(dout_01_carry_i_5__33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__33
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[2][13] [5]),
        .O(dout_01_carry_i_6__33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__33
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[2][13] [3]),
        .O(dout_01_carry_i_7__33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__33
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[2][13] [1]),
        .O(dout_01_carry_i_8__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][0]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [0]),
        .I1(Q[0]),
        .I2(CO),
        .O(\d_reg[1][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][10]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [10]),
        .I1(Q[10]),
        .I2(CO),
        .O(\d_reg[1][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][11]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [11]),
        .I1(Q[11]),
        .I2(CO),
        .O(\d_reg[1][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][12]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [12]),
        .I1(Q[12]),
        .I2(CO),
        .O(\d_reg[1][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][13]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [13]),
        .I1(Q[13]),
        .I2(CO),
        .O(\d_reg[1][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][1]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [1]),
        .I1(Q[1]),
        .I2(CO),
        .O(\d_reg[1][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][2]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [2]),
        .I1(Q[2]),
        .I2(CO),
        .O(\d_reg[1][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][3]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [3]),
        .I1(Q[3]),
        .I2(CO),
        .O(\d_reg[1][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][4]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [4]),
        .I1(Q[4]),
        .I2(CO),
        .O(\d_reg[1][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][5]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [5]),
        .I1(Q[5]),
        .I2(CO),
        .O(\d_reg[1][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][6]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [6]),
        .I1(Q[6]),
        .I2(CO),
        .O(\d_reg[1][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][7]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\d_reg[1][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][8]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [8]),
        .I1(Q[8]),
        .I2(CO),
        .O(\d_reg[1][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][9]_i_1__2 
       (.I0(\pipeline1_reg[2][13] [9]),
        .I1(Q[9]),
        .I2(CO),
        .O(\d_reg[1][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][0]_i_2__2 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .O(\d_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][10]_i_2__2 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .O(\d_reg[0][10] ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][11]_i_2__2 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .O(\d_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][12]_i_2__2 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .O(\d_reg[0][12] ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][13]_i_2__2 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .O(\d_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][1]_i_2__2 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .O(\d_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][2]_i_2__2 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .O(\d_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][3]_i_2__2 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .O(\d_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][4]_i_2__2 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .O(\d_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][5]_i_2__2 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .O(\d_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][6]_i_2__2 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .O(\d_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][7]_i_2__2 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .O(\d_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][8]_i_2__2 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .O(\d_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][9]_i_2__2 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .O(\d_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][0]_i_1__2 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .I3(\pipeline1_reg[2][0] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][10]_i_1__2 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .I3(\pipeline1_reg[2][10] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][11]_i_1__2 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .I3(\pipeline1_reg[2][11] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][12]_i_1__2 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .I3(\pipeline1_reg[2][12] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][13]_i_1__2 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .I3(\pipeline1_reg[2][13]_0 ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][1]_i_1__2 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .I3(\pipeline1_reg[2][1] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][2]_i_1__2 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .I3(\pipeline1_reg[2][2] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][3]_i_1__2 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .I3(\pipeline1_reg[2][3] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][4]_i_1__2 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .I3(\pipeline1_reg[2][4] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][5]_i_1__2 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .I3(\pipeline1_reg[2][5] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][6]_i_1__2 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .I3(\pipeline1_reg[2][6] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][7]_i_1__2 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .I3(\pipeline1_reg[2][7] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][8]_i_1__2 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .I3(\pipeline1_reg[2][8] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][9]_i_1__2 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .I3(\pipeline1_reg[2][9] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_1
   (\d_reg[2][12] ,
    S,
    DI,
    \d_reg[2][12]_0 ,
    \d_reg[3][12] ,
    \d_reg[3][6] ,
    \d_reg[3][10] ,
    D,
    \d_reg[4][13] ,
    \d_reg[3][13] ,
    \d_reg[3][0] ,
    \d_reg[3][1] ,
    \d_reg[3][2] ,
    \d_reg[3][3] ,
    \d_reg[3][4] ,
    \d_reg[3][5] ,
    \d_reg[3][6]_0 ,
    \d_reg[3][7] ,
    \d_reg[3][8] ,
    \d_reg[3][9] ,
    \d_reg[3][10]_0 ,
    \d_reg[3][11] ,
    \d_reg[3][12]_0 ,
    \d_reg[3][13]_0 ,
    Q,
    \pipeline1_reg[4][13] ,
    \pipeline1_reg[4][13]_0 ,
    \pipeline1_reg[1][0] ,
    CO,
    dout_01_carry__0_i_5__34_0,
    dout_01_carry__0_i_5__34_1,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[1][0]_0 ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[1][13] );
  output [0:0]\d_reg[2][12] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\d_reg[2][12]_0 ;
  output [2:0]\d_reg[3][12] ;
  output [3:0]\d_reg[3][6] ;
  output [1:0]\d_reg[3][10] ;
  output [13:0]D;
  output [13:0]\d_reg[4][13] ;
  output [13:0]\d_reg[3][13] ;
  output \d_reg[3][0] ;
  output \d_reg[3][1] ;
  output \d_reg[3][2] ;
  output \d_reg[3][3] ;
  output \d_reg[3][4] ;
  output \d_reg[3][5] ;
  output \d_reg[3][6]_0 ;
  output \d_reg[3][7] ;
  output \d_reg[3][8] ;
  output \d_reg[3][9] ;
  output \d_reg[3][10]_0 ;
  output \d_reg[3][11] ;
  output \d_reg[3][12]_0 ;
  output \d_reg[3][13]_0 ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[4][13] ;
  input [13:0]\pipeline1_reg[4][13]_0 ;
  input \pipeline1_reg[1][0] ;
  input [0:0]CO;
  input [5:0]dout_01_carry__0_i_5__34_0;
  input [5:0]dout_01_carry__0_i_5__34_1;
  input \pipeline1_reg[1][2] ;
  input \pipeline1_reg[1][4] ;
  input \pipeline1_reg[1][6] ;
  input \pipeline1_reg[1][8] ;
  input \pipeline1_reg[1][10] ;
  input [0:0]\pipeline1_reg[4][0] ;
  input [0:0]\pipeline1_reg[1][0]_0 ;
  input \pipeline1_reg[1][1] ;
  input \pipeline1_reg[1][3] ;
  input \pipeline1_reg[1][5] ;
  input \pipeline1_reg[1][7] ;
  input \pipeline1_reg[1][9] ;
  input \pipeline1_reg[1][11] ;
  input \pipeline1_reg[1][12] ;
  input \pipeline1_reg[1][13] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]\d_reg[2][12] ;
  wire [2:0]\d_reg[2][12]_0 ;
  wire \d_reg[3][0] ;
  wire [1:0]\d_reg[3][10] ;
  wire \d_reg[3][10]_0 ;
  wire \d_reg[3][11] ;
  wire [2:0]\d_reg[3][12] ;
  wire \d_reg[3][12]_0 ;
  wire [13:0]\d_reg[3][13] ;
  wire \d_reg[3][13]_0 ;
  wire \d_reg[3][1] ;
  wire \d_reg[3][2] ;
  wire \d_reg[3][3] ;
  wire \d_reg[3][4] ;
  wire \d_reg[3][5] ;
  wire [3:0]\d_reg[3][6] ;
  wire \d_reg[3][6]_0 ;
  wire \d_reg[3][7] ;
  wire \d_reg[3][8] ;
  wire \d_reg[3][9] ;
  wire [13:0]\d_reg[4][13] ;
  wire dout_01_carry__0_i_1__31_n_0;
  wire dout_01_carry__0_i_2__31_n_0;
  wire dout_01_carry__0_i_3__31_n_0;
  wire dout_01_carry__0_i_4__31_n_0;
  wire dout_01_carry__0_i_5__31_n_0;
  wire [5:0]dout_01_carry__0_i_5__34_0;
  wire [5:0]dout_01_carry__0_i_5__34_1;
  wire dout_01_carry__0_i_6__31_n_0;
  wire dout_01_carry__0_i_7__18_n_0;
  wire dout_01_carry__0_i_8__17_n_0;
  wire dout_01_carry__0_i_8__18_n_0;
  wire dout_01_carry__0_i_9__17_n_0;
  wire dout_01_carry__0_i_9__18_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__17_n_0;
  wire dout_01_carry_i_10__18_n_0;
  wire dout_01_carry_i_11__17_n_0;
  wire dout_01_carry_i_11__18_n_0;
  wire dout_01_carry_i_12__17_n_0;
  wire dout_01_carry_i_12__18_n_0;
  wire dout_01_carry_i_1__31_n_0;
  wire dout_01_carry_i_2__31_n_0;
  wire dout_01_carry_i_3__31_n_0;
  wire dout_01_carry_i_4__31_n_0;
  wire dout_01_carry_i_5__31_n_0;
  wire dout_01_carry_i_6__31_n_0;
  wire dout_01_carry_i_7__31_n_0;
  wire dout_01_carry_i_8__31_n_0;
  wire dout_01_carry_i_9__17_n_0;
  wire dout_01_carry_i_9__18_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[1][0] ;
  wire [0:0]\pipeline1_reg[1][0]_0 ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire \pipeline1_reg[1][12] ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire \pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [0:0]\pipeline1_reg[4][0] ;
  wire [13:0]\pipeline1_reg[4][13] ;
  wire [13:0]\pipeline1_reg[4][13]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__31_n_0,dout_01_carry_i_2__31_n_0,dout_01_carry_i_3__31_n_0,dout_01_carry_i_4__31_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__31_n_0,dout_01_carry_i_6__31_n_0,dout_01_carry_i_7__31_n_0,dout_01_carry_i_8__31_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__31_n_0,dout_01_carry__0_i_2__31_n_0,dout_01_carry__0_i_3__31_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__31_n_0,dout_01_carry__0_i_5__31_n_0,dout_01_carry__0_i_6__31_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__31
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[4][13] [13]),
        .O(dout_01_carry__0_i_1__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(dout_01_carry__0_i_7__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [13]),
        .O(\d_reg[3][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__31
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(\pipeline1_reg[4][13]_0 [11]),
        .I5(dout_01_carry__0_i_8__18_n_0),
        .O(\d_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__31
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(\pipeline1_reg[4][13]_0 [9]),
        .I5(dout_01_carry__0_i_9__18_n_0),
        .O(\d_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__31
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\pipeline1_reg[4][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__32
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(\pipeline1_reg[4][13]_0 [13]),
        .I5(dout_01_carry__0_i_7__18_n_0),
        .O(\d_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__31
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[4][13] [11]),
        .O(dout_01_carry__0_i_5__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__32
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(dout_01_carry__0_i_8__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [11]),
        .O(\d_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__34
       (.I0(\pipeline1_reg[1][10] ),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[10]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_8__17_n_0),
        .O(\d_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__31
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[4][13] [9]),
        .O(dout_01_carry__0_i_6__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__32
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(dout_01_carry__0_i_9__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [9]),
        .O(\d_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__34
       (.I0(\pipeline1_reg[1][8] ),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[8]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_9__17_n_0),
        .O(\d_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__18
       (.I0(Q[13]),
        .I1(\pipeline1_reg[4][13] [13]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_7__18_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_8__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[11]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[5]),
        .I5(dout_01_carry__0_i_5__34_1[5]),
        .O(dout_01_carry__0_i_8__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__18
       (.I0(Q[11]),
        .I1(\pipeline1_reg[4][13] [11]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_8__18_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_9__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[9]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[4]),
        .I5(dout_01_carry__0_i_5__34_1[4]),
        .O(dout_01_carry__0_i_9__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__18
       (.I0(Q[9]),
        .I1(\pipeline1_reg[4][13] [9]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_9__18_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_10__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[5]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[2]),
        .I5(dout_01_carry__0_i_5__34_1[2]),
        .O(dout_01_carry_i_10__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__18
       (.I0(Q[5]),
        .I1(\pipeline1_reg[4][13] [5]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_10__18_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_11__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[3]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[1]),
        .I5(dout_01_carry__0_i_5__34_1[1]),
        .O(dout_01_carry_i_11__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__18
       (.I0(Q[3]),
        .I1(\pipeline1_reg[4][13] [3]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_11__18_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_12__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[1]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[0]),
        .I5(dout_01_carry__0_i_5__34_1[0]),
        .O(dout_01_carry_i_12__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__18
       (.I0(Q[1]),
        .I1(\pipeline1_reg[4][13] [1]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_12__18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__31
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(\pipeline1_reg[4][13]_0 [7]),
        .I5(dout_01_carry_i_9__18_n_0),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__31
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(\pipeline1_reg[4][13]_0 [5]),
        .I5(dout_01_carry_i_10__18_n_0),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__31
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(\pipeline1_reg[4][13]_0 [3]),
        .I5(dout_01_carry_i_11__18_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__31
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__31_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__32
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(\pipeline1_reg[4][13]_0 [1]),
        .I5(dout_01_carry_i_12__18_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__31
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[4][13] [7]),
        .O(dout_01_carry_i_5__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__32
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(dout_01_carry_i_9__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__34
       (.I0(\pipeline1_reg[1][6] ),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[6]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_9__17_n_0),
        .O(\d_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__31
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[4][13] [5]),
        .O(dout_01_carry_i_6__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__32
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(dout_01_carry_i_10__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__34
       (.I0(\pipeline1_reg[1][4] ),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[4]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_10__17_n_0),
        .O(\d_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__31
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[4][13] [3]),
        .O(dout_01_carry_i_7__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__32
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(dout_01_carry_i_11__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__34
       (.I0(\pipeline1_reg[1][2] ),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[2]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_11__17_n_0),
        .O(\d_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__31
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[4][13] [1]),
        .O(dout_01_carry_i_8__31_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__32
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(dout_01_carry_i_12__18_n_0),
        .I5(\pipeline1_reg[4][13]_0 [1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__34
       (.I0(\pipeline1_reg[1][0] ),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[0]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_12__17_n_0),
        .O(\d_reg[3][6] [0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_9__17
       (.I0(\d_reg[2][12] ),
        .I1(Q[7]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__34_0[3]),
        .I5(dout_01_carry__0_i_5__34_1[3]),
        .O(dout_01_carry_i_9__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__18
       (.I0(Q[7]),
        .I1(\pipeline1_reg[4][13] [7]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_9__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][0]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][0] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][10]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][10] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][11]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][11] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][12]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][12] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][13]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][13] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][1]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][1] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][2]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][2] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][3]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][3] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][4]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][4] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][5]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][5] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][6]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][6] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][7]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][7] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][8]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][8] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][9]_i_1__2 
       (.I0(\pipeline1_reg[4][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][9] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][0]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][10]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][11]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][12]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][12]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][13]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][1]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][1] ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][2]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][3]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][4]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][5]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][6]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][7]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][8]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][9]_i_2__2 
       (.I0(\pipeline1_reg[4][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][0]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[4][13] [0]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][10]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[4][13] [10]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][11]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][12]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[4][13] [12]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][13]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[4][13] [13]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][1]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][2]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[4][13] [2]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][3]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][4]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[4][13] [4]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][5]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][6]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[4][13] [6]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][7]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][8]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[4][13] [8]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][9]_i_1__2 
       (.I0(\pipeline1_reg[4][13]_0 [9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][0]_i_1__2 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][10]_i_1__2 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][11]_i_1__2 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[4][13] [11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [11]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][12]_i_1__2 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][13]_i_1__2 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[4][13] [13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [13]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][1]_i_1__2 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[4][13] [1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [1]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][2]_i_1__2 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][3]_i_1__2 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[4][13] [3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [3]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][4]_i_1__2 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][5]_i_1__2 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[4][13] [5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [5]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][6]_i_1__2 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][7]_i_1__2 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[4][13] [7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [7]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][8]_i_1__2 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][9]_i_1__2 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[4][13] [9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [9]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_10
   (CO,
    DI,
    \d_reg[0][1] ,
    \d_reg[0][3] ,
    \d_reg[0][5] ,
    \d_reg[0][7] ,
    \d_reg[1][12] ,
    \d_reg[0][9] ,
    \d_reg[0][11] ,
    S,
    \d_reg[0][12] ,
    \d_reg[0][13] ,
    D,
    \d_reg[0][0] ,
    \d_reg[0][2] ,
    \d_reg[0][4] ,
    \d_reg[0][6] ,
    \d_reg[0][8] ,
    \d_reg[0][10] ,
    \d_reg[1][13] ,
    Q,
    \pipeline1_reg[2][13] ,
    din_1,
    dout_01_carry__0_i_4__30_0,
    dout_01_carry__0_i_4__30_1,
    dout_01_carry__0_i_4__30_2,
    \pipeline1_reg[2][0] );
  output [0:0]CO;
  output [3:0]DI;
  output \d_reg[0][1] ;
  output \d_reg[0][3] ;
  output \d_reg[0][5] ;
  output \d_reg[0][7] ;
  output [2:0]\d_reg[1][12] ;
  output \d_reg[0][9] ;
  output \d_reg[0][11] ;
  output [0:0]S;
  output \d_reg[0][12] ;
  output \d_reg[0][13] ;
  output [13:0]D;
  output \d_reg[0][0] ;
  output \d_reg[0][2] ;
  output \d_reg[0][4] ;
  output \d_reg[0][6] ;
  output \d_reg[0][8] ;
  output \d_reg[0][10] ;
  output [13:0]\d_reg[1][13] ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[2][13] ;
  input [13:0]din_1;
  input [1:0]dout_01_carry__0_i_4__30_0;
  input [1:0]dout_01_carry__0_i_4__30_1;
  input [0:0]dout_01_carry__0_i_4__30_2;
  input [0:0]\pipeline1_reg[2][0] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire \d_reg[0][0] ;
  wire \d_reg[0][10] ;
  wire \d_reg[0][11] ;
  wire \d_reg[0][12] ;
  wire \d_reg[0][13] ;
  wire \d_reg[0][1] ;
  wire \d_reg[0][2] ;
  wire \d_reg[0][3] ;
  wire \d_reg[0][4] ;
  wire \d_reg[0][5] ;
  wire \d_reg[0][6] ;
  wire \d_reg[0][7] ;
  wire \d_reg[0][8] ;
  wire \d_reg[0][9] ;
  wire [2:0]\d_reg[1][12] ;
  wire [13:0]\d_reg[1][13] ;
  wire [13:0]din_1;
  wire dout_01_carry__0_i_1__29_n_0;
  wire dout_01_carry__0_i_2__29_n_0;
  wire dout_01_carry__0_i_3__29_n_0;
  wire dout_01_carry__0_i_4__29_n_0;
  wire [1:0]dout_01_carry__0_i_4__30_0;
  wire [1:0]dout_01_carry__0_i_4__30_1;
  wire [0:0]dout_01_carry__0_i_4__30_2;
  wire dout_01_carry__0_i_5__29_n_0;
  wire dout_01_carry__0_i_6__29_n_0;
  wire dout_01_carry__0_i_7__15_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__29_n_0;
  wire dout_01_carry_i_2__29_n_0;
  wire dout_01_carry_i_3__29_n_0;
  wire dout_01_carry_i_4__29_n_0;
  wire dout_01_carry_i_5__29_n_0;
  wire dout_01_carry_i_6__29_n_0;
  wire dout_01_carry_i_7__29_n_0;
  wire dout_01_carry_i_8__29_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][0] ;
  wire [13:0]\pipeline1_reg[2][13] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__29_n_0,dout_01_carry_i_2__29_n_0,dout_01_carry_i_3__29_n_0,dout_01_carry_i_4__29_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__29_n_0,dout_01_carry_i_6__29_n_0,dout_01_carry_i_7__29_n_0,dout_01_carry_i_8__29_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__29_n_0,dout_01_carry__0_i_2__29_n_0,dout_01_carry__0_i_3__29_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__29_n_0,dout_01_carry__0_i_5__29_n_0,dout_01_carry__0_i_6__29_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__29
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[2][13] [13]),
        .O(dout_01_carry__0_i_1__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[12]),
        .I3(din_1[12]),
        .I4(\d_reg[0][13] ),
        .I5(din_1[13]),
        .O(\d_reg[1][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__29
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(\pipeline1_reg[2][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[10]),
        .I3(din_1[10]),
        .I4(din_1[11]),
        .I5(\d_reg[0][11] ),
        .O(\d_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__29
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(\pipeline1_reg[2][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[8]),
        .I3(din_1[8]),
        .I4(din_1[9]),
        .I5(\d_reg[0][9] ),
        .O(\d_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__29
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(\pipeline1_reg[2][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__29_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__30
       (.I0(\d_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__30_0[0]),
        .I2(dout_01_carry__0_i_4__30_1[0]),
        .I3(dout_01_carry__0_i_4__30_2),
        .I4(dout_01_carry__0_i_7__15_n_0),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__29
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[2][13] [11]),
        .O(dout_01_carry__0_i_5__29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__29
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[2][13] [9]),
        .O(dout_01_carry__0_i_6__29_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_7__15
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__30_2),
        .I4(dout_01_carry__0_i_4__30_1[1]),
        .I5(dout_01_carry__0_i_4__30_0[1]),
        .O(dout_01_carry__0_i_7__15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__29
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(\pipeline1_reg[2][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[6]),
        .I3(din_1[6]),
        .I4(din_1[7]),
        .I5(\d_reg[0][7] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__29
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(\pipeline1_reg[2][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[4]),
        .I3(din_1[4]),
        .I4(din_1[5]),
        .I5(\d_reg[0][5] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__29
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(\pipeline1_reg[2][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[2]),
        .I3(din_1[2]),
        .I4(din_1[3]),
        .I5(\d_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__29
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(\pipeline1_reg[2][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__29_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__30
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[0]),
        .I3(din_1[0]),
        .I4(din_1[1]),
        .I5(\d_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__29
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[2][13] [7]),
        .O(dout_01_carry_i_5__29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__29
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[2][13] [5]),
        .O(dout_01_carry_i_6__29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__29
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[2][13] [3]),
        .O(dout_01_carry_i_7__29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__29
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[2][13] [1]),
        .O(dout_01_carry_i_8__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][0]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [0]),
        .I1(Q[0]),
        .I2(CO),
        .O(\d_reg[1][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][10]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [10]),
        .I1(Q[10]),
        .I2(CO),
        .O(\d_reg[1][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][11]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [11]),
        .I1(Q[11]),
        .I2(CO),
        .O(\d_reg[1][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][12]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [12]),
        .I1(Q[12]),
        .I2(CO),
        .O(\d_reg[1][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][13]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [13]),
        .I1(Q[13]),
        .I2(CO),
        .O(\d_reg[1][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][1]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [1]),
        .I1(Q[1]),
        .I2(CO),
        .O(\d_reg[1][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][2]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [2]),
        .I1(Q[2]),
        .I2(CO),
        .O(\d_reg[1][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][3]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [3]),
        .I1(Q[3]),
        .I2(CO),
        .O(\d_reg[1][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][4]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [4]),
        .I1(Q[4]),
        .I2(CO),
        .O(\d_reg[1][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][5]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [5]),
        .I1(Q[5]),
        .I2(CO),
        .O(\d_reg[1][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][6]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [6]),
        .I1(Q[6]),
        .I2(CO),
        .O(\d_reg[1][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][7]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\d_reg[1][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][8]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [8]),
        .I1(Q[8]),
        .I2(CO),
        .O(\d_reg[1][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][9]_i_1__1 
       (.I0(\pipeline1_reg[2][13] [9]),
        .I1(Q[9]),
        .I2(CO),
        .O(\d_reg[1][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][0]_i_2__1 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .O(\d_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][10]_i_2__1 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .O(\d_reg[0][10] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][11]_i_2__1 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .O(\d_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][12]_i_2__1 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .O(\d_reg[0][12] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][13]_i_2__1 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .O(\d_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][1]_i_2__1 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .O(\d_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][2]_i_2__1 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .O(\d_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][3]_i_2__1 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .O(\d_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][4]_i_2__1 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .O(\d_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][5]_i_2__1 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .O(\d_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][6]_i_2__1 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .O(\d_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][7]_i_2__1 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .O(\d_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][8]_i_2__1 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .O(\d_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][9]_i_2__1 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .O(\d_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][0]_i_1__1 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .I3(din_1[0]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][10]_i_1__1 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .I3(din_1[10]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][11]_i_1__1 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .I3(din_1[11]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][12]_i_1__1 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .I3(din_1[12]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][13]_i_1__1 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .I3(din_1[13]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][1]_i_1__1 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .I3(din_1[1]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][2]_i_1__1 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .I3(din_1[2]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][3]_i_1__1 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .I3(din_1[3]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][4]_i_1__1 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .I3(din_1[4]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][5]_i_1__1 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .I3(din_1[5]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][6]_i_1__1 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .I3(din_1[6]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][7]_i_1__1 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .I3(din_1[7]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][8]_i_1__1 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .I3(din_1[8]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][9]_i_1__1 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .I3(din_1[9]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_11
   (\d_reg[2][12] ,
    S,
    DI,
    \d_reg[2][12]_0 ,
    \d_reg[3][12] ,
    \d_reg[3][6] ,
    \d_reg[3][10] ,
    D,
    \d_reg[2][13] ,
    \d_reg[3][13] ,
    din_1,
    Q,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[1][0] ,
    CO,
    dout_01_carry__0_i_5__30_0,
    dout_01_carry__0_i_5__30_1,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[1][0]_0 ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[1][13] );
  output [0:0]\d_reg[2][12] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\d_reg[2][12]_0 ;
  output [2:0]\d_reg[3][12] ;
  output [3:0]\d_reg[3][6] ;
  output [1:0]\d_reg[3][10] ;
  output [13:0]D;
  output [13:0]\d_reg[2][13] ;
  output [13:0]\d_reg[3][13] ;
  output [13:0]din_1;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[3][13] ;
  input [13:0]\pipeline1_reg[3][13]_0 ;
  input \pipeline1_reg[1][0] ;
  input [0:0]CO;
  input [5:0]dout_01_carry__0_i_5__30_0;
  input [5:0]dout_01_carry__0_i_5__30_1;
  input \pipeline1_reg[1][2] ;
  input \pipeline1_reg[1][4] ;
  input \pipeline1_reg[1][6] ;
  input \pipeline1_reg[1][8] ;
  input \pipeline1_reg[1][10] ;
  input [0:0]\pipeline1_reg[3][0] ;
  input [0:0]\pipeline1_reg[1][0]_0 ;
  input \pipeline1_reg[1][1] ;
  input \pipeline1_reg[1][3] ;
  input \pipeline1_reg[1][5] ;
  input \pipeline1_reg[1][7] ;
  input \pipeline1_reg[1][9] ;
  input \pipeline1_reg[1][11] ;
  input \pipeline1_reg[1][12] ;
  input \pipeline1_reg[1][13] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]\d_reg[2][12] ;
  wire [2:0]\d_reg[2][12]_0 ;
  wire [13:0]\d_reg[2][13] ;
  wire [1:0]\d_reg[3][10] ;
  wire [2:0]\d_reg[3][12] ;
  wire [13:0]\d_reg[3][13] ;
  wire [3:0]\d_reg[3][6] ;
  wire [13:1]din_0;
  wire [13:0]din_1;
  wire dout_01_carry__0_i_1__27_n_0;
  wire dout_01_carry__0_i_2__27_n_0;
  wire dout_01_carry__0_i_3__27_n_0;
  wire dout_01_carry__0_i_4__27_n_0;
  wire dout_01_carry__0_i_5__27_n_0;
  wire [5:0]dout_01_carry__0_i_5__30_0;
  wire [5:0]dout_01_carry__0_i_5__30_1;
  wire dout_01_carry__0_i_6__27_n_0;
  wire dout_01_carry__0_i_8__15_n_0;
  wire dout_01_carry__0_i_9__15_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__15_n_0;
  wire dout_01_carry_i_11__15_n_0;
  wire dout_01_carry_i_12__15_n_0;
  wire dout_01_carry_i_1__27_n_0;
  wire dout_01_carry_i_2__27_n_0;
  wire dout_01_carry_i_3__27_n_0;
  wire dout_01_carry_i_4__27_n_0;
  wire dout_01_carry_i_5__27_n_0;
  wire dout_01_carry_i_6__27_n_0;
  wire dout_01_carry_i_7__27_n_0;
  wire dout_01_carry_i_8__27_n_0;
  wire dout_01_carry_i_9__15_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[1][0] ;
  wire [0:0]\pipeline1_reg[1][0]_0 ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire \pipeline1_reg[1][12] ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire \pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [0:0]\pipeline1_reg[3][0] ;
  wire [13:0]\pipeline1_reg[3][13] ;
  wire [13:0]\pipeline1_reg[3][13]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__27_n_0,dout_01_carry_i_2__27_n_0,dout_01_carry_i_3__27_n_0,dout_01_carry_i_4__27_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__27_n_0,dout_01_carry_i_6__27_n_0,dout_01_carry_i_7__27_n_0,dout_01_carry_i_8__27_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__27_n_0,dout_01_carry__0_i_2__27_n_0,dout_01_carry__0_i_3__27_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__27_n_0,dout_01_carry__0_i_5__27_n_0,dout_01_carry__0_i_6__27_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__27
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[3][13] [13]),
        .O(dout_01_carry__0_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(din_0[13]),
        .I5(\pipeline1_reg[3][13]_0 [13]),
        .O(\d_reg[3][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__27
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(\pipeline1_reg[3][13]_0 [11]),
        .I5(din_0[11]),
        .O(\d_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__27
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(\pipeline1_reg[3][13]_0 [9]),
        .I5(din_0[9]),
        .O(\d_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__27
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\pipeline1_reg[3][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__28
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(\pipeline1_reg[3][13]_0 [13]),
        .I5(din_0[13]),
        .O(\d_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__27
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[3][13] [11]),
        .O(dout_01_carry__0_i_5__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__28
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(din_0[11]),
        .I5(\pipeline1_reg[3][13]_0 [11]),
        .O(\d_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__30
       (.I0(\pipeline1_reg[1][10] ),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[10]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_8__15_n_0),
        .O(\d_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__27
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[3][13] [9]),
        .O(dout_01_carry__0_i_6__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__28
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(din_0[9]),
        .I5(\pipeline1_reg[3][13]_0 [9]),
        .O(\d_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__30
       (.I0(\pipeline1_reg[1][8] ),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[8]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_9__15_n_0),
        .O(\d_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__16
       (.I0(Q[13]),
        .I1(\pipeline1_reg[3][13] [13]),
        .I2(\d_reg[2][12] ),
        .O(din_0[13]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_8__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[11]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[5]),
        .I5(dout_01_carry__0_i_5__30_1[5]),
        .O(dout_01_carry__0_i_8__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__16
       (.I0(Q[11]),
        .I1(\pipeline1_reg[3][13] [11]),
        .I2(\d_reg[2][12] ),
        .O(din_0[11]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_9__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[9]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[4]),
        .I5(dout_01_carry__0_i_5__30_1[4]),
        .O(dout_01_carry__0_i_9__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__16
       (.I0(Q[9]),
        .I1(\pipeline1_reg[3][13] [9]),
        .I2(\d_reg[2][12] ),
        .O(din_0[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_10__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[5]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[2]),
        .I5(dout_01_carry__0_i_5__30_1[2]),
        .O(dout_01_carry_i_10__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__16
       (.I0(Q[5]),
        .I1(\pipeline1_reg[3][13] [5]),
        .I2(\d_reg[2][12] ),
        .O(din_0[5]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_11__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[3]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[1]),
        .I5(dout_01_carry__0_i_5__30_1[1]),
        .O(dout_01_carry_i_11__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__16
       (.I0(Q[3]),
        .I1(\pipeline1_reg[3][13] [3]),
        .I2(\d_reg[2][12] ),
        .O(din_0[3]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_12__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[1]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[0]),
        .I5(dout_01_carry__0_i_5__30_1[0]),
        .O(dout_01_carry_i_12__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__16
       (.I0(Q[1]),
        .I1(\pipeline1_reg[3][13] [1]),
        .I2(\d_reg[2][12] ),
        .O(din_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__27
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(\pipeline1_reg[3][13]_0 [7]),
        .I5(din_0[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__27
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(\pipeline1_reg[3][13]_0 [5]),
        .I5(din_0[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__27
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(\pipeline1_reg[3][13]_0 [3]),
        .I5(din_0[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__27
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__27_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__28
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(\pipeline1_reg[3][13]_0 [1]),
        .I5(din_0[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__27
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[3][13] [7]),
        .O(dout_01_carry_i_5__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__28
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(din_0[7]),
        .I5(\pipeline1_reg[3][13]_0 [7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__30
       (.I0(\pipeline1_reg[1][6] ),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[6]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_9__15_n_0),
        .O(\d_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__27
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[3][13] [5]),
        .O(dout_01_carry_i_6__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__28
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(din_0[5]),
        .I5(\pipeline1_reg[3][13]_0 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__30
       (.I0(\pipeline1_reg[1][4] ),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[4]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_10__15_n_0),
        .O(\d_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__27
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[3][13] [3]),
        .O(dout_01_carry_i_7__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__28
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(din_0[3]),
        .I5(\pipeline1_reg[3][13]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__30
       (.I0(\pipeline1_reg[1][2] ),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[2]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_11__15_n_0),
        .O(\d_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__27
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[3][13] [1]),
        .O(dout_01_carry_i_8__27_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__28
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(din_0[1]),
        .I5(\pipeline1_reg[3][13]_0 [1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__30
       (.I0(\pipeline1_reg[1][0] ),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[0]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_12__15_n_0),
        .O(\d_reg[3][6] [0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_9__15
       (.I0(\d_reg[2][12] ),
        .I1(Q[7]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__30_0[3]),
        .I5(dout_01_carry__0_i_5__30_1[3]),
        .O(dout_01_carry_i_9__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__16
       (.I0(Q[7]),
        .I1(\pipeline1_reg[3][13] [7]),
        .I2(\d_reg[2][12] ),
        .O(din_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][0]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][0] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][10]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][10] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][11]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][11] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][12]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][12] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][13]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][13] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][1]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][1] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][2]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][2] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][3]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][3] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][4]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][4] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][5]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][5] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][6]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][6] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][7]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][7] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][8]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][8] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][9]_i_1__1 
       (.I0(\pipeline1_reg[3][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][9] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][0]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .O(din_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][10]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .O(din_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][11]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .O(din_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][12]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .O(din_1[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][13]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .O(din_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][1]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .O(din_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][2]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .O(din_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][3]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .O(din_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][4]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .O(din_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][5]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .O(din_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][6]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .O(din_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][7]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .O(din_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][8]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .O(din_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][9]_i_2__1 
       (.I0(\pipeline1_reg[3][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .O(din_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][0]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[3][13] [0]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][10]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[3][13] [10]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][11]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][12]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[3][13] [12]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][13]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[3][13] [13]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][1]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][2]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[3][13] [2]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][3]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][4]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[3][13] [4]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][5]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][6]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[3][13] [6]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][7]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][8]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[3][13] [8]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][9]_i_1__1 
       (.I0(\pipeline1_reg[3][13]_0 [9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][0]_i_1__1 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][10]_i_1__1 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][11]_i_1__1 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[3][13] [11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [11]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][12]_i_1__1 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][13]_i_1__1 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[3][13] [13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [13]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][1]_i_1__1 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[3][13] [1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [1]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][2]_i_1__1 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][3]_i_1__1 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[3][13] [3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [3]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][4]_i_1__1 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][5]_i_1__1 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[3][13] [5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [5]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][6]_i_1__1 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][7]_i_1__1 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[3][13] [7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [7]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][8]_i_1__1 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][9]_i_1__1 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[3][13] [9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [9]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_12
   (\d_reg[1][12] ,
    DI,
    dout_01_carry__0_0,
    \pipeline1_reg[1][0] ,
    S);
  output [0:0]\d_reg[1][12] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]\pipeline1_reg[1][0] ;
  input [2:0]S;

  wire [3:0]DI;
  wire [2:0]S;
  wire [0:0]\d_reg[1][12] ;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[1][0] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[1][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_13
   (\d_reg[3][12] ,
    DI,
    S,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][0]_0 );
  output [0:0]\d_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]\pipeline1_reg[3][0] ;
  input [2:0]\pipeline1_reg[3][0]_0 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\d_reg[3][12] ;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[3][0] ;
  wire [2:0]\pipeline1_reg[3][0]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[3][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,\pipeline1_reg[3][0]_0 }));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_14
   (CO,
    DI,
    \pipeline1_reg[0][1] ,
    \pipeline1_reg[0][3] ,
    \pipeline1_reg[0][5] ,
    \pipeline1_reg[0][7] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[0][9] ,
    \pipeline1_reg[0][11] ,
    S,
    \pipeline1_reg[0][12] ,
    \pipeline1_reg[0][13] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][0] ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][6]_0 ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][12]_0 ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12]_1 ,
    \pipeline1_reg[1][13] ,
    \pipeline1_reg[0][0] ,
    \pipeline1_reg[0][2] ,
    \pipeline1_reg[0][4] ,
    \pipeline1_reg[0][6] ,
    \pipeline1_reg[0][8] ,
    \pipeline1_reg[0][10] ,
    Q,
    d_acc0_carry__2_i_3__1,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_i_4__20_0,
    dout_01_carry__0_i_4__20_1,
    dout_01_carry__0_i_4__20_2,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry_16,
    dout_01_carry_17,
    dout_01_carry_18,
    dout_01_carry_19,
    dout_01_carry_20,
    dout_01_carry_21,
    dout_01_carry_22,
    dout_01_carry_23,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_13,
    dout_01_carry__0_14,
    dout_01_carry__0_15,
    dout_01_carry__0_16,
    dout_01_carry__0_17,
    dout_01_carry__0_i_1__21);
  output [0:0]CO;
  output [3:0]DI;
  output \pipeline1_reg[0][1] ;
  output \pipeline1_reg[0][3] ;
  output \pipeline1_reg[0][5] ;
  output \pipeline1_reg[0][7] ;
  output [2:0]\pipeline1_reg[1][12] ;
  output \pipeline1_reg[0][9] ;
  output \pipeline1_reg[0][11] ;
  output [0:0]S;
  output \pipeline1_reg[0][12] ;
  output \pipeline1_reg[0][13] ;
  output [3:0]\pipeline1_reg[1][6] ;
  output \pipeline1_reg[1][0] ;
  output \pipeline1_reg[1][1] ;
  output \pipeline1_reg[1][2] ;
  output \pipeline1_reg[1][3] ;
  output \pipeline1_reg[1][4] ;
  output \pipeline1_reg[1][5] ;
  output \pipeline1_reg[1][6]_0 ;
  output \pipeline1_reg[1][7] ;
  output [2:0]\pipeline1_reg[1][12]_0 ;
  output \pipeline1_reg[1][8] ;
  output \pipeline1_reg[1][9] ;
  output \pipeline1_reg[1][10] ;
  output \pipeline1_reg[1][11] ;
  output \pipeline1_reg[1][12]_1 ;
  output \pipeline1_reg[1][13] ;
  output \pipeline1_reg[0][0] ;
  output \pipeline1_reg[0][2] ;
  output \pipeline1_reg[0][4] ;
  output \pipeline1_reg[0][6] ;
  output \pipeline1_reg[0][8] ;
  output \pipeline1_reg[0][10] ;
  input [13:0]Q;
  input [13:0]d_acc0_carry__2_i_3__1;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry__0_0;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input [1:0]dout_01_carry__0_i_4__20_0;
  input [1:0]dout_01_carry__0_i_4__20_1;
  input [0:0]dout_01_carry__0_i_4__20_2;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry_16;
  input dout_01_carry_17;
  input dout_01_carry_18;
  input dout_01_carry_19;
  input dout_01_carry_20;
  input dout_01_carry_21;
  input dout_01_carry_22;
  input dout_01_carry_23;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input dout_01_carry__0_13;
  input dout_01_carry__0_14;
  input dout_01_carry__0_15;
  input dout_01_carry__0_16;
  input dout_01_carry__0_17;
  input [0:0]dout_01_carry__0_i_1__21;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [13:0]d_acc0_carry__2_i_3__1;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_16;
  wire dout_01_carry_17;
  wire dout_01_carry_18;
  wire dout_01_carry_19;
  wire dout_01_carry_2;
  wire dout_01_carry_20;
  wire dout_01_carry_21;
  wire dout_01_carry_22;
  wire dout_01_carry_23;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_13;
  wire dout_01_carry__0_14;
  wire dout_01_carry__0_15;
  wire dout_01_carry__0_16;
  wire dout_01_carry__0_17;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire dout_01_carry__0_i_17__3_n_0;
  wire dout_01_carry__0_i_1__19_n_0;
  wire [0:0]dout_01_carry__0_i_1__21;
  wire dout_01_carry__0_i_2__19_n_0;
  wire dout_01_carry__0_i_3__19_n_0;
  wire dout_01_carry__0_i_4__19_n_0;
  wire [1:0]dout_01_carry__0_i_4__20_0;
  wire [1:0]dout_01_carry__0_i_4__20_1;
  wire [0:0]dout_01_carry__0_i_4__20_2;
  wire dout_01_carry__0_i_5__19_n_0;
  wire dout_01_carry__0_i_6__19_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__19_n_0;
  wire dout_01_carry_i_2__19_n_0;
  wire dout_01_carry_i_3__19_n_0;
  wire dout_01_carry_i_4__19_n_0;
  wire dout_01_carry_i_5__19_n_0;
  wire dout_01_carry_i_6__19_n_0;
  wire dout_01_carry_i_7__19_n_0;
  wire dout_01_carry_i_8__19_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[0][0] ;
  wire \pipeline1_reg[0][10] ;
  wire \pipeline1_reg[0][11] ;
  wire \pipeline1_reg[0][12] ;
  wire \pipeline1_reg[0][13] ;
  wire \pipeline1_reg[0][1] ;
  wire \pipeline1_reg[0][2] ;
  wire \pipeline1_reg[0][3] ;
  wire \pipeline1_reg[0][4] ;
  wire \pipeline1_reg[0][5] ;
  wire \pipeline1_reg[0][6] ;
  wire \pipeline1_reg[0][7] ;
  wire \pipeline1_reg[0][8] ;
  wire \pipeline1_reg[0][9] ;
  wire \pipeline1_reg[1][0] ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire [2:0]\pipeline1_reg[1][12] ;
  wire [2:0]\pipeline1_reg[1][12]_0 ;
  wire \pipeline1_reg[1][12]_1 ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire [3:0]\pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][6]_0 ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__19_n_0,dout_01_carry_i_2__19_n_0,dout_01_carry_i_3__19_n_0,dout_01_carry_i_4__19_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__19_n_0,dout_01_carry_i_6__19_n_0,dout_01_carry_i_7__19_n_0,dout_01_carry_i_8__19_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__19_n_0,dout_01_carry__0_i_2__19_n_0,dout_01_carry__0_i_3__19_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__19_n_0,dout_01_carry__0_i_5__19_n_0,dout_01_carry__0_i_6__19_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_10__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][13] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_12__4
       (.I0(Q[11]),
        .I1(d_acc0_carry__2_i_3__1[11]),
        .I2(CO),
        .O(\pipeline1_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_14__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][10] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_15__4
       (.I0(Q[9]),
        .I1(d_acc0_carry__2_i_3__1[9]),
        .I2(CO),
        .O(\pipeline1_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_16__4
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__1[12]),
        .I2(CO),
        .O(\pipeline1_reg[0][12] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_17__3
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__20_2),
        .I4(dout_01_carry__0_i_4__20_1[1]),
        .I5(dout_01_carry__0_i_4__20_0[1]),
        .O(dout_01_carry__0_i_17__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_17__5
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[11]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][11] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_18__4
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__1[10]),
        .I2(CO),
        .O(\pipeline1_reg[0][10] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__19
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__1[12]),
        .I2(Q[13]),
        .I3(d_acc0_carry__2_i_3__1[13]),
        .O(dout_01_carry__0_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_4),
        .I4(\pipeline1_reg[0][13] ),
        .I5(dout_01_carry__0_5),
        .O(\pipeline1_reg[1][12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_20__3
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][8] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_20__4
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__1[8]),
        .I2(CO),
        .O(\pipeline1_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_23__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[9]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__19
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__1[10]),
        .I2(d_acc0_carry__2_i_3__1[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_2),
        .I4(dout_01_carry__0_3),
        .I5(\pipeline1_reg[0][11] ),
        .O(\pipeline1_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__19
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__1[8]),
        .I2(d_acc0_carry__2_i_3__1[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_0),
        .I4(dout_01_carry__0_1),
        .I5(\pipeline1_reg[0][9] ),
        .O(\pipeline1_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__19
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__1[12]),
        .I2(d_acc0_carry__2_i_3__1[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__19_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__20
       (.I0(\pipeline1_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__20_0[0]),
        .I2(dout_01_carry__0_i_4__20_1[0]),
        .I3(dout_01_carry__0_i_4__20_2),
        .I4(dout_01_carry__0_i_17__3_n_0),
        .O(S));
  LUT6 #(
    .INIT(64'h0078780078007800)) 
    dout_01_carry__0_i_4__21
       (.I0(\pipeline1_reg[1][12]_1 ),
        .I1(dout_01_carry__0_14),
        .I2(dout_01_carry__0_15),
        .I3(dout_01_carry__0_16),
        .I4(\pipeline1_reg[1][13] ),
        .I5(dout_01_carry__0_17),
        .O(\pipeline1_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__19
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__1[10]),
        .I2(Q[11]),
        .I3(d_acc0_carry__2_i_3__1[11]),
        .O(dout_01_carry__0_i_5__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_5__21
       (.I0(\pipeline1_reg[1][10] ),
        .I1(dout_01_carry__0_10),
        .I2(dout_01_carry__0_11),
        .I3(\pipeline1_reg[1][11] ),
        .I4(dout_01_carry__0_12),
        .I5(dout_01_carry__0_13),
        .O(\pipeline1_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__19
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__1[8]),
        .I2(Q[9]),
        .I3(d_acc0_carry__2_i_3__1[9]),
        .O(dout_01_carry__0_i_6__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_6__21
       (.I0(\pipeline1_reg[1][8] ),
        .I1(dout_01_carry__0_6),
        .I2(dout_01_carry__0_7),
        .I3(\pipeline1_reg[1][9] ),
        .I4(dout_01_carry__0_8),
        .I5(dout_01_carry__0_9),
        .O(\pipeline1_reg[1][12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_8__10
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__11
       (.I0(Q[13]),
        .I1(d_acc0_carry__2_i_3__1[13]),
        .I2(CO),
        .O(\pipeline1_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_10__11
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__11
       (.I0(Q[7]),
        .I1(d_acc0_carry__2_i_3__1[7]),
        .I2(CO),
        .O(\pipeline1_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_13__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[7]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][7] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_14__4
       (.I0(Q[5]),
        .I1(d_acc0_carry__2_i_3__1[5]),
        .I2(CO),
        .O(\pipeline1_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_16__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][4] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_17__4
       (.I0(Q[3]),
        .I1(d_acc0_carry__2_i_3__1[3]),
        .I2(CO),
        .O(\pipeline1_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_19__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[5]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][5] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__19
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__1[6]),
        .I2(d_acc0_carry__2_i_3__1[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[6]),
        .I2(Q[6]),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[0][7] ),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_20__4
       (.I0(Q[1]),
        .I1(d_acc0_carry__2_i_3__1[1]),
        .I2(CO),
        .O(\pipeline1_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_21__4
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__1[6]),
        .I2(CO),
        .O(\pipeline1_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_22__5
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][2] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_23__4
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__1[4]),
        .I2(CO),
        .O(\pipeline1_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_25__3
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__1[2]),
        .I2(CO),
        .O(\pipeline1_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_25__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[3]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][3] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_27__4
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__1[0]),
        .I2(CO),
        .O(\pipeline1_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_28__5
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__19
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__1[4]),
        .I2(d_acc0_carry__2_i_3__1[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[4]),
        .I2(Q[4]),
        .I3(dout_01_carry_4),
        .I4(dout_01_carry_5),
        .I5(\pipeline1_reg[0][5] ),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_31__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[1]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__21),
        .O(\pipeline1_reg[1][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__19
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__1[2]),
        .I2(d_acc0_carry__2_i_3__1[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[2]),
        .I2(Q[2]),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__19
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__1[0]),
        .I2(d_acc0_carry__2_i_3__1[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__1[0]),
        .I2(Q[0]),
        .I3(dout_01_carry_0),
        .I4(dout_01_carry_1),
        .I5(\pipeline1_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__19
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__1[6]),
        .I2(Q[7]),
        .I3(d_acc0_carry__2_i_3__1[7]),
        .O(dout_01_carry_i_5__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_5__21
       (.I0(\pipeline1_reg[1][6]_0 ),
        .I1(dout_01_carry_20),
        .I2(dout_01_carry_21),
        .I3(\pipeline1_reg[1][7] ),
        .I4(dout_01_carry_22),
        .I5(dout_01_carry_23),
        .O(\pipeline1_reg[1][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__19
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__1[4]),
        .I2(Q[5]),
        .I3(d_acc0_carry__2_i_3__1[5]),
        .O(dout_01_carry_i_6__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_6__21
       (.I0(\pipeline1_reg[1][4] ),
        .I1(dout_01_carry_16),
        .I2(dout_01_carry_17),
        .I3(\pipeline1_reg[1][5] ),
        .I4(dout_01_carry_18),
        .I5(dout_01_carry_19),
        .O(\pipeline1_reg[1][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__19
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__1[2]),
        .I2(Q[3]),
        .I3(d_acc0_carry__2_i_3__1[3]),
        .O(dout_01_carry_i_7__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_7__21
       (.I0(\pipeline1_reg[1][2] ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(\pipeline1_reg[1][3] ),
        .I4(dout_01_carry_14),
        .I5(dout_01_carry_15),
        .O(\pipeline1_reg[1][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__19
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__1[0]),
        .I2(Q[1]),
        .I3(d_acc0_carry__2_i_3__1[1]),
        .O(dout_01_carry_i_8__19_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_8__21
       (.I0(\pipeline1_reg[1][0] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(\pipeline1_reg[1][1] ),
        .I4(dout_01_carry_10),
        .I5(dout_01_carry_11),
        .O(\pipeline1_reg[1][6] [0]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_15
   (\pipeline1_reg[2][12] ,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[4][13] ,
    S,
    DI,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[3][12] ,
    \pipeline1_reg[3][6] ,
    \pipeline1_reg[3][10] ,
    \pipeline1_reg[3][13]_1 ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][1] ,
    \pipeline1_reg[4][2] ,
    \pipeline1_reg[4][3] ,
    \pipeline1_reg[4][4] ,
    \pipeline1_reg[4][5] ,
    \pipeline1_reg[4][6] ,
    \pipeline1_reg[4][7] ,
    \pipeline1_reg[4][8] ,
    \pipeline1_reg[4][9] ,
    \pipeline1_reg[4][10] ,
    \pipeline1_reg[4][11] ,
    \pipeline1_reg[4][12] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][1] ,
    \pipeline1_reg[3][2] ,
    \pipeline1_reg[3][3] ,
    \pipeline1_reg[3][4] ,
    \pipeline1_reg[3][5] ,
    \pipeline1_reg[3][6]_0 ,
    \pipeline1_reg[3][7] ,
    \pipeline1_reg[3][8] ,
    \pipeline1_reg[3][9] ,
    \pipeline1_reg[3][10]_0 ,
    \pipeline1_reg[3][11] ,
    \pipeline1_reg[3][12]_0 ,
    \d_acc_reg[3] ,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    CO,
    \d_acc_reg[3]_0 ,
    \d_acc_reg[15] ,
    \d_acc_reg[15]_0 ,
    Q,
    dout_01_carry__0_i_1__20,
    dout_01_carry__0_i_4__21,
    \d_acc_reg[3]_1 ,
    dout_01_carry__0_i_5__20_0,
    dout_01_carry__0_i_5__20_1,
    dout_01_carry__0_i_5__20_2,
    \d_acc_reg[3]_2 ,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[11]_1 ,
    dout_01_carry__0_i_4__21_0,
    \d_acc_reg[3]_3 ,
    \d_acc_reg[3]_4 ,
    \d_acc_reg[3]_5 ,
    \d_acc_reg[7]_2 ,
    \d_acc_reg[7]_3 ,
    \d_acc_reg[7]_4 ,
    \d_acc_reg[11]_2 ,
    \d_acc_reg[11]_3 ,
    \d_acc_reg[11]_4 ,
    \d_acc_reg[15]_1 ,
    \d_acc_reg[15]_2 ,
    \d_acc_reg[15]_3 );
  output [0:0]\pipeline1_reg[2][12] ;
  output [2:0]\pipeline1_reg[3][13] ;
  output \pipeline1_reg[3][13]_0 ;
  output \pipeline1_reg[4][13] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\pipeline1_reg[2][12]_0 ;
  output [2:0]\pipeline1_reg[3][12] ;
  output [3:0]\pipeline1_reg[3][6] ;
  output [1:0]\pipeline1_reg[3][10] ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output \pipeline1_reg[4][0] ;
  output \pipeline1_reg[4][1] ;
  output \pipeline1_reg[4][2] ;
  output \pipeline1_reg[4][3] ;
  output \pipeline1_reg[4][4] ;
  output \pipeline1_reg[4][5] ;
  output \pipeline1_reg[4][6] ;
  output \pipeline1_reg[4][7] ;
  output \pipeline1_reg[4][8] ;
  output \pipeline1_reg[4][9] ;
  output \pipeline1_reg[4][10] ;
  output \pipeline1_reg[4][11] ;
  output \pipeline1_reg[4][12] ;
  output \pipeline1_reg[3][0] ;
  output \pipeline1_reg[3][1] ;
  output \pipeline1_reg[3][2] ;
  output \pipeline1_reg[3][3] ;
  output \pipeline1_reg[3][4] ;
  output \pipeline1_reg[3][5] ;
  output \pipeline1_reg[3][6]_0 ;
  output \pipeline1_reg[3][7] ;
  output \pipeline1_reg[3][8] ;
  output \pipeline1_reg[3][9] ;
  output \pipeline1_reg[3][10]_0 ;
  output \pipeline1_reg[3][11] ;
  output \pipeline1_reg[3][12]_0 ;
  output [3:0]\d_acc_reg[3] ;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input [0:0]CO;
  input [0:0]\d_acc_reg[3]_0 ;
  input \d_acc_reg[15] ;
  input \d_acc_reg[15]_0 ;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_1__20;
  input [13:0]dout_01_carry__0_i_4__21;
  input \d_acc_reg[3]_1 ;
  input [0:0]dout_01_carry__0_i_5__20_0;
  input [5:0]dout_01_carry__0_i_5__20_1;
  input [5:0]dout_01_carry__0_i_5__20_2;
  input \d_acc_reg[3]_2 ;
  input \d_acc_reg[7]_0 ;
  input \d_acc_reg[7]_1 ;
  input \d_acc_reg[11]_0 ;
  input \d_acc_reg[11]_1 ;
  input [0:0]dout_01_carry__0_i_4__21_0;
  input [3:0]\d_acc_reg[3]_3 ;
  input \d_acc_reg[3]_4 ;
  input \d_acc_reg[3]_5 ;
  input [3:0]\d_acc_reg[7]_2 ;
  input \d_acc_reg[7]_3 ;
  input \d_acc_reg[7]_4 ;
  input [3:0]\d_acc_reg[11]_2 ;
  input \d_acc_reg[11]_3 ;
  input \d_acc_reg[11]_4 ;
  input [0:0]\d_acc_reg[15]_1 ;
  input \d_acc_reg[15]_2 ;
  input \d_acc_reg[15]_3 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire \d_acc_reg[11]_0 ;
  wire \d_acc_reg[11]_1 ;
  wire [3:0]\d_acc_reg[11]_2 ;
  wire \d_acc_reg[11]_3 ;
  wire \d_acc_reg[11]_4 ;
  wire \d_acc_reg[15] ;
  wire \d_acc_reg[15]_0 ;
  wire [0:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire \d_acc_reg[15]_3 ;
  wire [3:0]\d_acc_reg[3] ;
  wire [0:0]\d_acc_reg[3]_0 ;
  wire \d_acc_reg[3]_1 ;
  wire \d_acc_reg[3]_2 ;
  wire [3:0]\d_acc_reg[3]_3 ;
  wire \d_acc_reg[3]_4 ;
  wire \d_acc_reg[3]_5 ;
  wire [3:0]\d_acc_reg[7] ;
  wire \d_acc_reg[7]_0 ;
  wire \d_acc_reg[7]_1 ;
  wire [3:0]\d_acc_reg[7]_2 ;
  wire \d_acc_reg[7]_3 ;
  wire \d_acc_reg[7]_4 ;
  wire dout_01_carry__0_i_19__3_n_0;
  wire dout_01_carry__0_i_1__17_n_0;
  wire [13:0]dout_01_carry__0_i_1__20;
  wire dout_01_carry__0_i_21__3_n_0;
  wire dout_01_carry__0_i_2__17_n_0;
  wire dout_01_carry__0_i_3__17_n_0;
  wire dout_01_carry__0_i_4__17_n_0;
  wire [13:0]dout_01_carry__0_i_4__21;
  wire [0:0]dout_01_carry__0_i_4__21_0;
  wire dout_01_carry__0_i_5__17_n_0;
  wire [0:0]dout_01_carry__0_i_5__20_0;
  wire [5:0]dout_01_carry__0_i_5__20_1;
  wire [5:0]dout_01_carry__0_i_5__20_2;
  wire dout_01_carry__0_i_6__17_n_0;
  wire dout_01_carry__0_i_7__9_n_0;
  wire dout_01_carry__0_i_8__9_n_0;
  wire dout_01_carry__0_i_9__9_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__9_n_0;
  wire dout_01_carry_i_11__9_n_0;
  wire dout_01_carry_i_12__9_n_0;
  wire dout_01_carry_i_1__17_n_0;
  wire dout_01_carry_i_22__3_n_0;
  wire dout_01_carry_i_24__3_n_0;
  wire dout_01_carry_i_26__3_n_0;
  wire dout_01_carry_i_28__3_n_0;
  wire dout_01_carry_i_2__17_n_0;
  wire dout_01_carry_i_3__17_n_0;
  wire dout_01_carry_i_4__17_n_0;
  wire dout_01_carry_i_5__17_n_0;
  wire dout_01_carry_i_6__17_n_0;
  wire dout_01_carry_i_7__17_n_0;
  wire dout_01_carry_i_8__17_n_0;
  wire dout_01_carry_i_9__9_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][12] ;
  wire [2:0]\pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[3][0] ;
  wire [1:0]\pipeline1_reg[3][10] ;
  wire \pipeline1_reg[3][10]_0 ;
  wire \pipeline1_reg[3][11] ;
  wire [2:0]\pipeline1_reg[3][12] ;
  wire \pipeline1_reg[3][12]_0 ;
  wire [2:0]\pipeline1_reg[3][13] ;
  wire \pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg[3][1] ;
  wire \pipeline1_reg[3][2] ;
  wire \pipeline1_reg[3][3] ;
  wire \pipeline1_reg[3][4] ;
  wire \pipeline1_reg[3][5] ;
  wire [3:0]\pipeline1_reg[3][6] ;
  wire \pipeline1_reg[3][6]_0 ;
  wire \pipeline1_reg[3][7] ;
  wire \pipeline1_reg[3][8] ;
  wire \pipeline1_reg[3][9] ;
  wire \pipeline1_reg[4][0] ;
  wire \pipeline1_reg[4][10] ;
  wire \pipeline1_reg[4][11] ;
  wire \pipeline1_reg[4][12] ;
  wire \pipeline1_reg[4][13] ;
  wire \pipeline1_reg[4][1] ;
  wire \pipeline1_reg[4][2] ;
  wire \pipeline1_reg[4][3] ;
  wire \pipeline1_reg[4][4] ;
  wire \pipeline1_reg[4][5] ;
  wire \pipeline1_reg[4][6] ;
  wire \pipeline1_reg[4][7] ;
  wire \pipeline1_reg[4][8] ;
  wire \pipeline1_reg[4][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_5__1
       (.I0(\d_acc_reg[7]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][7] ),
        .I4(\d_acc_reg[7]_4 ),
        .I5(\pipeline1_reg[4][7] ),
        .O(\d_acc_reg[7] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_6__1
       (.I0(\d_acc_reg[7]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][6]_0 ),
        .I4(\d_acc_reg[7]_1 ),
        .I5(\pipeline1_reg[4][6] ),
        .O(\d_acc_reg[7] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_7__1
       (.I0(\d_acc_reg[7]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][5] ),
        .I4(\d_acc_reg[7]_3 ),
        .I5(\pipeline1_reg[4][5] ),
        .O(\d_acc_reg[7] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_8__1
       (.I0(\d_acc_reg[7]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][4] ),
        .I4(\d_acc_reg[7]_0 ),
        .I5(\pipeline1_reg[4][4] ),
        .O(\d_acc_reg[7] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_5__1
       (.I0(\d_acc_reg[11]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][11] ),
        .I4(\d_acc_reg[11]_4 ),
        .I5(\pipeline1_reg[4][11] ),
        .O(\d_acc_reg[11] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_6__1
       (.I0(\d_acc_reg[11]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][10]_0 ),
        .I4(\d_acc_reg[11]_1 ),
        .I5(\pipeline1_reg[4][10] ),
        .O(\d_acc_reg[11] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_7__1
       (.I0(\d_acc_reg[11]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][9] ),
        .I4(\d_acc_reg[11]_3 ),
        .I5(\pipeline1_reg[4][9] ),
        .O(\d_acc_reg[11] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_8__1
       (.I0(\d_acc_reg[11]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][8] ),
        .I4(\d_acc_reg[11]_0 ),
        .I5(\pipeline1_reg[4][8] ),
        .O(\d_acc_reg[11] [0]));
  LUT5 #(
    .INIT(32'h0145ABEF)) 
    d_acc0_carry__2_i_2__1
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .O(\pipeline1_reg[3][13]_1 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    d_acc0_carry__2_i_3__1
       (.I0(\pipeline1_reg[4][13] ),
        .I1(\d_acc_reg[15] ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[3]_0 ),
        .I4(CO),
        .O(\pipeline1_reg[3][13]_1 [0]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_6__1
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_0 ),
        .O(\pipeline1_reg[3][13] [2]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_7__1
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_3 ),
        .O(\pipeline1_reg[3][13] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__2_i_8__1
       (.I0(\d_acc_reg[15]_1 ),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][12]_0 ),
        .I4(\d_acc_reg[15]_2 ),
        .I5(\pipeline1_reg[4][12] ),
        .O(\pipeline1_reg[3][13] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_5__1
       (.I0(\d_acc_reg[3]_3 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][3] ),
        .I4(\d_acc_reg[3]_5 ),
        .I5(\pipeline1_reg[4][3] ),
        .O(\d_acc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_6__1
       (.I0(\d_acc_reg[3]_3 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][2] ),
        .I4(\d_acc_reg[3]_2 ),
        .I5(\pipeline1_reg[4][2] ),
        .O(\d_acc_reg[3] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_7__1
       (.I0(\d_acc_reg[3]_3 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][1] ),
        .I4(\d_acc_reg[3]_4 ),
        .I5(\pipeline1_reg[4][1] ),
        .O(\d_acc_reg[3] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_8__1
       (.I0(\d_acc_reg[3]_3 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][0] ),
        .I4(\d_acc_reg[3]_1 ),
        .I5(\pipeline1_reg[4][0] ),
        .O(\d_acc_reg[3] [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__17_n_0,dout_01_carry_i_2__17_n_0,dout_01_carry_i_3__17_n_0,dout_01_carry_i_4__17_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__17_n_0,dout_01_carry_i_6__17_n_0,dout_01_carry_i_7__17_n_0,dout_01_carry_i_8__17_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__17_n_0,dout_01_carry__0_i_2__17_n_0,dout_01_carry__0_i_3__17_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__17_n_0,dout_01_carry__0_i_5__17_n_0,dout_01_carry__0_i_6__17_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_10__3
       (.I0(dout_01_carry__0_i_1__20[10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_11__3
       (.I0(dout_01_carry__0_i_1__20[11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_12__3
       (.I0(dout_01_carry__0_i_4__21[13]),
        .I1(Q[13]),
        .I2(dout_01_carry__0_i_1__20[13]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][13] ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_13__3
       (.I0(dout_01_carry__0_i_1__20[8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_14__3
       (.I0(dout_01_carry__0_i_1__20[9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_15__3
       (.I0(dout_01_carry__0_i_4__21[10]),
        .I1(Q[10]),
        .I2(dout_01_carry__0_i_1__20[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][10] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_16__3
       (.I0(dout_01_carry__0_i_4__21[11]),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__20[11]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][11] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_19__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__20[11]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[5]),
        .I5(dout_01_carry__0_i_5__20_2[5]),
        .O(dout_01_carry__0_i_19__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__17
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__20[12]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__20[13]),
        .O(dout_01_carry__0_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__21[12]),
        .I4(dout_01_carry__0_i_7__9_n_0),
        .I5(dout_01_carry__0_i_4__21[13]),
        .O(\pipeline1_reg[3][12] [2]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_21__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__20[9]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[4]),
        .I5(dout_01_carry__0_i_5__20_2[4]),
        .O(dout_01_carry__0_i_21__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_21__5
       (.I0(dout_01_carry__0_i_4__21[8]),
        .I1(Q[8]),
        .I2(dout_01_carry__0_i_1__20[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][8] ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_22__1
       (.I0(dout_01_carry__0_i_4__21[9]),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__20[9]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__17
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__20[10]),
        .I2(dout_01_carry__0_i_1__20[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__21[10]),
        .I4(dout_01_carry__0_i_4__21[11]),
        .I5(dout_01_carry__0_i_8__9_n_0),
        .O(\pipeline1_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__17
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__20[8]),
        .I2(dout_01_carry__0_i_1__20[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__21[8]),
        .I4(dout_01_carry__0_i_4__21[9]),
        .I5(dout_01_carry__0_i_9__9_n_0),
        .O(\pipeline1_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__17
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__20[12]),
        .I2(dout_01_carry__0_i_1__20[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__18
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__20[12]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[12]),
        .I4(dout_01_carry__0_i_4__21[13]),
        .I5(dout_01_carry__0_i_7__9_n_0),
        .O(\pipeline1_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__17
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__20[10]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__20[11]),
        .O(dout_01_carry__0_i_5__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__18
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__20[10]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[10]),
        .I4(dout_01_carry__0_i_8__9_n_0),
        .I5(dout_01_carry__0_i_4__21[11]),
        .O(\pipeline1_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__20
       (.I0(\d_acc_reg[11]_1 ),
        .I1(dout_01_carry__0_i_1__20[10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_19__3_n_0),
        .O(\pipeline1_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__17
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__20[8]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__20[9]),
        .O(dout_01_carry__0_i_6__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__18
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__20[8]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[8]),
        .I4(dout_01_carry__0_i_9__9_n_0),
        .I5(dout_01_carry__0_i_4__21[9]),
        .O(\pipeline1_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__20
       (.I0(\d_acc_reg[11]_0 ),
        .I1(dout_01_carry__0_i_1__20[8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_21__3_n_0),
        .O(\pipeline1_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__11
       (.I0(dout_01_carry__0_i_1__20[12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__9
       (.I0(Q[13]),
        .I1(dout_01_carry__0_i_1__20[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_7__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__9
       (.I0(Q[11]),
        .I1(dout_01_carry__0_i_1__20[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_8__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_9__10
       (.I0(dout_01_carry__0_i_4__21[12]),
        .I1(Q[12]),
        .I2(dout_01_carry__0_i_1__20[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__11
       (.I0(dout_01_carry__0_i_1__20[13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__9
       (.I0(Q[9]),
        .I1(dout_01_carry__0_i_1__20[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_9__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__10
       (.I0(dout_01_carry__0_i_1__20[7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__9
       (.I0(Q[5]),
        .I1(dout_01_carry__0_i_1__20[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_10__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_11__10
       (.I0(dout_01_carry__0_i_4__21[6]),
        .I1(Q[6]),
        .I2(dout_01_carry__0_i_1__20[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][6] ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__9
       (.I0(Q[3]),
        .I1(dout_01_carry__0_i_1__20[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_11__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_12__10
       (.I0(dout_01_carry__0_i_4__21[7]),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__20[7]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][7] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__11
       (.I0(dout_01_carry__0_i_1__20[4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__9
       (.I0(Q[1]),
        .I1(dout_01_carry__0_i_1__20[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_12__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_13__3
       (.I0(dout_01_carry__0_i_1__20[5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_15__3
       (.I0(dout_01_carry__0_i_1__20[2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_16__3
       (.I0(dout_01_carry__0_i_1__20[3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_17__3
       (.I0(dout_01_carry__0_i_4__21[4]),
        .I1(Q[4]),
        .I2(dout_01_carry__0_i_1__20[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][4] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_18__3
       (.I0(dout_01_carry__0_i_4__21[5]),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__20[5]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][5] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_18__4
       (.I0(dout_01_carry__0_i_1__20[0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_19__3
       (.I0(dout_01_carry__0_i_1__20[1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__17
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__20[6]),
        .I2(dout_01_carry__0_i_1__20[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__21[6]),
        .I4(dout_01_carry__0_i_4__21[7]),
        .I5(dout_01_carry_i_9__9_n_0),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_22__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__20[7]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[3]),
        .I5(dout_01_carry__0_i_5__20_2[3]),
        .O(dout_01_carry_i_22__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_23__3
       (.I0(dout_01_carry__0_i_4__21[2]),
        .I1(Q[2]),
        .I2(dout_01_carry__0_i_1__20[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][2] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_24__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__20[5]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[2]),
        .I5(dout_01_carry__0_i_5__20_2[2]),
        .O(dout_01_carry_i_24__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_24__5
       (.I0(dout_01_carry__0_i_4__21[3]),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__20[3]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][3] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_26__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__20[3]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[1]),
        .I5(dout_01_carry__0_i_5__20_2[1]),
        .O(dout_01_carry_i_26__3_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_28__3
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__20[1]),
        .I3(dout_01_carry__0_i_5__20_0),
        .I4(dout_01_carry__0_i_5__20_1[0]),
        .I5(dout_01_carry__0_i_5__20_2[0]),
        .O(dout_01_carry_i_28__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_29__1
       (.I0(dout_01_carry__0_i_4__21[0]),
        .I1(Q[0]),
        .I2(dout_01_carry__0_i_1__20[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__17
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__20[4]),
        .I2(dout_01_carry__0_i_1__20[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__21[4]),
        .I4(dout_01_carry__0_i_4__21[5]),
        .I5(dout_01_carry_i_10__9_n_0),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_30__1
       (.I0(dout_01_carry__0_i_4__21[1]),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__20[1]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__21_0),
        .O(\pipeline1_reg[4][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__17
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__20[2]),
        .I2(dout_01_carry__0_i_1__20[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__21[2]),
        .I4(dout_01_carry__0_i_4__21[3]),
        .I5(dout_01_carry_i_11__9_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__17
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__20[0]),
        .I2(dout_01_carry__0_i_1__20[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__17_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__18
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__20[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__21[0]),
        .I4(dout_01_carry__0_i_4__21[1]),
        .I5(dout_01_carry_i_12__9_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__17
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__20[6]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__20[7]),
        .O(dout_01_carry_i_5__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__18
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__20[6]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[6]),
        .I4(dout_01_carry_i_9__9_n_0),
        .I5(dout_01_carry__0_i_4__21[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__20
       (.I0(\d_acc_reg[7]_1 ),
        .I1(dout_01_carry__0_i_1__20[6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_22__3_n_0),
        .O(\pipeline1_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__17
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__20[4]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__20[5]),
        .O(dout_01_carry_i_6__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__18
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__20[4]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[4]),
        .I4(dout_01_carry_i_10__9_n_0),
        .I5(dout_01_carry__0_i_4__21[5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__20
       (.I0(\d_acc_reg[7]_0 ),
        .I1(dout_01_carry__0_i_1__20[4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_24__3_n_0),
        .O(\pipeline1_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__17
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__20[2]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__20[3]),
        .O(dout_01_carry_i_7__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__18
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__20[2]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[2]),
        .I4(dout_01_carry_i_11__9_n_0),
        .I5(dout_01_carry__0_i_4__21[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__20
       (.I0(\d_acc_reg[3]_2 ),
        .I1(dout_01_carry__0_i_1__20[2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_26__3_n_0),
        .O(\pipeline1_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__17
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__20[0]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__20[1]),
        .O(dout_01_carry_i_8__17_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__18
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__20[0]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__21[0]),
        .I4(dout_01_carry_i_12__9_n_0),
        .I5(dout_01_carry__0_i_4__21[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__20
       (.I0(\d_acc_reg[3]_1 ),
        .I1(dout_01_carry__0_i_1__20[0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_28__3_n_0),
        .O(\pipeline1_reg[3][6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__11
       (.I0(dout_01_carry__0_i_1__20[6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__9
       (.I0(Q[7]),
        .I1(dout_01_carry__0_i_1__20[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_9__9_n_0));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_16
   (\pipeline1_reg[1][12] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6]_0 ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[2][13] ,
    DI,
    dout_01_carry__0_0,
    dout_01_carry__0_i_10__4,
    S,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_i_4__21,
    Q,
    dout_01_carry__0_i_4__21_0);
  output [0:0]\pipeline1_reg[1][12] ;
  output [3:0]\pipeline1_reg[2][6] ;
  output \pipeline1_reg[2][0] ;
  output \pipeline1_reg[2][1] ;
  output \pipeline1_reg[2][2] ;
  output \pipeline1_reg[2][3] ;
  output \pipeline1_reg[2][4] ;
  output \pipeline1_reg[2][5] ;
  output \pipeline1_reg[2][6]_0 ;
  output \pipeline1_reg[2][7] ;
  output [2:0]\pipeline1_reg[2][12] ;
  output \pipeline1_reg[2][8] ;
  output \pipeline1_reg[2][9] ;
  output \pipeline1_reg[2][10] ;
  output \pipeline1_reg[2][11] ;
  output \pipeline1_reg[2][12]_0 ;
  output \pipeline1_reg[2][13] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]dout_01_carry__0_i_10__4;
  input [2:0]S;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input [0:0]dout_01_carry__0_i_4__21;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_4__21_0;

  wire [3:0]DI;
  wire [13:0]Q;
  wire [2:0]S;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_2;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire [2:0]dout_01_carry__0_i_10__4;
  wire [0:0]dout_01_carry__0_i_4__21;
  wire [13:0]dout_01_carry__0_i_4__21_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[1][12] ;
  wire \pipeline1_reg[2][0] ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire [2:0]\pipeline1_reg[2][12] ;
  wire \pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire [3:0]\pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][6]_0 ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_10__4}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_11__4
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__21_0[13]),
        .O(\pipeline1_reg[2][13] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_13__4
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__21_0[10]),
        .O(\pipeline1_reg[2][10] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_18__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_4__21_0[11]),
        .O(\pipeline1_reg[2][11] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_19__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__21_0[8]),
        .O(\pipeline1_reg[2][8] ));
  LUT6 #(
    .INIT(64'hFF07070707000000)) 
    dout_01_carry__0_i_1__21
       (.I0(\pipeline1_reg[2][12]_0 ),
        .I1(dout_01_carry__0_9),
        .I2(dout_01_carry__0_10),
        .I3(dout_01_carry__0_11),
        .I4(\pipeline1_reg[2][13] ),
        .I5(dout_01_carry__0_12),
        .O(\pipeline1_reg[2][12] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_24__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_4__21_0[9]),
        .O(\pipeline1_reg[2][9] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_2__21
       (.I0(\pipeline1_reg[2][10] ),
        .I1(dout_01_carry__0_5),
        .I2(dout_01_carry__0_6),
        .I3(dout_01_carry__0_7),
        .I4(dout_01_carry__0_8),
        .I5(\pipeline1_reg[2][11] ),
        .O(\pipeline1_reg[2][12] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_3__21
       (.I0(\pipeline1_reg[2][8] ),
        .I1(dout_01_carry__0_1),
        .I2(dout_01_carry__0_2),
        .I3(dout_01_carry__0_3),
        .I4(dout_01_carry__0_4),
        .I5(\pipeline1_reg[2][9] ),
        .O(\pipeline1_reg[2][12] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_7__10
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__21_0[12]),
        .O(\pipeline1_reg[2][12]_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_14__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_4__21_0[7]),
        .O(\pipeline1_reg[2][7] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_15__4
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__21_0[4]),
        .O(\pipeline1_reg[2][4] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_1__21
       (.I0(\pipeline1_reg[2][6]_0 ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(dout_01_carry_14),
        .I4(dout_01_carry_15),
        .I5(\pipeline1_reg[2][7] ),
        .O(\pipeline1_reg[2][6] [3]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_20__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_4__21_0[5]),
        .O(\pipeline1_reg[2][5] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_21__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__21_0[2]),
        .O(\pipeline1_reg[2][2] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_26__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_4__21_0[3]),
        .O(\pipeline1_reg[2][3] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_27__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__21_0[0]),
        .O(\pipeline1_reg[2][0] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_2__21
       (.I0(\pipeline1_reg[2][4] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(dout_01_carry_10),
        .I4(dout_01_carry_11),
        .I5(\pipeline1_reg[2][5] ),
        .O(\pipeline1_reg[2][6] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_32__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_4__21_0[1]),
        .O(\pipeline1_reg[2][1] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_3__21
       (.I0(\pipeline1_reg[2][2] ),
        .I1(dout_01_carry_4),
        .I2(dout_01_carry_5),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[2][3] ),
        .O(\pipeline1_reg[2][6] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_4__21
       (.I0(\pipeline1_reg[2][0] ),
        .I1(dout_01_carry_0),
        .I2(dout_01_carry_1),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[2][1] ),
        .O(\pipeline1_reg[2][6] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_9__10
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__21),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__21_0[6]),
        .O(\pipeline1_reg[2][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_17
   (\pipeline1_reg[3][12] ,
    DI,
    S,
    dout_01_carry__0_i_12__3,
    dout_01_carry__0_i_12__3_0);
  output [0:0]\pipeline1_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]dout_01_carry__0_i_12__3;
  input [2:0]dout_01_carry__0_i_12__3_0;

  wire [3:0]DI;
  wire [3:0]S;
  wire [2:0]dout_01_carry__0_i_12__3;
  wire [2:0]dout_01_carry__0_i_12__3_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[3][12] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_12__3}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_12__3_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_18
   (CO,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    d_acc0_carry__2_i_3__1,
    d_acc0_carry__2_i_3__1_0);
  output [0:0]CO;
  input [3:0]dout_01_carry__0_0;
  input [3:0]dout_01_carry__0_1;
  input [2:0]d_acc0_carry__2_i_3__1;
  input [2:0]d_acc0_carry__2_i_3__1_0;

  wire [0:0]CO;
  wire [2:0]d_acc0_carry__2_i_3__1;
  wire [2:0]d_acc0_carry__2_i_3__1_0;
  wire [3:0]dout_01_carry__0_0;
  wire [3:0]dout_01_carry__0_1;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dout_01_carry__0_0),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__2_i_3__1}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,d_acc0_carry__2_i_3__1_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_2
   (\d_reg[1][12] ,
    DI,
    dout_01_carry__0_0,
    \pipeline1_reg[1][0] ,
    S);
  output [0:0]\d_reg[1][12] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]\pipeline1_reg[1][0] ;
  input [2:0]S;

  wire [3:0]DI;
  wire [2:0]S;
  wire [0:0]\d_reg[1][12] ;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[1][0] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[1][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_23
   (CO,
    DI,
    \d_reg[0][1] ,
    \d_reg[0][3] ,
    \d_reg[0][5] ,
    \d_reg[0][7] ,
    \d_reg[1][12] ,
    \d_reg[0][9] ,
    \d_reg[0][11] ,
    S,
    \d_reg[0][12] ,
    \d_reg[0][13] ,
    D,
    \d_reg[0][0] ,
    \d_reg[0][2] ,
    \d_reg[0][4] ,
    \d_reg[0][6] ,
    \d_reg[0][8] ,
    \d_reg[0][10] ,
    \d_reg[1][13] ,
    Q,
    \pipeline1_reg[2][13] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    dout_01_carry__0_i_4__16_0,
    dout_01_carry__0_i_4__16_1,
    dout_01_carry__0_i_4__16_2,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][13]_0 ,
    \pipeline1_reg[2][0]_0 );
  output [0:0]CO;
  output [3:0]DI;
  output \d_reg[0][1] ;
  output \d_reg[0][3] ;
  output \d_reg[0][5] ;
  output \d_reg[0][7] ;
  output [2:0]\d_reg[1][12] ;
  output \d_reg[0][9] ;
  output \d_reg[0][11] ;
  output [0:0]S;
  output \d_reg[0][12] ;
  output \d_reg[0][13] ;
  output [13:0]D;
  output \d_reg[0][0] ;
  output \d_reg[0][2] ;
  output \d_reg[0][4] ;
  output \d_reg[0][6] ;
  output \d_reg[0][8] ;
  output \d_reg[0][10] ;
  output [13:0]\d_reg[1][13] ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[2][13] ;
  input \pipeline1_reg[2][0] ;
  input \pipeline1_reg[2][1] ;
  input \pipeline1_reg[2][2] ;
  input \pipeline1_reg[2][3] ;
  input \pipeline1_reg[2][4] ;
  input \pipeline1_reg[2][5] ;
  input \pipeline1_reg[2][6] ;
  input \pipeline1_reg[2][7] ;
  input \pipeline1_reg[2][8] ;
  input \pipeline1_reg[2][9] ;
  input \pipeline1_reg[2][10] ;
  input \pipeline1_reg[2][11] ;
  input [1:0]dout_01_carry__0_i_4__16_0;
  input [1:0]dout_01_carry__0_i_4__16_1;
  input [0:0]dout_01_carry__0_i_4__16_2;
  input \pipeline1_reg[2][12] ;
  input \pipeline1_reg[2][13]_0 ;
  input [0:0]\pipeline1_reg[2][0]_0 ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire \d_reg[0][0] ;
  wire \d_reg[0][10] ;
  wire \d_reg[0][11] ;
  wire \d_reg[0][12] ;
  wire \d_reg[0][13] ;
  wire \d_reg[0][1] ;
  wire \d_reg[0][2] ;
  wire \d_reg[0][3] ;
  wire \d_reg[0][4] ;
  wire \d_reg[0][5] ;
  wire \d_reg[0][6] ;
  wire \d_reg[0][7] ;
  wire \d_reg[0][8] ;
  wire \d_reg[0][9] ;
  wire [2:0]\d_reg[1][12] ;
  wire [13:0]\d_reg[1][13] ;
  wire dout_01_carry__0_i_1__15_n_0;
  wire dout_01_carry__0_i_2__15_n_0;
  wire dout_01_carry__0_i_3__15_n_0;
  wire dout_01_carry__0_i_4__15_n_0;
  wire [1:0]dout_01_carry__0_i_4__16_0;
  wire [1:0]dout_01_carry__0_i_4__16_1;
  wire [0:0]dout_01_carry__0_i_4__16_2;
  wire dout_01_carry__0_i_5__15_n_0;
  wire dout_01_carry__0_i_6__15_n_0;
  wire dout_01_carry__0_i_7__7_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__15_n_0;
  wire dout_01_carry_i_2__15_n_0;
  wire dout_01_carry_i_3__15_n_0;
  wire dout_01_carry_i_4__15_n_0;
  wire dout_01_carry_i_5__15_n_0;
  wire dout_01_carry_i_6__15_n_0;
  wire dout_01_carry_i_7__15_n_0;
  wire dout_01_carry_i_8__15_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[2][0] ;
  wire [0:0]\pipeline1_reg[2][0]_0 ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire \pipeline1_reg[2][12] ;
  wire [13:0]\pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][13]_0 ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire \pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__15_n_0,dout_01_carry_i_2__15_n_0,dout_01_carry_i_3__15_n_0,dout_01_carry_i_4__15_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__15_n_0,dout_01_carry_i_6__15_n_0,dout_01_carry_i_7__15_n_0,dout_01_carry_i_8__15_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__15_n_0,dout_01_carry__0_i_2__15_n_0,dout_01_carry__0_i_3__15_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__15_n_0,dout_01_carry__0_i_5__15_n_0,dout_01_carry__0_i_6__15_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__15
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[2][13] [13]),
        .O(dout_01_carry__0_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(\d_reg[0][13] ),
        .I5(\pipeline1_reg[2][13]_0 ),
        .O(\d_reg[1][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__15
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(\pipeline1_reg[2][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][10] ),
        .I4(\pipeline1_reg[2][11] ),
        .I5(\d_reg[0][11] ),
        .O(\d_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__15
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(\pipeline1_reg[2][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][8] ),
        .I4(\pipeline1_reg[2][9] ),
        .I5(\d_reg[0][9] ),
        .O(\d_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__15
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(\pipeline1_reg[2][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__15_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__16
       (.I0(\d_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__16_0[0]),
        .I2(dout_01_carry__0_i_4__16_1[0]),
        .I3(dout_01_carry__0_i_4__16_2),
        .I4(dout_01_carry__0_i_7__7_n_0),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__15
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[2][13] [11]),
        .O(dout_01_carry__0_i_5__15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__15
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[2][13] [9]),
        .O(dout_01_carry__0_i_6__15_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_7__7
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__16_2),
        .I4(dout_01_carry__0_i_4__16_1[1]),
        .I5(dout_01_carry__0_i_4__16_0[1]),
        .O(dout_01_carry__0_i_7__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__15
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(\pipeline1_reg[2][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][6] ),
        .I4(\pipeline1_reg[2][7] ),
        .I5(\d_reg[0][7] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__15
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(\pipeline1_reg[2][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][4] ),
        .I4(\pipeline1_reg[2][5] ),
        .I5(\d_reg[0][5] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__15
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(\pipeline1_reg[2][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][2] ),
        .I4(\pipeline1_reg[2][3] ),
        .I5(\d_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__15
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(\pipeline1_reg[2][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__15_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__16
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][0] ),
        .I4(\pipeline1_reg[2][1] ),
        .I5(\d_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__15
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[2][13] [7]),
        .O(dout_01_carry_i_5__15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__15
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[2][13] [5]),
        .O(dout_01_carry_i_6__15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__15
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[2][13] [3]),
        .O(dout_01_carry_i_7__15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__15
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[2][13] [1]),
        .O(dout_01_carry_i_8__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][0]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [0]),
        .I1(Q[0]),
        .I2(CO),
        .O(\d_reg[1][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][10]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [10]),
        .I1(Q[10]),
        .I2(CO),
        .O(\d_reg[1][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][11]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [11]),
        .I1(Q[11]),
        .I2(CO),
        .O(\d_reg[1][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][12]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [12]),
        .I1(Q[12]),
        .I2(CO),
        .O(\d_reg[1][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][13]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [13]),
        .I1(Q[13]),
        .I2(CO),
        .O(\d_reg[1][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][1]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [1]),
        .I1(Q[1]),
        .I2(CO),
        .O(\d_reg[1][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][2]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [2]),
        .I1(Q[2]),
        .I2(CO),
        .O(\d_reg[1][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][3]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [3]),
        .I1(Q[3]),
        .I2(CO),
        .O(\d_reg[1][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][4]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [4]),
        .I1(Q[4]),
        .I2(CO),
        .O(\d_reg[1][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][5]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [5]),
        .I1(Q[5]),
        .I2(CO),
        .O(\d_reg[1][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][6]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [6]),
        .I1(Q[6]),
        .I2(CO),
        .O(\d_reg[1][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][7]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\d_reg[1][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][8]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [8]),
        .I1(Q[8]),
        .I2(CO),
        .O(\d_reg[1][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][9]_i_1__0 
       (.I0(\pipeline1_reg[2][13] [9]),
        .I1(Q[9]),
        .I2(CO),
        .O(\d_reg[1][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][0]_i_2__0 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .O(\d_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][10]_i_2__0 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .O(\d_reg[0][10] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][11]_i_2__0 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .O(\d_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][12]_i_2__0 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .O(\d_reg[0][12] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][13]_i_2__0 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .O(\d_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][1]_i_2__0 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .O(\d_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][2]_i_2__0 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .O(\d_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][3]_i_2__0 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .O(\d_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][4]_i_2__0 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .O(\d_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][5]_i_2__0 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .O(\d_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][6]_i_2__0 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .O(\d_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][7]_i_2__0 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .O(\d_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][8]_i_2__0 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .O(\d_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][9]_i_2__0 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .O(\d_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][0]_i_1__0 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .I3(\pipeline1_reg[2][0] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][10]_i_1__0 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .I3(\pipeline1_reg[2][10] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][11]_i_1__0 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .I3(\pipeline1_reg[2][11] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][12]_i_1__0 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .I3(\pipeline1_reg[2][12] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][13]_i_1__0 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .I3(\pipeline1_reg[2][13]_0 ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][1]_i_1__0 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .I3(\pipeline1_reg[2][1] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][2]_i_1__0 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .I3(\pipeline1_reg[2][2] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][3]_i_1__0 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .I3(\pipeline1_reg[2][3] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][4]_i_1__0 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .I3(\pipeline1_reg[2][4] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][5]_i_1__0 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .I3(\pipeline1_reg[2][5] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][6]_i_1__0 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .I3(\pipeline1_reg[2][6] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][7]_i_1__0 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .I3(\pipeline1_reg[2][7] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][8]_i_1__0 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .I3(\pipeline1_reg[2][8] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][9]_i_1__0 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .I3(\pipeline1_reg[2][9] ),
        .I4(\pipeline1_reg[2][0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_24
   (\d_reg[2][12] ,
    S,
    DI,
    \d_reg[2][12]_0 ,
    \d_reg[3][12] ,
    \d_reg[3][6] ,
    \d_reg[3][10] ,
    D,
    \d_reg[4][13] ,
    \d_reg[3][13] ,
    \d_reg[3][0] ,
    \d_reg[3][1] ,
    \d_reg[3][2] ,
    \d_reg[3][3] ,
    \d_reg[3][4] ,
    \d_reg[3][5] ,
    \d_reg[3][6]_0 ,
    \d_reg[3][7] ,
    \d_reg[3][8] ,
    \d_reg[3][9] ,
    \d_reg[3][10]_0 ,
    \d_reg[3][11] ,
    \d_reg[3][12]_0 ,
    \d_reg[3][13]_0 ,
    Q,
    \pipeline1_reg[4][13] ,
    \pipeline1_reg[4][13]_0 ,
    \pipeline1_reg[1][0] ,
    CO,
    dout_01_carry__0_i_5__16_0,
    dout_01_carry__0_i_5__16_1,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[1][0]_0 ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[1][13] );
  output [0:0]\d_reg[2][12] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\d_reg[2][12]_0 ;
  output [2:0]\d_reg[3][12] ;
  output [3:0]\d_reg[3][6] ;
  output [1:0]\d_reg[3][10] ;
  output [13:0]D;
  output [13:0]\d_reg[4][13] ;
  output [13:0]\d_reg[3][13] ;
  output \d_reg[3][0] ;
  output \d_reg[3][1] ;
  output \d_reg[3][2] ;
  output \d_reg[3][3] ;
  output \d_reg[3][4] ;
  output \d_reg[3][5] ;
  output \d_reg[3][6]_0 ;
  output \d_reg[3][7] ;
  output \d_reg[3][8] ;
  output \d_reg[3][9] ;
  output \d_reg[3][10]_0 ;
  output \d_reg[3][11] ;
  output \d_reg[3][12]_0 ;
  output \d_reg[3][13]_0 ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[4][13] ;
  input [13:0]\pipeline1_reg[4][13]_0 ;
  input \pipeline1_reg[1][0] ;
  input [0:0]CO;
  input [5:0]dout_01_carry__0_i_5__16_0;
  input [5:0]dout_01_carry__0_i_5__16_1;
  input \pipeline1_reg[1][2] ;
  input \pipeline1_reg[1][4] ;
  input \pipeline1_reg[1][6] ;
  input \pipeline1_reg[1][8] ;
  input \pipeline1_reg[1][10] ;
  input [0:0]\pipeline1_reg[4][0] ;
  input [0:0]\pipeline1_reg[1][0]_0 ;
  input \pipeline1_reg[1][1] ;
  input \pipeline1_reg[1][3] ;
  input \pipeline1_reg[1][5] ;
  input \pipeline1_reg[1][7] ;
  input \pipeline1_reg[1][9] ;
  input \pipeline1_reg[1][11] ;
  input \pipeline1_reg[1][12] ;
  input \pipeline1_reg[1][13] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]\d_reg[2][12] ;
  wire [2:0]\d_reg[2][12]_0 ;
  wire \d_reg[3][0] ;
  wire [1:0]\d_reg[3][10] ;
  wire \d_reg[3][10]_0 ;
  wire \d_reg[3][11] ;
  wire [2:0]\d_reg[3][12] ;
  wire \d_reg[3][12]_0 ;
  wire [13:0]\d_reg[3][13] ;
  wire \d_reg[3][13]_0 ;
  wire \d_reg[3][1] ;
  wire \d_reg[3][2] ;
  wire \d_reg[3][3] ;
  wire \d_reg[3][4] ;
  wire \d_reg[3][5] ;
  wire [3:0]\d_reg[3][6] ;
  wire \d_reg[3][6]_0 ;
  wire \d_reg[3][7] ;
  wire \d_reg[3][8] ;
  wire \d_reg[3][9] ;
  wire [13:0]\d_reg[4][13] ;
  wire dout_01_carry__0_i_1__13_n_0;
  wire dout_01_carry__0_i_2__13_n_0;
  wire dout_01_carry__0_i_3__13_n_0;
  wire dout_01_carry__0_i_4__13_n_0;
  wire dout_01_carry__0_i_5__13_n_0;
  wire [5:0]dout_01_carry__0_i_5__16_0;
  wire [5:0]dout_01_carry__0_i_5__16_1;
  wire dout_01_carry__0_i_6__13_n_0;
  wire dout_01_carry__0_i_7__8_n_0;
  wire dout_01_carry__0_i_8__7_n_0;
  wire dout_01_carry__0_i_8__8_n_0;
  wire dout_01_carry__0_i_9__7_n_0;
  wire dout_01_carry__0_i_9__8_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__7_n_0;
  wire dout_01_carry_i_10__8_n_0;
  wire dout_01_carry_i_11__7_n_0;
  wire dout_01_carry_i_11__8_n_0;
  wire dout_01_carry_i_12__7_n_0;
  wire dout_01_carry_i_12__8_n_0;
  wire dout_01_carry_i_1__13_n_0;
  wire dout_01_carry_i_2__13_n_0;
  wire dout_01_carry_i_3__13_n_0;
  wire dout_01_carry_i_4__13_n_0;
  wire dout_01_carry_i_5__13_n_0;
  wire dout_01_carry_i_6__13_n_0;
  wire dout_01_carry_i_7__13_n_0;
  wire dout_01_carry_i_8__13_n_0;
  wire dout_01_carry_i_9__7_n_0;
  wire dout_01_carry_i_9__8_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[1][0] ;
  wire [0:0]\pipeline1_reg[1][0]_0 ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire \pipeline1_reg[1][12] ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire \pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [0:0]\pipeline1_reg[4][0] ;
  wire [13:0]\pipeline1_reg[4][13] ;
  wire [13:0]\pipeline1_reg[4][13]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__13_n_0,dout_01_carry_i_2__13_n_0,dout_01_carry_i_3__13_n_0,dout_01_carry_i_4__13_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__13_n_0,dout_01_carry_i_6__13_n_0,dout_01_carry_i_7__13_n_0,dout_01_carry_i_8__13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__13_n_0,dout_01_carry__0_i_2__13_n_0,dout_01_carry__0_i_3__13_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__13_n_0,dout_01_carry__0_i_5__13_n_0,dout_01_carry__0_i_6__13_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__13
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[4][13] [13]),
        .O(dout_01_carry__0_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(dout_01_carry__0_i_7__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [13]),
        .O(\d_reg[3][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__13
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(\pipeline1_reg[4][13]_0 [11]),
        .I5(dout_01_carry__0_i_8__8_n_0),
        .O(\d_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__13
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(\pipeline1_reg[4][13]_0 [9]),
        .I5(dout_01_carry__0_i_9__8_n_0),
        .O(\d_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__13
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\pipeline1_reg[4][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__14
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(\pipeline1_reg[4][13]_0 [13]),
        .I5(dout_01_carry__0_i_7__8_n_0),
        .O(\d_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__13
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[4][13] [11]),
        .O(dout_01_carry__0_i_5__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__14
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(dout_01_carry__0_i_8__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [11]),
        .O(\d_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__16
       (.I0(\pipeline1_reg[1][10] ),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(Q[10]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_8__7_n_0),
        .O(\d_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__13
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[4][13] [9]),
        .O(dout_01_carry__0_i_6__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__14
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(dout_01_carry__0_i_9__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [9]),
        .O(\d_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__16
       (.I0(\pipeline1_reg[1][8] ),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(Q[8]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_9__7_n_0),
        .O(\d_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__8
       (.I0(Q[13]),
        .I1(\pipeline1_reg[4][13] [13]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_7__8_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_8__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[11]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[5]),
        .I5(dout_01_carry__0_i_5__16_1[5]),
        .O(dout_01_carry__0_i_8__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__8
       (.I0(Q[11]),
        .I1(\pipeline1_reg[4][13] [11]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_8__8_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_9__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[9]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[4]),
        .I5(dout_01_carry__0_i_5__16_1[4]),
        .O(dout_01_carry__0_i_9__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__8
       (.I0(Q[9]),
        .I1(\pipeline1_reg[4][13] [9]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry__0_i_9__8_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_10__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[5]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[2]),
        .I5(dout_01_carry__0_i_5__16_1[2]),
        .O(dout_01_carry_i_10__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__8
       (.I0(Q[5]),
        .I1(\pipeline1_reg[4][13] [5]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_10__8_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_11__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[3]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[1]),
        .I5(dout_01_carry__0_i_5__16_1[1]),
        .O(dout_01_carry_i_11__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__8
       (.I0(Q[3]),
        .I1(\pipeline1_reg[4][13] [3]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_11__8_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_12__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[1]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[0]),
        .I5(dout_01_carry__0_i_5__16_1[0]),
        .O(dout_01_carry_i_12__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__8
       (.I0(Q[1]),
        .I1(\pipeline1_reg[4][13] [1]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_12__8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__13
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(\pipeline1_reg[4][13]_0 [7]),
        .I5(dout_01_carry_i_9__8_n_0),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__13
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(\pipeline1_reg[4][13]_0 [5]),
        .I5(dout_01_carry_i_10__8_n_0),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__13
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(\pipeline1_reg[4][13]_0 [3]),
        .I5(dout_01_carry_i_11__8_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__13
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__14
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(\pipeline1_reg[4][13]_0 [1]),
        .I5(dout_01_carry_i_12__8_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__13
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[4][13] [7]),
        .O(dout_01_carry_i_5__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__14
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(dout_01_carry_i_9__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__16
       (.I0(\pipeline1_reg[1][6] ),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(Q[6]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_9__7_n_0),
        .O(\d_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__13
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[4][13] [5]),
        .O(dout_01_carry_i_6__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__14
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(dout_01_carry_i_10__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__16
       (.I0(\pipeline1_reg[1][4] ),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(Q[4]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_10__7_n_0),
        .O(\d_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__13
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[4][13] [3]),
        .O(dout_01_carry_i_7__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__14
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(dout_01_carry_i_11__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__16
       (.I0(\pipeline1_reg[1][2] ),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(Q[2]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_11__7_n_0),
        .O(\d_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__13
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[4][13] [1]),
        .O(dout_01_carry_i_8__13_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__14
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(dout_01_carry_i_12__8_n_0),
        .I5(\pipeline1_reg[4][13]_0 [1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__16
       (.I0(\pipeline1_reg[1][0] ),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(Q[0]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_12__7_n_0),
        .O(\d_reg[3][6] [0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_9__7
       (.I0(\d_reg[2][12] ),
        .I1(Q[7]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__16_0[3]),
        .I5(dout_01_carry__0_i_5__16_1[3]),
        .O(dout_01_carry_i_9__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__8
       (.I0(Q[7]),
        .I1(\pipeline1_reg[4][13] [7]),
        .I2(\d_reg[2][12] ),
        .O(dout_01_carry_i_9__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][0]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][0] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][10]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][10] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][11]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][11] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][12]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][12] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][13]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][13] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][1]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][1] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][2]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][2] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][3]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][3] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][4]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][4] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][5]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][5] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][6]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][6] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][7]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][7] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][8]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][8] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][9]_i_1__0 
       (.I0(\pipeline1_reg[4][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][9] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][0]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][10]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][11]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][12]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][12]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][13]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][1]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][1] ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][2]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][3]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][4]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][5]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][6]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][7]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][8]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][9]_i_2__0 
       (.I0(\pipeline1_reg[4][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .O(\d_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][0]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[4][13] [0]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][10]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[4][13] [10]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][11]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[4][13] [11]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][12]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[4][13] [12]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][13]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[4][13] [13]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][1]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[4][13] [1]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][2]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[4][13] [2]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][3]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[4][13] [3]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][4]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[4][13] [4]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][5]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[4][13] [5]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][6]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[4][13] [6]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][7]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[4][13] [7]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][8]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[4][13] [8]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][9]_i_1__0 
       (.I0(\pipeline1_reg[4][13]_0 [9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[4][13] [9]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[4][0] ),
        .O(\d_reg[4][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][0]_i_1__0 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[4][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [0]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][10]_i_1__0 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[4][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [10]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][11]_i_1__0 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[4][13] [11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [11]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][12]_i_1__0 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[4][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [12]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][13]_i_1__0 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[4][13] [13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [13]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][1]_i_1__0 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[4][13] [1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [1]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][2]_i_1__0 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[4][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [2]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][3]_i_1__0 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[4][13] [3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [3]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][4]_i_1__0 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[4][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [4]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][5]_i_1__0 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[4][13] [5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [5]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][6]_i_1__0 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[4][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [6]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][7]_i_1__0 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[4][13] [7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [7]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][8]_i_1__0 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[4][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [8]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][9]_i_1__0 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[4][13] [9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[4][13]_0 [9]),
        .I4(\pipeline1_reg[4][0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_25
   (\d_reg[1][12] ,
    DI,
    dout_01_carry__0_0,
    \pipeline1_reg[1][0] ,
    S);
  output [0:0]\d_reg[1][12] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]\pipeline1_reg[1][0] ;
  input [2:0]S;

  wire [3:0]DI;
  wire [2:0]S;
  wire [0:0]\d_reg[1][12] ;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[1][0] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[1][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_26
   (\d_reg[3][12] ,
    DI,
    S,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][0]_0 );
  output [0:0]\d_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]\pipeline1_reg[4][0] ;
  input [2:0]\pipeline1_reg[4][0]_0 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\d_reg[3][12] ;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[4][0] ;
  wire [2:0]\pipeline1_reg[4][0]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[4][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,\pipeline1_reg[4][0]_0 }));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_27
   (CO,
    DI,
    \pipeline1_reg[0][1] ,
    \pipeline1_reg[0][3] ,
    \pipeline1_reg[0][5] ,
    \pipeline1_reg[0][7] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[0][9] ,
    \pipeline1_reg[0][11] ,
    S,
    \pipeline1_reg[0][12] ,
    \pipeline1_reg[0][13] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][0] ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][6]_0 ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][12]_0 ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12]_1 ,
    \pipeline1_reg[1][13] ,
    \pipeline1_reg[0][0] ,
    \pipeline1_reg[0][2] ,
    \pipeline1_reg[0][4] ,
    \pipeline1_reg[0][6] ,
    \pipeline1_reg[0][8] ,
    \pipeline1_reg[0][10] ,
    Q,
    d_acc0_carry__2_i_3__0,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_i_4__7_0,
    dout_01_carry__0_i_4__7_1,
    dout_01_carry__0_i_4__7_2,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry_16,
    dout_01_carry_17,
    dout_01_carry_18,
    dout_01_carry_19,
    dout_01_carry_20,
    dout_01_carry_21,
    dout_01_carry_22,
    dout_01_carry_23,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_13,
    dout_01_carry__0_14,
    dout_01_carry__0_15,
    dout_01_carry__0_16,
    dout_01_carry__0_17,
    dout_01_carry__0_i_1__8);
  output [0:0]CO;
  output [3:0]DI;
  output \pipeline1_reg[0][1] ;
  output \pipeline1_reg[0][3] ;
  output \pipeline1_reg[0][5] ;
  output \pipeline1_reg[0][7] ;
  output [2:0]\pipeline1_reg[1][12] ;
  output \pipeline1_reg[0][9] ;
  output \pipeline1_reg[0][11] ;
  output [0:0]S;
  output \pipeline1_reg[0][12] ;
  output \pipeline1_reg[0][13] ;
  output [3:0]\pipeline1_reg[1][6] ;
  output \pipeline1_reg[1][0] ;
  output \pipeline1_reg[1][1] ;
  output \pipeline1_reg[1][2] ;
  output \pipeline1_reg[1][3] ;
  output \pipeline1_reg[1][4] ;
  output \pipeline1_reg[1][5] ;
  output \pipeline1_reg[1][6]_0 ;
  output \pipeline1_reg[1][7] ;
  output [2:0]\pipeline1_reg[1][12]_0 ;
  output \pipeline1_reg[1][8] ;
  output \pipeline1_reg[1][9] ;
  output \pipeline1_reg[1][10] ;
  output \pipeline1_reg[1][11] ;
  output \pipeline1_reg[1][12]_1 ;
  output \pipeline1_reg[1][13] ;
  output \pipeline1_reg[0][0] ;
  output \pipeline1_reg[0][2] ;
  output \pipeline1_reg[0][4] ;
  output \pipeline1_reg[0][6] ;
  output \pipeline1_reg[0][8] ;
  output \pipeline1_reg[0][10] ;
  input [13:0]Q;
  input [13:0]d_acc0_carry__2_i_3__0;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry__0_0;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input [1:0]dout_01_carry__0_i_4__7_0;
  input [1:0]dout_01_carry__0_i_4__7_1;
  input [0:0]dout_01_carry__0_i_4__7_2;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry_16;
  input dout_01_carry_17;
  input dout_01_carry_18;
  input dout_01_carry_19;
  input dout_01_carry_20;
  input dout_01_carry_21;
  input dout_01_carry_22;
  input dout_01_carry_23;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input dout_01_carry__0_13;
  input dout_01_carry__0_14;
  input dout_01_carry__0_15;
  input dout_01_carry__0_16;
  input dout_01_carry__0_17;
  input [0:0]dout_01_carry__0_i_1__8;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [13:0]d_acc0_carry__2_i_3__0;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_16;
  wire dout_01_carry_17;
  wire dout_01_carry_18;
  wire dout_01_carry_19;
  wire dout_01_carry_2;
  wire dout_01_carry_20;
  wire dout_01_carry_21;
  wire dout_01_carry_22;
  wire dout_01_carry_23;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_13;
  wire dout_01_carry__0_14;
  wire dout_01_carry__0_15;
  wire dout_01_carry__0_16;
  wire dout_01_carry__0_17;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire dout_01_carry__0_i_17__0_n_0;
  wire dout_01_carry__0_i_1__6_n_0;
  wire [0:0]dout_01_carry__0_i_1__8;
  wire dout_01_carry__0_i_2__6_n_0;
  wire dout_01_carry__0_i_3__6_n_0;
  wire dout_01_carry__0_i_4__6_n_0;
  wire [1:0]dout_01_carry__0_i_4__7_0;
  wire [1:0]dout_01_carry__0_i_4__7_1;
  wire [0:0]dout_01_carry__0_i_4__7_2;
  wire dout_01_carry__0_i_5__6_n_0;
  wire dout_01_carry__0_i_6__6_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__6_n_0;
  wire dout_01_carry_i_2__6_n_0;
  wire dout_01_carry_i_3__6_n_0;
  wire dout_01_carry_i_4__6_n_0;
  wire dout_01_carry_i_5__6_n_0;
  wire dout_01_carry_i_6__6_n_0;
  wire dout_01_carry_i_7__6_n_0;
  wire dout_01_carry_i_8__6_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[0][0] ;
  wire \pipeline1_reg[0][10] ;
  wire \pipeline1_reg[0][11] ;
  wire \pipeline1_reg[0][12] ;
  wire \pipeline1_reg[0][13] ;
  wire \pipeline1_reg[0][1] ;
  wire \pipeline1_reg[0][2] ;
  wire \pipeline1_reg[0][3] ;
  wire \pipeline1_reg[0][4] ;
  wire \pipeline1_reg[0][5] ;
  wire \pipeline1_reg[0][6] ;
  wire \pipeline1_reg[0][7] ;
  wire \pipeline1_reg[0][8] ;
  wire \pipeline1_reg[0][9] ;
  wire \pipeline1_reg[1][0] ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire [2:0]\pipeline1_reg[1][12] ;
  wire [2:0]\pipeline1_reg[1][12]_0 ;
  wire \pipeline1_reg[1][12]_1 ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire [3:0]\pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][6]_0 ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__6_n_0,dout_01_carry_i_2__6_n_0,dout_01_carry_i_3__6_n_0,dout_01_carry_i_4__6_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__6_n_0,dout_01_carry_i_6__6_n_0,dout_01_carry_i_7__6_n_0,dout_01_carry_i_8__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__6_n_0,dout_01_carry__0_i_2__6_n_0,dout_01_carry__0_i_3__6_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__6_n_0,dout_01_carry__0_i_5__6_n_0,dout_01_carry__0_i_6__6_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_10__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][13] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_12__2
       (.I0(Q[11]),
        .I1(d_acc0_carry__2_i_3__0[11]),
        .I2(CO),
        .O(\pipeline1_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_14__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][10] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_15__2
       (.I0(Q[9]),
        .I1(d_acc0_carry__2_i_3__0[9]),
        .I2(CO),
        .O(\pipeline1_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_16__2
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__0[12]),
        .I2(CO),
        .O(\pipeline1_reg[0][12] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_17__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__7_2),
        .I4(dout_01_carry__0_i_4__7_1[1]),
        .I5(dout_01_carry__0_i_4__7_0[1]),
        .O(dout_01_carry__0_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_17__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[11]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][11] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_18__2
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__0[10]),
        .I2(CO),
        .O(\pipeline1_reg[0][10] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__6
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__0[12]),
        .I2(Q[13]),
        .I3(d_acc0_carry__2_i_3__0[13]),
        .O(dout_01_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_4),
        .I4(\pipeline1_reg[0][13] ),
        .I5(dout_01_carry__0_5),
        .O(\pipeline1_reg[1][12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_20__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][8] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_20__2
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__0[8]),
        .I2(CO),
        .O(\pipeline1_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_23__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[9]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__6
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__0[10]),
        .I2(d_acc0_carry__2_i_3__0[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_2),
        .I4(dout_01_carry__0_3),
        .I5(\pipeline1_reg[0][11] ),
        .O(\pipeline1_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__6
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__0[8]),
        .I2(d_acc0_carry__2_i_3__0[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_0),
        .I4(dout_01_carry__0_1),
        .I5(\pipeline1_reg[0][9] ),
        .O(\pipeline1_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__6
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__0[12]),
        .I2(d_acc0_carry__2_i_3__0[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__7
       (.I0(\pipeline1_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__7_0[0]),
        .I2(dout_01_carry__0_i_4__7_1[0]),
        .I3(dout_01_carry__0_i_4__7_2),
        .I4(dout_01_carry__0_i_17__0_n_0),
        .O(S));
  LUT6 #(
    .INIT(64'h0078780078007800)) 
    dout_01_carry__0_i_4__8
       (.I0(\pipeline1_reg[1][12]_1 ),
        .I1(dout_01_carry__0_14),
        .I2(dout_01_carry__0_15),
        .I3(dout_01_carry__0_16),
        .I4(\pipeline1_reg[1][13] ),
        .I5(dout_01_carry__0_17),
        .O(\pipeline1_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__6
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__0[10]),
        .I2(Q[11]),
        .I3(d_acc0_carry__2_i_3__0[11]),
        .O(dout_01_carry__0_i_5__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_5__8
       (.I0(\pipeline1_reg[1][10] ),
        .I1(dout_01_carry__0_10),
        .I2(dout_01_carry__0_11),
        .I3(\pipeline1_reg[1][11] ),
        .I4(dout_01_carry__0_12),
        .I5(dout_01_carry__0_13),
        .O(\pipeline1_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__6
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__0[8]),
        .I2(Q[9]),
        .I3(d_acc0_carry__2_i_3__0[9]),
        .O(dout_01_carry__0_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_6__8
       (.I0(\pipeline1_reg[1][8] ),
        .I1(dout_01_carry__0_6),
        .I2(dout_01_carry__0_7),
        .I3(\pipeline1_reg[1][9] ),
        .I4(dout_01_carry__0_8),
        .I5(dout_01_carry__0_9),
        .O(\pipeline1_reg[1][12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_8__3
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__4
       (.I0(Q[13]),
        .I1(d_acc0_carry__2_i_3__0[13]),
        .I2(CO),
        .O(\pipeline1_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_10__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__4
       (.I0(Q[7]),
        .I1(d_acc0_carry__2_i_3__0[7]),
        .I2(CO),
        .O(\pipeline1_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_13__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[7]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][7] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_14__2
       (.I0(Q[5]),
        .I1(d_acc0_carry__2_i_3__0[5]),
        .I2(CO),
        .O(\pipeline1_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_16__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][4] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_17__2
       (.I0(Q[3]),
        .I1(d_acc0_carry__2_i_3__0[3]),
        .I2(CO),
        .O(\pipeline1_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_19__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[5]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][5] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__6
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__0[6]),
        .I2(d_acc0_carry__2_i_3__0[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[6]),
        .I2(Q[6]),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[0][7] ),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_20__2
       (.I0(Q[1]),
        .I1(d_acc0_carry__2_i_3__0[1]),
        .I2(CO),
        .O(\pipeline1_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_21__2
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__0[6]),
        .I2(CO),
        .O(\pipeline1_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_22__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][2] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_23__2
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__0[4]),
        .I2(CO),
        .O(\pipeline1_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_25__1
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__0[2]),
        .I2(CO),
        .O(\pipeline1_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_25__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[3]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][3] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_27__2
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__0[0]),
        .I2(CO),
        .O(\pipeline1_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_28__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__6
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__0[4]),
        .I2(d_acc0_carry__2_i_3__0[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[4]),
        .I2(Q[4]),
        .I3(dout_01_carry_4),
        .I4(dout_01_carry_5),
        .I5(\pipeline1_reg[0][5] ),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_31__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[1]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__8),
        .O(\pipeline1_reg[1][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__6
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__0[2]),
        .I2(d_acc0_carry__2_i_3__0[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[2]),
        .I2(Q[2]),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__6
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__0[0]),
        .I2(d_acc0_carry__2_i_3__0[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__7
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__0[0]),
        .I2(Q[0]),
        .I3(dout_01_carry_0),
        .I4(dout_01_carry_1),
        .I5(\pipeline1_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__6
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__0[6]),
        .I2(Q[7]),
        .I3(d_acc0_carry__2_i_3__0[7]),
        .O(dout_01_carry_i_5__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_5__8
       (.I0(\pipeline1_reg[1][6]_0 ),
        .I1(dout_01_carry_20),
        .I2(dout_01_carry_21),
        .I3(\pipeline1_reg[1][7] ),
        .I4(dout_01_carry_22),
        .I5(dout_01_carry_23),
        .O(\pipeline1_reg[1][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__6
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__0[4]),
        .I2(Q[5]),
        .I3(d_acc0_carry__2_i_3__0[5]),
        .O(dout_01_carry_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_6__8
       (.I0(\pipeline1_reg[1][4] ),
        .I1(dout_01_carry_16),
        .I2(dout_01_carry_17),
        .I3(\pipeline1_reg[1][5] ),
        .I4(dout_01_carry_18),
        .I5(dout_01_carry_19),
        .O(\pipeline1_reg[1][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__6
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__0[2]),
        .I2(Q[3]),
        .I3(d_acc0_carry__2_i_3__0[3]),
        .O(dout_01_carry_i_7__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_7__8
       (.I0(\pipeline1_reg[1][2] ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(\pipeline1_reg[1][3] ),
        .I4(dout_01_carry_14),
        .I5(dout_01_carry_15),
        .O(\pipeline1_reg[1][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__6
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__0[0]),
        .I2(Q[1]),
        .I3(d_acc0_carry__2_i_3__0[1]),
        .O(dout_01_carry_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_8__8
       (.I0(\pipeline1_reg[1][0] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(\pipeline1_reg[1][1] ),
        .I4(dout_01_carry_10),
        .I5(dout_01_carry_11),
        .O(\pipeline1_reg[1][6] [0]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_28
   (\pipeline1_reg[2][12] ,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[4][13] ,
    S,
    DI,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[3][12] ,
    \pipeline1_reg[3][6] ,
    \pipeline1_reg[3][10] ,
    \pipeline1_reg[3][13]_1 ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][1] ,
    \pipeline1_reg[4][2] ,
    \pipeline1_reg[4][3] ,
    \pipeline1_reg[4][4] ,
    \pipeline1_reg[4][5] ,
    \pipeline1_reg[4][6] ,
    \pipeline1_reg[4][7] ,
    \pipeline1_reg[4][8] ,
    \pipeline1_reg[4][9] ,
    \pipeline1_reg[4][10] ,
    \pipeline1_reg[4][11] ,
    \pipeline1_reg[4][12] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][1] ,
    \pipeline1_reg[3][2] ,
    \pipeline1_reg[3][3] ,
    \pipeline1_reg[3][4] ,
    \pipeline1_reg[3][5] ,
    \pipeline1_reg[3][6]_0 ,
    \pipeline1_reg[3][7] ,
    \pipeline1_reg[3][8] ,
    \pipeline1_reg[3][9] ,
    \pipeline1_reg[3][10]_0 ,
    \pipeline1_reg[3][11] ,
    \pipeline1_reg[3][12]_0 ,
    \d_acc_reg[3] ,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    CO,
    \d_acc_reg[3]_0 ,
    \d_acc_reg[15] ,
    \d_acc_reg[15]_0 ,
    Q,
    dout_01_carry__0_i_1__7,
    dout_01_carry__0_i_4__8,
    \d_acc_reg[3]_1 ,
    dout_01_carry__0_i_5__7_0,
    dout_01_carry__0_i_5__7_1,
    dout_01_carry__0_i_5__7_2,
    \d_acc_reg[3]_2 ,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[11]_1 ,
    dout_01_carry__0_i_4__8_0,
    \d_acc_reg[3]_3 ,
    \d_acc_reg[3]_4 ,
    \d_acc_reg[3]_5 ,
    \d_acc_reg[7]_2 ,
    \d_acc_reg[7]_3 ,
    \d_acc_reg[7]_4 ,
    \d_acc_reg[11]_2 ,
    \d_acc_reg[11]_3 ,
    \d_acc_reg[11]_4 ,
    \d_acc_reg[15]_1 ,
    \d_acc_reg[15]_2 ,
    \d_acc_reg[15]_3 );
  output [0:0]\pipeline1_reg[2][12] ;
  output [2:0]\pipeline1_reg[3][13] ;
  output \pipeline1_reg[3][13]_0 ;
  output \pipeline1_reg[4][13] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\pipeline1_reg[2][12]_0 ;
  output [2:0]\pipeline1_reg[3][12] ;
  output [3:0]\pipeline1_reg[3][6] ;
  output [1:0]\pipeline1_reg[3][10] ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output \pipeline1_reg[4][0] ;
  output \pipeline1_reg[4][1] ;
  output \pipeline1_reg[4][2] ;
  output \pipeline1_reg[4][3] ;
  output \pipeline1_reg[4][4] ;
  output \pipeline1_reg[4][5] ;
  output \pipeline1_reg[4][6] ;
  output \pipeline1_reg[4][7] ;
  output \pipeline1_reg[4][8] ;
  output \pipeline1_reg[4][9] ;
  output \pipeline1_reg[4][10] ;
  output \pipeline1_reg[4][11] ;
  output \pipeline1_reg[4][12] ;
  output \pipeline1_reg[3][0] ;
  output \pipeline1_reg[3][1] ;
  output \pipeline1_reg[3][2] ;
  output \pipeline1_reg[3][3] ;
  output \pipeline1_reg[3][4] ;
  output \pipeline1_reg[3][5] ;
  output \pipeline1_reg[3][6]_0 ;
  output \pipeline1_reg[3][7] ;
  output \pipeline1_reg[3][8] ;
  output \pipeline1_reg[3][9] ;
  output \pipeline1_reg[3][10]_0 ;
  output \pipeline1_reg[3][11] ;
  output \pipeline1_reg[3][12]_0 ;
  output [3:0]\d_acc_reg[3] ;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input [0:0]CO;
  input [0:0]\d_acc_reg[3]_0 ;
  input \d_acc_reg[15] ;
  input \d_acc_reg[15]_0 ;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_1__7;
  input [13:0]dout_01_carry__0_i_4__8;
  input \d_acc_reg[3]_1 ;
  input [0:0]dout_01_carry__0_i_5__7_0;
  input [5:0]dout_01_carry__0_i_5__7_1;
  input [5:0]dout_01_carry__0_i_5__7_2;
  input \d_acc_reg[3]_2 ;
  input \d_acc_reg[7]_0 ;
  input \d_acc_reg[7]_1 ;
  input \d_acc_reg[11]_0 ;
  input \d_acc_reg[11]_1 ;
  input [0:0]dout_01_carry__0_i_4__8_0;
  input [3:0]\d_acc_reg[3]_3 ;
  input \d_acc_reg[3]_4 ;
  input \d_acc_reg[3]_5 ;
  input [3:0]\d_acc_reg[7]_2 ;
  input \d_acc_reg[7]_3 ;
  input \d_acc_reg[7]_4 ;
  input [3:0]\d_acc_reg[11]_2 ;
  input \d_acc_reg[11]_3 ;
  input \d_acc_reg[11]_4 ;
  input [0:0]\d_acc_reg[15]_1 ;
  input \d_acc_reg[15]_2 ;
  input \d_acc_reg[15]_3 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire \d_acc_reg[11]_0 ;
  wire \d_acc_reg[11]_1 ;
  wire [3:0]\d_acc_reg[11]_2 ;
  wire \d_acc_reg[11]_3 ;
  wire \d_acc_reg[11]_4 ;
  wire \d_acc_reg[15] ;
  wire \d_acc_reg[15]_0 ;
  wire [0:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire \d_acc_reg[15]_3 ;
  wire [3:0]\d_acc_reg[3] ;
  wire [0:0]\d_acc_reg[3]_0 ;
  wire \d_acc_reg[3]_1 ;
  wire \d_acc_reg[3]_2 ;
  wire [3:0]\d_acc_reg[3]_3 ;
  wire \d_acc_reg[3]_4 ;
  wire \d_acc_reg[3]_5 ;
  wire [3:0]\d_acc_reg[7] ;
  wire \d_acc_reg[7]_0 ;
  wire \d_acc_reg[7]_1 ;
  wire [3:0]\d_acc_reg[7]_2 ;
  wire \d_acc_reg[7]_3 ;
  wire \d_acc_reg[7]_4 ;
  wire dout_01_carry__0_i_19__0_n_0;
  wire dout_01_carry__0_i_1__4_n_0;
  wire [13:0]dout_01_carry__0_i_1__7;
  wire dout_01_carry__0_i_21__0_n_0;
  wire dout_01_carry__0_i_2__4_n_0;
  wire dout_01_carry__0_i_3__4_n_0;
  wire dout_01_carry__0_i_4__4_n_0;
  wire [13:0]dout_01_carry__0_i_4__8;
  wire [0:0]dout_01_carry__0_i_4__8_0;
  wire dout_01_carry__0_i_5__4_n_0;
  wire [0:0]dout_01_carry__0_i_5__7_0;
  wire [5:0]dout_01_carry__0_i_5__7_1;
  wire [5:0]dout_01_carry__0_i_5__7_2;
  wire dout_01_carry__0_i_6__4_n_0;
  wire dout_01_carry__0_i_7__2_n_0;
  wire dout_01_carry__0_i_8__2_n_0;
  wire dout_01_carry__0_i_9__2_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__2_n_0;
  wire dout_01_carry_i_11__2_n_0;
  wire dout_01_carry_i_12__2_n_0;
  wire dout_01_carry_i_1__4_n_0;
  wire dout_01_carry_i_22__0_n_0;
  wire dout_01_carry_i_24__0_n_0;
  wire dout_01_carry_i_26__0_n_0;
  wire dout_01_carry_i_28__0_n_0;
  wire dout_01_carry_i_2__4_n_0;
  wire dout_01_carry_i_3__4_n_0;
  wire dout_01_carry_i_4__4_n_0;
  wire dout_01_carry_i_5__4_n_0;
  wire dout_01_carry_i_6__4_n_0;
  wire dout_01_carry_i_7__4_n_0;
  wire dout_01_carry_i_8__4_n_0;
  wire dout_01_carry_i_9__2_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][12] ;
  wire [2:0]\pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[3][0] ;
  wire [1:0]\pipeline1_reg[3][10] ;
  wire \pipeline1_reg[3][10]_0 ;
  wire \pipeline1_reg[3][11] ;
  wire [2:0]\pipeline1_reg[3][12] ;
  wire \pipeline1_reg[3][12]_0 ;
  wire [2:0]\pipeline1_reg[3][13] ;
  wire \pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg[3][1] ;
  wire \pipeline1_reg[3][2] ;
  wire \pipeline1_reg[3][3] ;
  wire \pipeline1_reg[3][4] ;
  wire \pipeline1_reg[3][5] ;
  wire [3:0]\pipeline1_reg[3][6] ;
  wire \pipeline1_reg[3][6]_0 ;
  wire \pipeline1_reg[3][7] ;
  wire \pipeline1_reg[3][8] ;
  wire \pipeline1_reg[3][9] ;
  wire \pipeline1_reg[4][0] ;
  wire \pipeline1_reg[4][10] ;
  wire \pipeline1_reg[4][11] ;
  wire \pipeline1_reg[4][12] ;
  wire \pipeline1_reg[4][13] ;
  wire \pipeline1_reg[4][1] ;
  wire \pipeline1_reg[4][2] ;
  wire \pipeline1_reg[4][3] ;
  wire \pipeline1_reg[4][4] ;
  wire \pipeline1_reg[4][5] ;
  wire \pipeline1_reg[4][6] ;
  wire \pipeline1_reg[4][7] ;
  wire \pipeline1_reg[4][8] ;
  wire \pipeline1_reg[4][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_5__0
       (.I0(\d_acc_reg[7]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][7] ),
        .I4(\d_acc_reg[7]_4 ),
        .I5(\pipeline1_reg[4][7] ),
        .O(\d_acc_reg[7] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_6__0
       (.I0(\d_acc_reg[7]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][6]_0 ),
        .I4(\d_acc_reg[7]_1 ),
        .I5(\pipeline1_reg[4][6] ),
        .O(\d_acc_reg[7] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_7__0
       (.I0(\d_acc_reg[7]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][5] ),
        .I4(\d_acc_reg[7]_3 ),
        .I5(\pipeline1_reg[4][5] ),
        .O(\d_acc_reg[7] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_8__0
       (.I0(\d_acc_reg[7]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][4] ),
        .I4(\d_acc_reg[7]_0 ),
        .I5(\pipeline1_reg[4][4] ),
        .O(\d_acc_reg[7] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_5__0
       (.I0(\d_acc_reg[11]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][11] ),
        .I4(\d_acc_reg[11]_4 ),
        .I5(\pipeline1_reg[4][11] ),
        .O(\d_acc_reg[11] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_6__0
       (.I0(\d_acc_reg[11]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][10]_0 ),
        .I4(\d_acc_reg[11]_1 ),
        .I5(\pipeline1_reg[4][10] ),
        .O(\d_acc_reg[11] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_7__0
       (.I0(\d_acc_reg[11]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][9] ),
        .I4(\d_acc_reg[11]_3 ),
        .I5(\pipeline1_reg[4][9] ),
        .O(\d_acc_reg[11] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_8__0
       (.I0(\d_acc_reg[11]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][8] ),
        .I4(\d_acc_reg[11]_0 ),
        .I5(\pipeline1_reg[4][8] ),
        .O(\d_acc_reg[11] [0]));
  LUT5 #(
    .INIT(32'h0145ABEF)) 
    d_acc0_carry__2_i_2__0
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .O(\pipeline1_reg[3][13]_1 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    d_acc0_carry__2_i_3__0
       (.I0(\pipeline1_reg[4][13] ),
        .I1(\d_acc_reg[15] ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[3]_0 ),
        .I4(CO),
        .O(\pipeline1_reg[3][13]_1 [0]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_6__0
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_0 ),
        .O(\pipeline1_reg[3][13] [2]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_7__0
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_3 ),
        .O(\pipeline1_reg[3][13] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__2_i_8__0
       (.I0(\d_acc_reg[15]_1 ),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][12]_0 ),
        .I4(\d_acc_reg[15]_2 ),
        .I5(\pipeline1_reg[4][12] ),
        .O(\pipeline1_reg[3][13] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_5__0
       (.I0(\d_acc_reg[3]_3 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][3] ),
        .I4(\d_acc_reg[3]_5 ),
        .I5(\pipeline1_reg[4][3] ),
        .O(\d_acc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_6__0
       (.I0(\d_acc_reg[3]_3 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][2] ),
        .I4(\d_acc_reg[3]_2 ),
        .I5(\pipeline1_reg[4][2] ),
        .O(\d_acc_reg[3] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_7__0
       (.I0(\d_acc_reg[3]_3 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][1] ),
        .I4(\d_acc_reg[3]_4 ),
        .I5(\pipeline1_reg[4][1] ),
        .O(\d_acc_reg[3] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_8__0
       (.I0(\d_acc_reg[3]_3 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][0] ),
        .I4(\d_acc_reg[3]_1 ),
        .I5(\pipeline1_reg[4][0] ),
        .O(\d_acc_reg[3] [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__4_n_0,dout_01_carry_i_2__4_n_0,dout_01_carry_i_3__4_n_0,dout_01_carry_i_4__4_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__4_n_0,dout_01_carry_i_6__4_n_0,dout_01_carry_i_7__4_n_0,dout_01_carry_i_8__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__4_n_0,dout_01_carry__0_i_2__4_n_0,dout_01_carry__0_i_3__4_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__4_n_0,dout_01_carry__0_i_5__4_n_0,dout_01_carry__0_i_6__4_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_10__1
       (.I0(dout_01_carry__0_i_1__7[10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_11__1
       (.I0(dout_01_carry__0_i_1__7[11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_12__1
       (.I0(dout_01_carry__0_i_4__8[13]),
        .I1(Q[13]),
        .I2(dout_01_carry__0_i_1__7[13]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][13] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_13__1
       (.I0(dout_01_carry__0_i_1__7[8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_14__1
       (.I0(dout_01_carry__0_i_1__7[9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_15__1
       (.I0(dout_01_carry__0_i_4__8[10]),
        .I1(Q[10]),
        .I2(dout_01_carry__0_i_1__7[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][10] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_16__1
       (.I0(dout_01_carry__0_i_4__8[11]),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__7[11]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][11] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_19__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__7[11]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[5]),
        .I5(dout_01_carry__0_i_5__7_2[5]),
        .O(dout_01_carry__0_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__4
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__7[12]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__7[13]),
        .O(dout_01_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__8[12]),
        .I4(dout_01_carry__0_i_7__2_n_0),
        .I5(dout_01_carry__0_i_4__8[13]),
        .O(\pipeline1_reg[3][12] [2]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_21__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__7[9]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[4]),
        .I5(dout_01_carry__0_i_5__7_2[4]),
        .O(dout_01_carry__0_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_21__2
       (.I0(dout_01_carry__0_i_4__8[8]),
        .I1(Q[8]),
        .I2(dout_01_carry__0_i_1__7[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_22__0
       (.I0(dout_01_carry__0_i_4__8[9]),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__7[9]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__4
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__7[10]),
        .I2(dout_01_carry__0_i_1__7[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__8[10]),
        .I4(dout_01_carry__0_i_4__8[11]),
        .I5(dout_01_carry__0_i_8__2_n_0),
        .O(\pipeline1_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__4
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__7[8]),
        .I2(dout_01_carry__0_i_1__7[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__8[8]),
        .I4(dout_01_carry__0_i_4__8[9]),
        .I5(dout_01_carry__0_i_9__2_n_0),
        .O(\pipeline1_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__4
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__7[12]),
        .I2(dout_01_carry__0_i_1__7[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__5
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__7[12]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[12]),
        .I4(dout_01_carry__0_i_4__8[13]),
        .I5(dout_01_carry__0_i_7__2_n_0),
        .O(\pipeline1_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__4
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__7[10]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__7[11]),
        .O(dout_01_carry__0_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__5
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__7[10]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[10]),
        .I4(dout_01_carry__0_i_8__2_n_0),
        .I5(dout_01_carry__0_i_4__8[11]),
        .O(\pipeline1_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__7
       (.I0(\d_acc_reg[11]_1 ),
        .I1(dout_01_carry__0_i_1__7[10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_19__0_n_0),
        .O(\pipeline1_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__4
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__7[8]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__7[9]),
        .O(dout_01_carry__0_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__5
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__7[8]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[8]),
        .I4(dout_01_carry__0_i_9__2_n_0),
        .I5(dout_01_carry__0_i_4__8[9]),
        .O(\pipeline1_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__7
       (.I0(\d_acc_reg[11]_0 ),
        .I1(dout_01_carry__0_i_1__7[8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_21__0_n_0),
        .O(\pipeline1_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__2
       (.I0(Q[13]),
        .I1(dout_01_carry__0_i_1__7[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_7__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__4
       (.I0(dout_01_carry__0_i_1__7[12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__2
       (.I0(Q[11]),
        .I1(dout_01_carry__0_i_1__7[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__2
       (.I0(Q[9]),
        .I1(dout_01_carry__0_i_1__7[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_9__3
       (.I0(dout_01_carry__0_i_4__8[12]),
        .I1(Q[12]),
        .I2(dout_01_carry__0_i_1__7[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__4
       (.I0(dout_01_carry__0_i_1__7[13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__2
       (.I0(Q[5]),
        .I1(dout_01_carry__0_i_1__7[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_10__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__3
       (.I0(dout_01_carry__0_i_1__7[7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__2
       (.I0(Q[3]),
        .I1(dout_01_carry__0_i_1__7[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_11__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_11__3
       (.I0(dout_01_carry__0_i_4__8[6]),
        .I1(Q[6]),
        .I2(dout_01_carry__0_i_1__7[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][6] ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__2
       (.I0(Q[1]),
        .I1(dout_01_carry__0_i_1__7[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_12__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_12__3
       (.I0(dout_01_carry__0_i_4__8[7]),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__7[7]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][7] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__4
       (.I0(dout_01_carry__0_i_1__7[4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_13__1
       (.I0(dout_01_carry__0_i_1__7[5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_15__1
       (.I0(dout_01_carry__0_i_1__7[2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_16__1
       (.I0(dout_01_carry__0_i_1__7[3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_17__1
       (.I0(dout_01_carry__0_i_4__8[4]),
        .I1(Q[4]),
        .I2(dout_01_carry__0_i_1__7[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][4] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_18__1
       (.I0(dout_01_carry__0_i_4__8[5]),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__7[5]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][5] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_18__2
       (.I0(dout_01_carry__0_i_1__7[0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_19__1
       (.I0(dout_01_carry__0_i_1__7[1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__4
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__7[6]),
        .I2(dout_01_carry__0_i_1__7[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__8[6]),
        .I4(dout_01_carry__0_i_4__8[7]),
        .I5(dout_01_carry_i_9__2_n_0),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_22__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__7[7]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[3]),
        .I5(dout_01_carry__0_i_5__7_2[3]),
        .O(dout_01_carry_i_22__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_23__1
       (.I0(dout_01_carry__0_i_4__8[2]),
        .I1(Q[2]),
        .I2(dout_01_carry__0_i_1__7[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][2] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_24__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__7[5]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[2]),
        .I5(dout_01_carry__0_i_5__7_2[2]),
        .O(dout_01_carry_i_24__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_24__2
       (.I0(dout_01_carry__0_i_4__8[3]),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__7[3]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][3] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_26__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__7[3]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[1]),
        .I5(dout_01_carry__0_i_5__7_2[1]),
        .O(dout_01_carry_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_28__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__7[1]),
        .I3(dout_01_carry__0_i_5__7_0),
        .I4(dout_01_carry__0_i_5__7_1[0]),
        .I5(dout_01_carry__0_i_5__7_2[0]),
        .O(dout_01_carry_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_29__0
       (.I0(dout_01_carry__0_i_4__8[0]),
        .I1(Q[0]),
        .I2(dout_01_carry__0_i_1__7[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__4
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__7[4]),
        .I2(dout_01_carry__0_i_1__7[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__8[4]),
        .I4(dout_01_carry__0_i_4__8[5]),
        .I5(dout_01_carry_i_10__2_n_0),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_30__0
       (.I0(dout_01_carry__0_i_4__8[1]),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__7[1]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__8_0),
        .O(\pipeline1_reg[4][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__4
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__7[2]),
        .I2(dout_01_carry__0_i_1__7[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__8[2]),
        .I4(dout_01_carry__0_i_4__8[3]),
        .I5(dout_01_carry_i_11__2_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__4
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__7[0]),
        .I2(dout_01_carry__0_i_1__7[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__5
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__7[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__8[0]),
        .I4(dout_01_carry__0_i_4__8[1]),
        .I5(dout_01_carry_i_12__2_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__4
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__7[6]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__7[7]),
        .O(dout_01_carry_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__5
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__7[6]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[6]),
        .I4(dout_01_carry_i_9__2_n_0),
        .I5(dout_01_carry__0_i_4__8[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__7
       (.I0(\d_acc_reg[7]_1 ),
        .I1(dout_01_carry__0_i_1__7[6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_22__0_n_0),
        .O(\pipeline1_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__4
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__7[4]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__7[5]),
        .O(dout_01_carry_i_6__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__5
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__7[4]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[4]),
        .I4(dout_01_carry_i_10__2_n_0),
        .I5(dout_01_carry__0_i_4__8[5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__7
       (.I0(\d_acc_reg[7]_0 ),
        .I1(dout_01_carry__0_i_1__7[4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_24__0_n_0),
        .O(\pipeline1_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__4
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__7[2]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__7[3]),
        .O(dout_01_carry_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__5
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__7[2]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[2]),
        .I4(dout_01_carry_i_11__2_n_0),
        .I5(dout_01_carry__0_i_4__8[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__7
       (.I0(\d_acc_reg[3]_2 ),
        .I1(dout_01_carry__0_i_1__7[2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_26__0_n_0),
        .O(\pipeline1_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__4
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__7[0]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__7[1]),
        .O(dout_01_carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__5
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__7[0]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__8[0]),
        .I4(dout_01_carry_i_12__2_n_0),
        .I5(dout_01_carry__0_i_4__8[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__7
       (.I0(\d_acc_reg[3]_1 ),
        .I1(dout_01_carry__0_i_1__7[0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_28__0_n_0),
        .O(\pipeline1_reg[3][6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__2
       (.I0(Q[7]),
        .I1(dout_01_carry__0_i_1__7[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__4
       (.I0(dout_01_carry__0_i_1__7[6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_29
   (\pipeline1_reg[1][12] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6]_0 ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[2][13] ,
    DI,
    dout_01_carry__0_0,
    dout_01_carry__0_i_10__2,
    S,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_i_4__8,
    Q,
    dout_01_carry__0_i_4__8_0);
  output [0:0]\pipeline1_reg[1][12] ;
  output [3:0]\pipeline1_reg[2][6] ;
  output \pipeline1_reg[2][0] ;
  output \pipeline1_reg[2][1] ;
  output \pipeline1_reg[2][2] ;
  output \pipeline1_reg[2][3] ;
  output \pipeline1_reg[2][4] ;
  output \pipeline1_reg[2][5] ;
  output \pipeline1_reg[2][6]_0 ;
  output \pipeline1_reg[2][7] ;
  output [2:0]\pipeline1_reg[2][12] ;
  output \pipeline1_reg[2][8] ;
  output \pipeline1_reg[2][9] ;
  output \pipeline1_reg[2][10] ;
  output \pipeline1_reg[2][11] ;
  output \pipeline1_reg[2][12]_0 ;
  output \pipeline1_reg[2][13] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]dout_01_carry__0_i_10__2;
  input [2:0]S;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input [0:0]dout_01_carry__0_i_4__8;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_4__8_0;

  wire [3:0]DI;
  wire [13:0]Q;
  wire [2:0]S;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_2;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire [2:0]dout_01_carry__0_i_10__2;
  wire [0:0]dout_01_carry__0_i_4__8;
  wire [13:0]dout_01_carry__0_i_4__8_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[1][12] ;
  wire \pipeline1_reg[2][0] ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire [2:0]\pipeline1_reg[2][12] ;
  wire \pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire [3:0]\pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][6]_0 ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_10__2}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_11__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__8_0[13]),
        .O(\pipeline1_reg[2][13] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_13__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__8_0[10]),
        .O(\pipeline1_reg[2][10] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_18__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_4__8_0[11]),
        .O(\pipeline1_reg[2][11] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_19__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__8_0[8]),
        .O(\pipeline1_reg[2][8] ));
  LUT6 #(
    .INIT(64'hFF07070707000000)) 
    dout_01_carry__0_i_1__8
       (.I0(\pipeline1_reg[2][12]_0 ),
        .I1(dout_01_carry__0_9),
        .I2(dout_01_carry__0_10),
        .I3(dout_01_carry__0_11),
        .I4(\pipeline1_reg[2][13] ),
        .I5(dout_01_carry__0_12),
        .O(\pipeline1_reg[2][12] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_24__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_4__8_0[9]),
        .O(\pipeline1_reg[2][9] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_2__8
       (.I0(\pipeline1_reg[2][10] ),
        .I1(dout_01_carry__0_5),
        .I2(dout_01_carry__0_6),
        .I3(dout_01_carry__0_7),
        .I4(dout_01_carry__0_8),
        .I5(\pipeline1_reg[2][11] ),
        .O(\pipeline1_reg[2][12] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_3__8
       (.I0(\pipeline1_reg[2][8] ),
        .I1(dout_01_carry__0_1),
        .I2(dout_01_carry__0_2),
        .I3(dout_01_carry__0_3),
        .I4(dout_01_carry__0_4),
        .I5(\pipeline1_reg[2][9] ),
        .O(\pipeline1_reg[2][12] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_7__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__8_0[12]),
        .O(\pipeline1_reg[2][12]_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_14__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_4__8_0[7]),
        .O(\pipeline1_reg[2][7] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_15__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__8_0[4]),
        .O(\pipeline1_reg[2][4] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_1__8
       (.I0(\pipeline1_reg[2][6]_0 ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(dout_01_carry_14),
        .I4(dout_01_carry_15),
        .I5(\pipeline1_reg[2][7] ),
        .O(\pipeline1_reg[2][6] [3]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_20__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_4__8_0[5]),
        .O(\pipeline1_reg[2][5] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_21__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__8_0[2]),
        .O(\pipeline1_reg[2][2] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_26__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_4__8_0[3]),
        .O(\pipeline1_reg[2][3] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_27__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__8_0[0]),
        .O(\pipeline1_reg[2][0] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_2__8
       (.I0(\pipeline1_reg[2][4] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(dout_01_carry_10),
        .I4(dout_01_carry_11),
        .I5(\pipeline1_reg[2][5] ),
        .O(\pipeline1_reg[2][6] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_32__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_4__8_0[1]),
        .O(\pipeline1_reg[2][1] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_3__8
       (.I0(\pipeline1_reg[2][2] ),
        .I1(dout_01_carry_4),
        .I2(dout_01_carry_5),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[2][3] ),
        .O(\pipeline1_reg[2][6] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_4__8
       (.I0(\pipeline1_reg[2][0] ),
        .I1(dout_01_carry_0),
        .I2(dout_01_carry_1),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[2][1] ),
        .O(\pipeline1_reg[2][6] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_9__3
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__8),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__8_0[6]),
        .O(\pipeline1_reg[2][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_3
   (\d_reg[3][12] ,
    DI,
    S,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][0]_0 );
  output [0:0]\d_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]\pipeline1_reg[4][0] ;
  input [2:0]\pipeline1_reg[4][0]_0 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\d_reg[3][12] ;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[4][0] ;
  wire [2:0]\pipeline1_reg[4][0]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[4][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,\pipeline1_reg[4][0]_0 }));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_30
   (\pipeline1_reg[3][12] ,
    DI,
    S,
    dout_01_carry__0_i_12__1,
    dout_01_carry__0_i_12__1_0);
  output [0:0]\pipeline1_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]dout_01_carry__0_i_12__1;
  input [2:0]dout_01_carry__0_i_12__1_0;

  wire [3:0]DI;
  wire [3:0]S;
  wire [2:0]dout_01_carry__0_i_12__1;
  wire [2:0]dout_01_carry__0_i_12__1_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[3][12] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_12__1}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_12__1_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_31
   (CO,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    d_acc0_carry__2_i_3__0,
    d_acc0_carry__2_i_3__0_0);
  output [0:0]CO;
  input [3:0]dout_01_carry__0_0;
  input [3:0]dout_01_carry__0_1;
  input [2:0]d_acc0_carry__2_i_3__0;
  input [2:0]d_acc0_carry__2_i_3__0_0;

  wire [0:0]CO;
  wire [2:0]d_acc0_carry__2_i_3__0;
  wire [2:0]d_acc0_carry__2_i_3__0_0;
  wire [3:0]dout_01_carry__0_0;
  wire [3:0]dout_01_carry__0_1;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dout_01_carry__0_0),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__2_i_3__0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,d_acc0_carry__2_i_3__0_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_34
   (CO,
    DI,
    \d_reg[0][1] ,
    \d_reg[0][3] ,
    \d_reg[0][5] ,
    \d_reg[0][7] ,
    \d_reg[1][12] ,
    \d_reg[0][9] ,
    \d_reg[0][11] ,
    S,
    \d_reg[0][12] ,
    \d_reg[0][13] ,
    D,
    \d_reg[0][0] ,
    \d_reg[0][2] ,
    \d_reg[0][4] ,
    \d_reg[0][6] ,
    \d_reg[0][8] ,
    \d_reg[0][10] ,
    \d_reg[1][13] ,
    Q,
    \pipeline1_reg[2][13] ,
    din_1,
    dout_01_carry__0_i_4__12_0,
    dout_01_carry__0_i_4__12_1,
    dout_01_carry__0_i_4__12_2,
    \pipeline1_reg[2][0] );
  output [0:0]CO;
  output [3:0]DI;
  output \d_reg[0][1] ;
  output \d_reg[0][3] ;
  output \d_reg[0][5] ;
  output \d_reg[0][7] ;
  output [2:0]\d_reg[1][12] ;
  output \d_reg[0][9] ;
  output \d_reg[0][11] ;
  output [0:0]S;
  output \d_reg[0][12] ;
  output \d_reg[0][13] ;
  output [13:0]D;
  output \d_reg[0][0] ;
  output \d_reg[0][2] ;
  output \d_reg[0][4] ;
  output \d_reg[0][6] ;
  output \d_reg[0][8] ;
  output \d_reg[0][10] ;
  output [13:0]\d_reg[1][13] ;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[2][13] ;
  input [13:0]din_1;
  input [1:0]dout_01_carry__0_i_4__12_0;
  input [1:0]dout_01_carry__0_i_4__12_1;
  input [0:0]dout_01_carry__0_i_4__12_2;
  input [0:0]\pipeline1_reg[2][0] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire \d_reg[0][0] ;
  wire \d_reg[0][10] ;
  wire \d_reg[0][11] ;
  wire \d_reg[0][12] ;
  wire \d_reg[0][13] ;
  wire \d_reg[0][1] ;
  wire \d_reg[0][2] ;
  wire \d_reg[0][3] ;
  wire \d_reg[0][4] ;
  wire \d_reg[0][5] ;
  wire \d_reg[0][6] ;
  wire \d_reg[0][7] ;
  wire \d_reg[0][8] ;
  wire \d_reg[0][9] ;
  wire [2:0]\d_reg[1][12] ;
  wire [13:0]\d_reg[1][13] ;
  wire [13:0]din_1;
  wire dout_01_carry__0_i_1__11_n_0;
  wire dout_01_carry__0_i_2__11_n_0;
  wire dout_01_carry__0_i_3__11_n_0;
  wire dout_01_carry__0_i_4__11_n_0;
  wire [1:0]dout_01_carry__0_i_4__12_0;
  wire [1:0]dout_01_carry__0_i_4__12_1;
  wire [0:0]dout_01_carry__0_i_4__12_2;
  wire dout_01_carry__0_i_5__11_n_0;
  wire dout_01_carry__0_i_6__11_n_0;
  wire dout_01_carry__0_i_7__5_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__11_n_0;
  wire dout_01_carry_i_2__11_n_0;
  wire dout_01_carry_i_3__11_n_0;
  wire dout_01_carry_i_4__11_n_0;
  wire dout_01_carry_i_5__11_n_0;
  wire dout_01_carry_i_6__11_n_0;
  wire dout_01_carry_i_7__11_n_0;
  wire dout_01_carry_i_8__11_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][0] ;
  wire [13:0]\pipeline1_reg[2][13] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__11_n_0,dout_01_carry_i_2__11_n_0,dout_01_carry_i_3__11_n_0,dout_01_carry_i_4__11_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__11_n_0,dout_01_carry_i_6__11_n_0,dout_01_carry_i_7__11_n_0,dout_01_carry_i_8__11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__11_n_0,dout_01_carry__0_i_2__11_n_0,dout_01_carry__0_i_3__11_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__11_n_0,dout_01_carry__0_i_5__11_n_0,dout_01_carry__0_i_6__11_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__11
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[2][13] [13]),
        .O(dout_01_carry__0_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(Q[12]),
        .I3(din_1[12]),
        .I4(\d_reg[0][13] ),
        .I5(din_1[13]),
        .O(\d_reg[1][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__11
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(\pipeline1_reg[2][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[10]),
        .I3(din_1[10]),
        .I4(din_1[11]),
        .I5(\d_reg[0][11] ),
        .O(\d_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__11
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(\pipeline1_reg[2][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[8]),
        .I3(din_1[8]),
        .I4(din_1[9]),
        .I5(\d_reg[0][9] ),
        .O(\d_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__11
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(\pipeline1_reg[2][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__11_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__12
       (.I0(\d_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__12_0[0]),
        .I2(dout_01_carry__0_i_4__12_1[0]),
        .I3(dout_01_carry__0_i_4__12_2),
        .I4(dout_01_carry__0_i_7__5_n_0),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__11
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[2][13] [11]),
        .O(dout_01_carry__0_i_5__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__11
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[2][13] [9]),
        .O(dout_01_carry__0_i_6__11_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_7__5
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__12_2),
        .I4(dout_01_carry__0_i_4__12_1[1]),
        .I5(dout_01_carry__0_i_4__12_0[1]),
        .O(dout_01_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__11
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(\pipeline1_reg[2][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[6]),
        .I3(din_1[6]),
        .I4(din_1[7]),
        .I5(\d_reg[0][7] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__11
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(\pipeline1_reg[2][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[4]),
        .I3(din_1[4]),
        .I4(din_1[5]),
        .I5(\d_reg[0][5] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__11
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(\pipeline1_reg[2][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[2]),
        .I3(din_1[2]),
        .I4(din_1[3]),
        .I5(\d_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__11
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(\pipeline1_reg[2][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__12
       (.I0(CO),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[0]),
        .I3(din_1[0]),
        .I4(din_1[1]),
        .I5(\d_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__11
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[2][13] [7]),
        .O(dout_01_carry_i_5__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__11
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[2][13] [5]),
        .O(dout_01_carry_i_6__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__11
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[2][13] [3]),
        .O(dout_01_carry_i_7__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__11
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[2][13] [1]),
        .O(dout_01_carry_i_8__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][0]_i_1 
       (.I0(\pipeline1_reg[2][13] [0]),
        .I1(Q[0]),
        .I2(CO),
        .O(\d_reg[1][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][10]_i_1 
       (.I0(\pipeline1_reg[2][13] [10]),
        .I1(Q[10]),
        .I2(CO),
        .O(\d_reg[1][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][11]_i_1 
       (.I0(\pipeline1_reg[2][13] [11]),
        .I1(Q[11]),
        .I2(CO),
        .O(\d_reg[1][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][12]_i_1 
       (.I0(\pipeline1_reg[2][13] [12]),
        .I1(Q[12]),
        .I2(CO),
        .O(\d_reg[1][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][13]_i_1 
       (.I0(\pipeline1_reg[2][13] [13]),
        .I1(Q[13]),
        .I2(CO),
        .O(\d_reg[1][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][1]_i_1 
       (.I0(\pipeline1_reg[2][13] [1]),
        .I1(Q[1]),
        .I2(CO),
        .O(\d_reg[1][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][2]_i_1 
       (.I0(\pipeline1_reg[2][13] [2]),
        .I1(Q[2]),
        .I2(CO),
        .O(\d_reg[1][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][3]_i_1 
       (.I0(\pipeline1_reg[2][13] [3]),
        .I1(Q[3]),
        .I2(CO),
        .O(\d_reg[1][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][4]_i_1 
       (.I0(\pipeline1_reg[2][13] [4]),
        .I1(Q[4]),
        .I2(CO),
        .O(\d_reg[1][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][5]_i_1 
       (.I0(\pipeline1_reg[2][13] [5]),
        .I1(Q[5]),
        .I2(CO),
        .O(\d_reg[1][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][6]_i_1 
       (.I0(\pipeline1_reg[2][13] [6]),
        .I1(Q[6]),
        .I2(CO),
        .O(\d_reg[1][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][7]_i_1 
       (.I0(\pipeline1_reg[2][13] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\d_reg[1][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][8]_i_1 
       (.I0(\pipeline1_reg[2][13] [8]),
        .I1(Q[8]),
        .I2(CO),
        .O(\d_reg[1][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[0][9]_i_1 
       (.I0(\pipeline1_reg[2][13] [9]),
        .I1(Q[9]),
        .I2(CO),
        .O(\d_reg[1][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][0]_i_2 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .O(\d_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][10]_i_2 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .O(\d_reg[0][10] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][11]_i_2 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .O(\d_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][12]_i_2 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .O(\d_reg[0][12] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][13]_i_2 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .O(\d_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][1]_i_2 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .O(\d_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][2]_i_2 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .O(\d_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][3]_i_2 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .O(\d_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][4]_i_2 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .O(\d_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][5]_i_2 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .O(\d_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][6]_i_2 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .O(\d_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][7]_i_2 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .O(\d_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][8]_i_2 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .O(\d_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[1][9]_i_2 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .O(\d_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][0]_i_1 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[2][13] [0]),
        .I2(CO),
        .I3(din_1[0]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][10]_i_1 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[2][13] [10]),
        .I2(CO),
        .I3(din_1[10]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][11]_i_1 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[2][13] [11]),
        .I2(CO),
        .I3(din_1[11]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][12]_i_1 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[2][13] [12]),
        .I2(CO),
        .I3(din_1[12]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][13]_i_1 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[2][13] [13]),
        .I2(CO),
        .I3(din_1[13]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][1]_i_1 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[2][13] [1]),
        .I2(CO),
        .I3(din_1[1]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][2]_i_1 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[2][13] [2]),
        .I2(CO),
        .I3(din_1[2]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][3]_i_1 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[2][13] [3]),
        .I2(CO),
        .I3(din_1[3]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][4]_i_1 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[2][13] [4]),
        .I2(CO),
        .I3(din_1[4]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][5]_i_1 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[2][13] [5]),
        .I2(CO),
        .I3(din_1[5]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][6]_i_1 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[2][13] [6]),
        .I2(CO),
        .I3(din_1[6]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][7]_i_1 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[2][13] [7]),
        .I2(CO),
        .I3(din_1[7]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][8]_i_1 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[2][13] [8]),
        .I2(CO),
        .I3(din_1[8]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[2][9]_i_1 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[2][13] [9]),
        .I2(CO),
        .I3(din_1[9]),
        .I4(\pipeline1_reg[2][0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_35
   (\d_reg[2][12] ,
    S,
    DI,
    \d_reg[2][12]_0 ,
    \d_reg[3][12] ,
    \d_reg[3][6] ,
    \d_reg[3][10] ,
    D,
    \d_reg[2][13] ,
    \d_reg[3][13] ,
    din_1,
    Q,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[1][0] ,
    CO,
    dout_01_carry__0_i_5__12_0,
    dout_01_carry__0_i_5__12_1,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[1][0]_0 ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[1][13] );
  output [0:0]\d_reg[2][12] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\d_reg[2][12]_0 ;
  output [2:0]\d_reg[3][12] ;
  output [3:0]\d_reg[3][6] ;
  output [1:0]\d_reg[3][10] ;
  output [13:0]D;
  output [13:0]\d_reg[2][13] ;
  output [13:0]\d_reg[3][13] ;
  output [13:0]din_1;
  input [13:0]Q;
  input [13:0]\pipeline1_reg[3][13] ;
  input [13:0]\pipeline1_reg[3][13]_0 ;
  input \pipeline1_reg[1][0] ;
  input [0:0]CO;
  input [5:0]dout_01_carry__0_i_5__12_0;
  input [5:0]dout_01_carry__0_i_5__12_1;
  input \pipeline1_reg[1][2] ;
  input \pipeline1_reg[1][4] ;
  input \pipeline1_reg[1][6] ;
  input \pipeline1_reg[1][8] ;
  input \pipeline1_reg[1][10] ;
  input [0:0]\pipeline1_reg[3][0] ;
  input [0:0]\pipeline1_reg[1][0]_0 ;
  input \pipeline1_reg[1][1] ;
  input \pipeline1_reg[1][3] ;
  input \pipeline1_reg[1][5] ;
  input \pipeline1_reg[1][7] ;
  input \pipeline1_reg[1][9] ;
  input \pipeline1_reg[1][11] ;
  input \pipeline1_reg[1][12] ;
  input \pipeline1_reg[1][13] ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [0:0]\d_reg[2][12] ;
  wire [2:0]\d_reg[2][12]_0 ;
  wire [13:0]\d_reg[2][13] ;
  wire [1:0]\d_reg[3][10] ;
  wire [2:0]\d_reg[3][12] ;
  wire [13:0]\d_reg[3][13] ;
  wire [3:0]\d_reg[3][6] ;
  wire [13:1]din_0;
  wire [13:0]din_1;
  wire dout_01_carry__0_i_1__9_n_0;
  wire dout_01_carry__0_i_2__9_n_0;
  wire dout_01_carry__0_i_3__9_n_0;
  wire dout_01_carry__0_i_4__9_n_0;
  wire [5:0]dout_01_carry__0_i_5__12_0;
  wire [5:0]dout_01_carry__0_i_5__12_1;
  wire dout_01_carry__0_i_5__9_n_0;
  wire dout_01_carry__0_i_6__9_n_0;
  wire dout_01_carry__0_i_8__5_n_0;
  wire dout_01_carry__0_i_9__5_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__5_n_0;
  wire dout_01_carry_i_11__5_n_0;
  wire dout_01_carry_i_12__5_n_0;
  wire dout_01_carry_i_1__9_n_0;
  wire dout_01_carry_i_2__9_n_0;
  wire dout_01_carry_i_3__9_n_0;
  wire dout_01_carry_i_4__9_n_0;
  wire dout_01_carry_i_5__9_n_0;
  wire dout_01_carry_i_6__9_n_0;
  wire dout_01_carry_i_7__9_n_0;
  wire dout_01_carry_i_8__9_n_0;
  wire dout_01_carry_i_9__5_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[1][0] ;
  wire [0:0]\pipeline1_reg[1][0]_0 ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire \pipeline1_reg[1][12] ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire \pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [0:0]\pipeline1_reg[3][0] ;
  wire [13:0]\pipeline1_reg[3][13] ;
  wire [13:0]\pipeline1_reg[3][13]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__9_n_0,dout_01_carry_i_2__9_n_0,dout_01_carry_i_3__9_n_0,dout_01_carry_i_4__9_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__9_n_0,dout_01_carry_i_6__9_n_0,dout_01_carry_i_7__9_n_0,dout_01_carry_i_8__9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__9_n_0,dout_01_carry__0_i_2__9_n_0,dout_01_carry__0_i_3__9_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__9_n_0,dout_01_carry__0_i_5__9_n_0,dout_01_carry__0_i_6__9_n_0}));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(Q[12]),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(din_0[13]),
        .I5(\pipeline1_reg[3][13]_0 [13]),
        .O(\d_reg[3][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__9
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(Q[13]),
        .I3(\pipeline1_reg[3][13] [13]),
        .O(dout_01_carry__0_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(\pipeline1_reg[3][13]_0 [11]),
        .I5(din_0[11]),
        .O(\d_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__9
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(\pipeline1_reg[3][13]_0 [9]),
        .I5(din_0[9]),
        .O(\d_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__9
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__10
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(\pipeline1_reg[3][13]_0 [13]),
        .I5(din_0[13]),
        .O(\d_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__9
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\pipeline1_reg[3][13] [13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__10
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(din_0[11]),
        .I5(\pipeline1_reg[3][13]_0 [11]),
        .O(\d_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__12
       (.I0(\pipeline1_reg[1][10] ),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[10]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_8__5_n_0),
        .O(\d_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__9
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(Q[11]),
        .I3(\pipeline1_reg[3][13] [11]),
        .O(dout_01_carry__0_i_5__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__10
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(din_0[9]),
        .I5(\pipeline1_reg[3][13]_0 [9]),
        .O(\d_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__12
       (.I0(\pipeline1_reg[1][8] ),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[8]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry__0_i_9__5_n_0),
        .O(\d_reg[3][10] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__9
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(Q[9]),
        .I3(\pipeline1_reg[3][13] [9]),
        .O(dout_01_carry__0_i_6__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__6
       (.I0(Q[13]),
        .I1(\pipeline1_reg[3][13] [13]),
        .I2(\d_reg[2][12] ),
        .O(din_0[13]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_8__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[11]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[5]),
        .I5(dout_01_carry__0_i_5__12_1[5]),
        .O(dout_01_carry__0_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__6
       (.I0(Q[11]),
        .I1(\pipeline1_reg[3][13] [11]),
        .I2(\d_reg[2][12] ),
        .O(din_0[11]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_9__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[9]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[4]),
        .I5(dout_01_carry__0_i_5__12_1[4]),
        .O(dout_01_carry__0_i_9__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__6
       (.I0(Q[9]),
        .I1(\pipeline1_reg[3][13] [9]),
        .I2(\d_reg[2][12] ),
        .O(din_0[9]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_10__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[5]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[2]),
        .I5(dout_01_carry__0_i_5__12_1[2]),
        .O(dout_01_carry_i_10__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__6
       (.I0(Q[5]),
        .I1(\pipeline1_reg[3][13] [5]),
        .I2(\d_reg[2][12] ),
        .O(din_0[5]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_11__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[3]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[1]),
        .I5(dout_01_carry__0_i_5__12_1[1]),
        .O(dout_01_carry_i_11__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__6
       (.I0(Q[3]),
        .I1(\pipeline1_reg[3][13] [3]),
        .I2(\d_reg[2][12] ),
        .O(din_0[3]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_12__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[1]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[0]),
        .I5(dout_01_carry__0_i_5__12_1[0]),
        .O(dout_01_carry_i_12__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__6
       (.I0(Q[1]),
        .I1(\pipeline1_reg[3][13] [1]),
        .I2(\d_reg[2][12] ),
        .O(din_0[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(\pipeline1_reg[3][13]_0 [7]),
        .I5(din_0[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__9
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(\pipeline1_reg[3][13]_0 [5]),
        .I5(din_0[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__9
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(\pipeline1_reg[3][13]_0 [3]),
        .I5(din_0[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__9
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__10
       (.I0(\d_reg[2][12] ),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(\pipeline1_reg[3][13]_0 [1]),
        .I5(din_0[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__9
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__10
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(din_0[7]),
        .I5(\pipeline1_reg[3][13]_0 [7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__12
       (.I0(\pipeline1_reg[1][6] ),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[6]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_9__5_n_0),
        .O(\d_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__9
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(Q[7]),
        .I3(\pipeline1_reg[3][13] [7]),
        .O(dout_01_carry_i_5__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__10
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(din_0[5]),
        .I5(\pipeline1_reg[3][13]_0 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__12
       (.I0(\pipeline1_reg[1][4] ),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[4]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_10__5_n_0),
        .O(\d_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__9
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(Q[5]),
        .I3(\pipeline1_reg[3][13] [5]),
        .O(dout_01_carry_i_6__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__10
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(din_0[3]),
        .I5(\pipeline1_reg[3][13]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__12
       (.I0(\pipeline1_reg[1][2] ),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[2]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_11__5_n_0),
        .O(\d_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__9
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(Q[3]),
        .I3(\pipeline1_reg[3][13] [3]),
        .O(dout_01_carry_i_7__9_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__10
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(din_0[1]),
        .I5(\pipeline1_reg[3][13]_0 [1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__12
       (.I0(\pipeline1_reg[1][0] ),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[0]),
        .I3(\d_reg[2][12] ),
        .I4(dout_01_carry_i_12__5_n_0),
        .O(\d_reg[3][6] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__9
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(Q[1]),
        .I3(\pipeline1_reg[3][13] [1]),
        .O(dout_01_carry_i_8__9_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_9__5
       (.I0(\d_reg[2][12] ),
        .I1(Q[7]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(CO),
        .I4(dout_01_carry__0_i_5__12_0[3]),
        .I5(dout_01_carry__0_i_5__12_1[3]),
        .O(dout_01_carry_i_9__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__6
       (.I0(Q[7]),
        .I1(\pipeline1_reg[3][13] [7]),
        .I2(\d_reg[2][12] ),
        .O(din_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][0]_i_1 
       (.I0(\pipeline1_reg[3][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][0] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][10]_i_1 
       (.I0(\pipeline1_reg[3][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][10] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][11]_i_1 
       (.I0(\pipeline1_reg[3][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][11] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][12]_i_1 
       (.I0(\pipeline1_reg[3][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][12] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][13]_i_1 
       (.I0(\pipeline1_reg[3][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][13] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][1]_i_1 
       (.I0(\pipeline1_reg[3][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][1] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][2]_i_1 
       (.I0(\pipeline1_reg[3][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][2] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][3]_i_1 
       (.I0(\pipeline1_reg[3][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][3] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][4]_i_1 
       (.I0(\pipeline1_reg[3][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][4] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][5]_i_1 
       (.I0(\pipeline1_reg[3][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][5] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][6]_i_1 
       (.I0(\pipeline1_reg[3][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][6] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][7]_i_1 
       (.I0(\pipeline1_reg[3][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][7] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][8]_i_1 
       (.I0(\pipeline1_reg[3][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][8] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[1][9]_i_1 
       (.I0(\pipeline1_reg[3][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[1][9] ),
        .I4(\pipeline1_reg[1][0]_0 ),
        .O(\d_reg[3][13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][0]_i_2 
       (.I0(\pipeline1_reg[3][13] [0]),
        .I1(Q[0]),
        .I2(\d_reg[2][12] ),
        .O(din_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][10]_i_2 
       (.I0(\pipeline1_reg[3][13] [10]),
        .I1(Q[10]),
        .I2(\d_reg[2][12] ),
        .O(din_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][11]_i_2 
       (.I0(\pipeline1_reg[3][13] [11]),
        .I1(Q[11]),
        .I2(\d_reg[2][12] ),
        .O(din_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][12]_i_2 
       (.I0(\pipeline1_reg[3][13] [12]),
        .I1(Q[12]),
        .I2(\d_reg[2][12] ),
        .O(din_1[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][13]_i_2 
       (.I0(\pipeline1_reg[3][13] [13]),
        .I1(Q[13]),
        .I2(\d_reg[2][12] ),
        .O(din_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][1]_i_2 
       (.I0(\pipeline1_reg[3][13] [1]),
        .I1(Q[1]),
        .I2(\d_reg[2][12] ),
        .O(din_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][2]_i_2 
       (.I0(\pipeline1_reg[3][13] [2]),
        .I1(Q[2]),
        .I2(\d_reg[2][12] ),
        .O(din_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][3]_i_2 
       (.I0(\pipeline1_reg[3][13] [3]),
        .I1(Q[3]),
        .I2(\d_reg[2][12] ),
        .O(din_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][4]_i_2 
       (.I0(\pipeline1_reg[3][13] [4]),
        .I1(Q[4]),
        .I2(\d_reg[2][12] ),
        .O(din_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][5]_i_2 
       (.I0(\pipeline1_reg[3][13] [5]),
        .I1(Q[5]),
        .I2(\d_reg[2][12] ),
        .O(din_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][6]_i_2 
       (.I0(\pipeline1_reg[3][13] [6]),
        .I1(Q[6]),
        .I2(\d_reg[2][12] ),
        .O(din_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][7]_i_2 
       (.I0(\pipeline1_reg[3][13] [7]),
        .I1(Q[7]),
        .I2(\d_reg[2][12] ),
        .O(din_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][8]_i_2 
       (.I0(\pipeline1_reg[3][13] [8]),
        .I1(Q[8]),
        .I2(\d_reg[2][12] ),
        .O(din_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipeline1[2][9]_i_2 
       (.I0(\pipeline1_reg[3][13] [9]),
        .I1(Q[9]),
        .I2(\d_reg[2][12] ),
        .O(din_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][0]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[3][13] [0]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][10]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[3][13] [10]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][11]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[3][13] [11]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][12]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[3][13] [12]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][13]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[3][13] [13]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][1]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[3][13] [1]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][2]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[3][13] [2]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][3]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[3][13] [3]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][4]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[3][13] [4]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][5]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[3][13] [5]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][6]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[3][13] [6]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][7]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[3][13] [7]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][8]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[3][13] [8]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \pipeline1[3][9]_i_1 
       (.I0(\pipeline1_reg[3][13]_0 [9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[3][13] [9]),
        .I3(\d_reg[2][12] ),
        .I4(\pipeline1_reg[3][0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][0]_i_1 
       (.I0(Q[0]),
        .I1(\pipeline1_reg[3][13] [0]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [0]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][10]_i_1 
       (.I0(Q[10]),
        .I1(\pipeline1_reg[3][13] [10]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [10]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][11]_i_1 
       (.I0(Q[11]),
        .I1(\pipeline1_reg[3][13] [11]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [11]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][12]_i_1 
       (.I0(Q[12]),
        .I1(\pipeline1_reg[3][13] [12]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [12]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][13]_i_1 
       (.I0(Q[13]),
        .I1(\pipeline1_reg[3][13] [13]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [13]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][1]_i_1 
       (.I0(Q[1]),
        .I1(\pipeline1_reg[3][13] [1]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [1]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][2]_i_1 
       (.I0(Q[2]),
        .I1(\pipeline1_reg[3][13] [2]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [2]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][3]_i_1 
       (.I0(Q[3]),
        .I1(\pipeline1_reg[3][13] [3]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [3]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][4]_i_1 
       (.I0(Q[4]),
        .I1(\pipeline1_reg[3][13] [4]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [4]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][5]_i_1 
       (.I0(Q[5]),
        .I1(\pipeline1_reg[3][13] [5]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [5]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][6]_i_1 
       (.I0(Q[6]),
        .I1(\pipeline1_reg[3][13] [6]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [6]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][7]_i_1 
       (.I0(Q[7]),
        .I1(\pipeline1_reg[3][13] [7]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [7]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][8]_i_1 
       (.I0(Q[8]),
        .I1(\pipeline1_reg[3][13] [8]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [8]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \pipeline1[4][9]_i_1 
       (.I0(Q[9]),
        .I1(\pipeline1_reg[3][13] [9]),
        .I2(\d_reg[2][12] ),
        .I3(\pipeline1_reg[3][13]_0 [9]),
        .I4(\pipeline1_reg[3][0] ),
        .O(\d_reg[2][13] [9]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_36
   (\d_reg[1][12] ,
    DI,
    dout_01_carry__0_0,
    \pipeline1_reg[1][0] ,
    S);
  output [0:0]\d_reg[1][12] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]\pipeline1_reg[1][0] ;
  input [2:0]S;

  wire [3:0]DI;
  wire [2:0]S;
  wire [0:0]\d_reg[1][12] ;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[1][0] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[1][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_37
   (\d_reg[3][12] ,
    DI,
    S,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][0]_0 );
  output [0:0]\d_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]\pipeline1_reg[3][0] ;
  input [2:0]\pipeline1_reg[3][0]_0 ;

  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\d_reg[3][12] ;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [2:0]\pipeline1_reg[3][0] ;
  wire [2:0]\pipeline1_reg[3][0]_0 ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\d_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\pipeline1_reg[3][0] }),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,\pipeline1_reg[3][0]_0 }));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_38
   (CO,
    DI,
    \pipeline1_reg[0][1] ,
    \pipeline1_reg[0][3] ,
    \pipeline1_reg[0][5] ,
    \pipeline1_reg[0][7] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[0][9] ,
    \pipeline1_reg[0][11] ,
    S,
    \pipeline1_reg[0][12] ,
    \pipeline1_reg[0][13] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][0] ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][6]_0 ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][12]_0 ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12]_1 ,
    \pipeline1_reg[1][13] ,
    \pipeline1_reg[0][0] ,
    \pipeline1_reg[0][2] ,
    \pipeline1_reg[0][4] ,
    \pipeline1_reg[0][6] ,
    \pipeline1_reg[0][8] ,
    \pipeline1_reg[0][10] ,
    Q,
    d_acc0_carry__2_i_3,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_i_4__2_0,
    dout_01_carry__0_i_4__2_1,
    dout_01_carry__0_i_4__2_2,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry_16,
    dout_01_carry_17,
    dout_01_carry_18,
    dout_01_carry_19,
    dout_01_carry_20,
    dout_01_carry_21,
    dout_01_carry_22,
    dout_01_carry_23,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_13,
    dout_01_carry__0_14,
    dout_01_carry__0_15,
    dout_01_carry__0_16,
    dout_01_carry__0_17,
    dout_01_carry__0_i_1__3);
  output [0:0]CO;
  output [3:0]DI;
  output \pipeline1_reg[0][1] ;
  output \pipeline1_reg[0][3] ;
  output \pipeline1_reg[0][5] ;
  output \pipeline1_reg[0][7] ;
  output [2:0]\pipeline1_reg[1][12] ;
  output \pipeline1_reg[0][9] ;
  output \pipeline1_reg[0][11] ;
  output [0:0]S;
  output \pipeline1_reg[0][12] ;
  output \pipeline1_reg[0][13] ;
  output [3:0]\pipeline1_reg[1][6] ;
  output \pipeline1_reg[1][0] ;
  output \pipeline1_reg[1][1] ;
  output \pipeline1_reg[1][2] ;
  output \pipeline1_reg[1][3] ;
  output \pipeline1_reg[1][4] ;
  output \pipeline1_reg[1][5] ;
  output \pipeline1_reg[1][6]_0 ;
  output \pipeline1_reg[1][7] ;
  output [2:0]\pipeline1_reg[1][12]_0 ;
  output \pipeline1_reg[1][8] ;
  output \pipeline1_reg[1][9] ;
  output \pipeline1_reg[1][10] ;
  output \pipeline1_reg[1][11] ;
  output \pipeline1_reg[1][12]_1 ;
  output \pipeline1_reg[1][13] ;
  output \pipeline1_reg[0][0] ;
  output \pipeline1_reg[0][2] ;
  output \pipeline1_reg[0][4] ;
  output \pipeline1_reg[0][6] ;
  output \pipeline1_reg[0][8] ;
  output \pipeline1_reg[0][10] ;
  input [13:0]Q;
  input [13:0]d_acc0_carry__2_i_3;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry__0_0;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input [1:0]dout_01_carry__0_i_4__2_0;
  input [1:0]dout_01_carry__0_i_4__2_1;
  input [0:0]dout_01_carry__0_i_4__2_2;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry_16;
  input dout_01_carry_17;
  input dout_01_carry_18;
  input dout_01_carry_19;
  input dout_01_carry_20;
  input dout_01_carry_21;
  input dout_01_carry_22;
  input dout_01_carry_23;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input dout_01_carry__0_13;
  input dout_01_carry__0_14;
  input dout_01_carry__0_15;
  input dout_01_carry__0_16;
  input dout_01_carry__0_17;
  input [0:0]dout_01_carry__0_i_1__3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [13:0]d_acc0_carry__2_i_3;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_16;
  wire dout_01_carry_17;
  wire dout_01_carry_18;
  wire dout_01_carry_19;
  wire dout_01_carry_2;
  wire dout_01_carry_20;
  wire dout_01_carry_21;
  wire dout_01_carry_22;
  wire dout_01_carry_23;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_13;
  wire dout_01_carry__0_14;
  wire dout_01_carry__0_15;
  wire dout_01_carry__0_16;
  wire dout_01_carry__0_17;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire dout_01_carry__0_i_17_n_0;
  wire dout_01_carry__0_i_1__1_n_0;
  wire [0:0]dout_01_carry__0_i_1__3;
  wire dout_01_carry__0_i_2__1_n_0;
  wire dout_01_carry__0_i_3__1_n_0;
  wire dout_01_carry__0_i_4__1_n_0;
  wire [1:0]dout_01_carry__0_i_4__2_0;
  wire [1:0]dout_01_carry__0_i_4__2_1;
  wire [0:0]dout_01_carry__0_i_4__2_2;
  wire dout_01_carry__0_i_5__1_n_0;
  wire dout_01_carry__0_i_6__1_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__1_n_0;
  wire dout_01_carry_i_2__1_n_0;
  wire dout_01_carry_i_3__1_n_0;
  wire dout_01_carry_i_4__1_n_0;
  wire dout_01_carry_i_5__1_n_0;
  wire dout_01_carry_i_6__1_n_0;
  wire dout_01_carry_i_7__1_n_0;
  wire dout_01_carry_i_8__1_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[0][0] ;
  wire \pipeline1_reg[0][10] ;
  wire \pipeline1_reg[0][11] ;
  wire \pipeline1_reg[0][12] ;
  wire \pipeline1_reg[0][13] ;
  wire \pipeline1_reg[0][1] ;
  wire \pipeline1_reg[0][2] ;
  wire \pipeline1_reg[0][3] ;
  wire \pipeline1_reg[0][4] ;
  wire \pipeline1_reg[0][5] ;
  wire \pipeline1_reg[0][6] ;
  wire \pipeline1_reg[0][7] ;
  wire \pipeline1_reg[0][8] ;
  wire \pipeline1_reg[0][9] ;
  wire \pipeline1_reg[1][0] ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire [2:0]\pipeline1_reg[1][12] ;
  wire [2:0]\pipeline1_reg[1][12]_0 ;
  wire \pipeline1_reg[1][12]_1 ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire [3:0]\pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][6]_0 ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__1_n_0,dout_01_carry_i_2__1_n_0,dout_01_carry_i_3__1_n_0,dout_01_carry_i_4__1_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__1_n_0,dout_01_carry_i_6__1_n_0,dout_01_carry_i_7__1_n_0,dout_01_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__1_n_0,dout_01_carry__0_i_2__1_n_0,dout_01_carry__0_i_3__1_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__1_n_0,dout_01_carry__0_i_5__1_n_0,dout_01_carry__0_i_6__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_10__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][13] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_12__0
       (.I0(Q[11]),
        .I1(d_acc0_carry__2_i_3[11]),
        .I2(CO),
        .O(\pipeline1_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_14__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][10] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_15__0
       (.I0(Q[9]),
        .I1(d_acc0_carry__2_i_3[9]),
        .I2(CO),
        .O(\pipeline1_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_16__0
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3[12]),
        .I2(CO),
        .O(\pipeline1_reg[0][12] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_17
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__2_2),
        .I4(dout_01_carry__0_i_4__2_1[1]),
        .I5(dout_01_carry__0_i_4__2_0[1]),
        .O(dout_01_carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_17__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[11]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][11] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_18__0
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3[10]),
        .I2(CO),
        .O(\pipeline1_reg[0][10] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__1
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3[12]),
        .I2(Q[13]),
        .I3(d_acc0_carry__2_i_3[13]),
        .O(dout_01_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_4),
        .I4(\pipeline1_reg[0][13] ),
        .I5(dout_01_carry__0_5),
        .O(\pipeline1_reg[1][12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_20
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][8] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_20__0
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3[8]),
        .I2(CO),
        .O(\pipeline1_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_23
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[9]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__1
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3[10]),
        .I2(d_acc0_carry__2_i_3[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_2),
        .I4(dout_01_carry__0_3),
        .I5(\pipeline1_reg[0][11] ),
        .O(\pipeline1_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__1
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3[8]),
        .I2(d_acc0_carry__2_i_3[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_0),
        .I4(dout_01_carry__0_1),
        .I5(\pipeline1_reg[0][9] ),
        .O(\pipeline1_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__1
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3[12]),
        .I2(d_acc0_carry__2_i_3[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__2
       (.I0(\pipeline1_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__2_0[0]),
        .I2(dout_01_carry__0_i_4__2_1[0]),
        .I3(dout_01_carry__0_i_4__2_2),
        .I4(dout_01_carry__0_i_17_n_0),
        .O(S));
  LUT6 #(
    .INIT(64'h0078780078007800)) 
    dout_01_carry__0_i_4__3
       (.I0(\pipeline1_reg[1][12]_1 ),
        .I1(dout_01_carry__0_14),
        .I2(dout_01_carry__0_15),
        .I3(dout_01_carry__0_16),
        .I4(\pipeline1_reg[1][13] ),
        .I5(dout_01_carry__0_17),
        .O(\pipeline1_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__1
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3[10]),
        .I2(Q[11]),
        .I3(d_acc0_carry__2_i_3[11]),
        .O(dout_01_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_5__3
       (.I0(\pipeline1_reg[1][10] ),
        .I1(dout_01_carry__0_10),
        .I2(dout_01_carry__0_11),
        .I3(\pipeline1_reg[1][11] ),
        .I4(dout_01_carry__0_12),
        .I5(dout_01_carry__0_13),
        .O(\pipeline1_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__1
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3[8]),
        .I2(Q[9]),
        .I3(d_acc0_carry__2_i_3[9]),
        .O(dout_01_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_6__3
       (.I0(\pipeline1_reg[1][8] ),
        .I1(dout_01_carry__0_6),
        .I2(dout_01_carry__0_7),
        .I3(\pipeline1_reg[1][9] ),
        .I4(dout_01_carry__0_8),
        .I5(dout_01_carry__0_9),
        .O(\pipeline1_reg[1][12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_8__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__1
       (.I0(Q[13]),
        .I1(d_acc0_carry__2_i_3[13]),
        .I2(CO),
        .O(\pipeline1_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_10__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__1
       (.I0(Q[7]),
        .I1(d_acc0_carry__2_i_3[7]),
        .I2(CO),
        .O(\pipeline1_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_13__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[7]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][7] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_14__0
       (.I0(Q[5]),
        .I1(d_acc0_carry__2_i_3[5]),
        .I2(CO),
        .O(\pipeline1_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_16__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][4] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_17__0
       (.I0(Q[3]),
        .I1(d_acc0_carry__2_i_3[3]),
        .I2(CO),
        .O(\pipeline1_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_19__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[5]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][5] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__1
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3[6]),
        .I2(d_acc0_carry__2_i_3[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[6]),
        .I2(Q[6]),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[0][7] ),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_20__0
       (.I0(Q[1]),
        .I1(d_acc0_carry__2_i_3[1]),
        .I2(CO),
        .O(\pipeline1_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_21__0
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3[6]),
        .I2(CO),
        .O(\pipeline1_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_22__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][2] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_23__0
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3[4]),
        .I2(CO),
        .O(\pipeline1_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_25
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3[2]),
        .I2(CO),
        .O(\pipeline1_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_25__0
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[3]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][3] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_27__0
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3[0]),
        .I2(CO),
        .O(\pipeline1_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_28__1
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__1
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3[4]),
        .I2(d_acc0_carry__2_i_3[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[4]),
        .I2(Q[4]),
        .I3(dout_01_carry_4),
        .I4(dout_01_carry_5),
        .I5(\pipeline1_reg[0][5] ),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_31
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[1]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__3),
        .O(\pipeline1_reg[1][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__1
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3[2]),
        .I2(d_acc0_carry__2_i_3[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[2]),
        .I2(Q[2]),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__1
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3[0]),
        .I2(d_acc0_carry__2_i_3[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3[0]),
        .I2(Q[0]),
        .I3(dout_01_carry_0),
        .I4(dout_01_carry_1),
        .I5(\pipeline1_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__1
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3[6]),
        .I2(Q[7]),
        .I3(d_acc0_carry__2_i_3[7]),
        .O(dout_01_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_5__3
       (.I0(\pipeline1_reg[1][6]_0 ),
        .I1(dout_01_carry_20),
        .I2(dout_01_carry_21),
        .I3(\pipeline1_reg[1][7] ),
        .I4(dout_01_carry_22),
        .I5(dout_01_carry_23),
        .O(\pipeline1_reg[1][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__1
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3[4]),
        .I2(Q[5]),
        .I3(d_acc0_carry__2_i_3[5]),
        .O(dout_01_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_6__3
       (.I0(\pipeline1_reg[1][4] ),
        .I1(dout_01_carry_16),
        .I2(dout_01_carry_17),
        .I3(\pipeline1_reg[1][5] ),
        .I4(dout_01_carry_18),
        .I5(dout_01_carry_19),
        .O(\pipeline1_reg[1][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__1
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3[2]),
        .I2(Q[3]),
        .I3(d_acc0_carry__2_i_3[3]),
        .O(dout_01_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_7__3
       (.I0(\pipeline1_reg[1][2] ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(\pipeline1_reg[1][3] ),
        .I4(dout_01_carry_14),
        .I5(dout_01_carry_15),
        .O(\pipeline1_reg[1][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__1
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3[0]),
        .I2(Q[1]),
        .I3(d_acc0_carry__2_i_3[1]),
        .O(dout_01_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_8__3
       (.I0(\pipeline1_reg[1][0] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(\pipeline1_reg[1][1] ),
        .I4(dout_01_carry_10),
        .I5(dout_01_carry_11),
        .O(\pipeline1_reg[1][6] [0]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_39
   (\pipeline1_reg[2][12] ,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[4][13] ,
    S,
    DI,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[3][12] ,
    \pipeline1_reg[3][6] ,
    \pipeline1_reg[3][10] ,
    \pipeline1_reg[3][13]_1 ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][1] ,
    \pipeline1_reg[4][2] ,
    \pipeline1_reg[4][3] ,
    \pipeline1_reg[4][4] ,
    \pipeline1_reg[4][5] ,
    \pipeline1_reg[4][6] ,
    \pipeline1_reg[4][7] ,
    \pipeline1_reg[4][8] ,
    \pipeline1_reg[4][9] ,
    \pipeline1_reg[4][10] ,
    \pipeline1_reg[4][11] ,
    \pipeline1_reg[4][12] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][1] ,
    \pipeline1_reg[3][2] ,
    \pipeline1_reg[3][3] ,
    \pipeline1_reg[3][4] ,
    \pipeline1_reg[3][5] ,
    \pipeline1_reg[3][6]_0 ,
    \pipeline1_reg[3][7] ,
    \pipeline1_reg[3][8] ,
    \pipeline1_reg[3][9] ,
    \pipeline1_reg[3][10]_0 ,
    \pipeline1_reg[3][11] ,
    \pipeline1_reg[3][12]_0 ,
    \d_acc_reg[3] ,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    CO,
    \d_acc_reg[3]_0 ,
    \d_acc_reg[15] ,
    \d_acc_reg[15]_0 ,
    Q,
    dout_01_carry__0_i_1__2,
    dout_01_carry__0_i_4__3,
    \d_acc_reg[3]_1 ,
    dout_01_carry__0_i_5__2_0,
    dout_01_carry__0_i_5__2_1,
    dout_01_carry__0_i_5__2_2,
    \d_acc_reg[3]_2 ,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[11]_1 ,
    dout_01_carry__0_i_4__3_0,
    \d_acc_reg[3]_3 ,
    \d_acc_reg[3]_4 ,
    \d_acc_reg[3]_5 ,
    \d_acc_reg[7]_2 ,
    \d_acc_reg[7]_3 ,
    \d_acc_reg[7]_4 ,
    \d_acc_reg[11]_2 ,
    \d_acc_reg[11]_3 ,
    \d_acc_reg[11]_4 ,
    \d_acc_reg[15]_1 ,
    \d_acc_reg[15]_2 ,
    \d_acc_reg[15]_3 );
  output [0:0]\pipeline1_reg[2][12] ;
  output [2:0]\pipeline1_reg[3][13] ;
  output \pipeline1_reg[3][13]_0 ;
  output \pipeline1_reg[4][13] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\pipeline1_reg[2][12]_0 ;
  output [2:0]\pipeline1_reg[3][12] ;
  output [3:0]\pipeline1_reg[3][6] ;
  output [1:0]\pipeline1_reg[3][10] ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output \pipeline1_reg[4][0] ;
  output \pipeline1_reg[4][1] ;
  output \pipeline1_reg[4][2] ;
  output \pipeline1_reg[4][3] ;
  output \pipeline1_reg[4][4] ;
  output \pipeline1_reg[4][5] ;
  output \pipeline1_reg[4][6] ;
  output \pipeline1_reg[4][7] ;
  output \pipeline1_reg[4][8] ;
  output \pipeline1_reg[4][9] ;
  output \pipeline1_reg[4][10] ;
  output \pipeline1_reg[4][11] ;
  output \pipeline1_reg[4][12] ;
  output \pipeline1_reg[3][0] ;
  output \pipeline1_reg[3][1] ;
  output \pipeline1_reg[3][2] ;
  output \pipeline1_reg[3][3] ;
  output \pipeline1_reg[3][4] ;
  output \pipeline1_reg[3][5] ;
  output \pipeline1_reg[3][6]_0 ;
  output \pipeline1_reg[3][7] ;
  output \pipeline1_reg[3][8] ;
  output \pipeline1_reg[3][9] ;
  output \pipeline1_reg[3][10]_0 ;
  output \pipeline1_reg[3][11] ;
  output \pipeline1_reg[3][12]_0 ;
  output [3:0]\d_acc_reg[3] ;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input [0:0]CO;
  input [0:0]\d_acc_reg[3]_0 ;
  input \d_acc_reg[15] ;
  input \d_acc_reg[15]_0 ;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_1__2;
  input [13:0]dout_01_carry__0_i_4__3;
  input \d_acc_reg[3]_1 ;
  input [0:0]dout_01_carry__0_i_5__2_0;
  input [5:0]dout_01_carry__0_i_5__2_1;
  input [5:0]dout_01_carry__0_i_5__2_2;
  input \d_acc_reg[3]_2 ;
  input \d_acc_reg[7]_0 ;
  input \d_acc_reg[7]_1 ;
  input \d_acc_reg[11]_0 ;
  input \d_acc_reg[11]_1 ;
  input [0:0]dout_01_carry__0_i_4__3_0;
  input [3:0]\d_acc_reg[3]_3 ;
  input \d_acc_reg[3]_4 ;
  input \d_acc_reg[3]_5 ;
  input [3:0]\d_acc_reg[7]_2 ;
  input \d_acc_reg[7]_3 ;
  input \d_acc_reg[7]_4 ;
  input [3:0]\d_acc_reg[11]_2 ;
  input \d_acc_reg[11]_3 ;
  input \d_acc_reg[11]_4 ;
  input [0:0]\d_acc_reg[15]_1 ;
  input \d_acc_reg[15]_2 ;
  input \d_acc_reg[15]_3 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire \d_acc_reg[11]_0 ;
  wire \d_acc_reg[11]_1 ;
  wire [3:0]\d_acc_reg[11]_2 ;
  wire \d_acc_reg[11]_3 ;
  wire \d_acc_reg[11]_4 ;
  wire \d_acc_reg[15] ;
  wire \d_acc_reg[15]_0 ;
  wire [0:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire \d_acc_reg[15]_3 ;
  wire [3:0]\d_acc_reg[3] ;
  wire [0:0]\d_acc_reg[3]_0 ;
  wire \d_acc_reg[3]_1 ;
  wire \d_acc_reg[3]_2 ;
  wire [3:0]\d_acc_reg[3]_3 ;
  wire \d_acc_reg[3]_4 ;
  wire \d_acc_reg[3]_5 ;
  wire [3:0]\d_acc_reg[7] ;
  wire \d_acc_reg[7]_0 ;
  wire \d_acc_reg[7]_1 ;
  wire [3:0]\d_acc_reg[7]_2 ;
  wire \d_acc_reg[7]_3 ;
  wire \d_acc_reg[7]_4 ;
  wire dout_01_carry__0_i_19_n_0;
  wire [13:0]dout_01_carry__0_i_1__2;
  wire dout_01_carry__0_i_1_n_0;
  wire dout_01_carry__0_i_21_n_0;
  wire dout_01_carry__0_i_2_n_0;
  wire dout_01_carry__0_i_3_n_0;
  wire [13:0]dout_01_carry__0_i_4__3;
  wire [0:0]dout_01_carry__0_i_4__3_0;
  wire dout_01_carry__0_i_4_n_0;
  wire [0:0]dout_01_carry__0_i_5__2_0;
  wire [5:0]dout_01_carry__0_i_5__2_1;
  wire [5:0]dout_01_carry__0_i_5__2_2;
  wire dout_01_carry__0_i_5_n_0;
  wire dout_01_carry__0_i_6_n_0;
  wire dout_01_carry__0_i_7_n_0;
  wire dout_01_carry__0_i_8_n_0;
  wire dout_01_carry__0_i_9_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10_n_0;
  wire dout_01_carry_i_11_n_0;
  wire dout_01_carry_i_12_n_0;
  wire dout_01_carry_i_1_n_0;
  wire dout_01_carry_i_22_n_0;
  wire dout_01_carry_i_24_n_0;
  wire dout_01_carry_i_26_n_0;
  wire dout_01_carry_i_28_n_0;
  wire dout_01_carry_i_2_n_0;
  wire dout_01_carry_i_3_n_0;
  wire dout_01_carry_i_4_n_0;
  wire dout_01_carry_i_5_n_0;
  wire dout_01_carry_i_6_n_0;
  wire dout_01_carry_i_7_n_0;
  wire dout_01_carry_i_8_n_0;
  wire dout_01_carry_i_9_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][12] ;
  wire [2:0]\pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[3][0] ;
  wire [1:0]\pipeline1_reg[3][10] ;
  wire \pipeline1_reg[3][10]_0 ;
  wire \pipeline1_reg[3][11] ;
  wire [2:0]\pipeline1_reg[3][12] ;
  wire \pipeline1_reg[3][12]_0 ;
  wire [2:0]\pipeline1_reg[3][13] ;
  wire \pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg[3][1] ;
  wire \pipeline1_reg[3][2] ;
  wire \pipeline1_reg[3][3] ;
  wire \pipeline1_reg[3][4] ;
  wire \pipeline1_reg[3][5] ;
  wire [3:0]\pipeline1_reg[3][6] ;
  wire \pipeline1_reg[3][6]_0 ;
  wire \pipeline1_reg[3][7] ;
  wire \pipeline1_reg[3][8] ;
  wire \pipeline1_reg[3][9] ;
  wire \pipeline1_reg[4][0] ;
  wire \pipeline1_reg[4][10] ;
  wire \pipeline1_reg[4][11] ;
  wire \pipeline1_reg[4][12] ;
  wire \pipeline1_reg[4][13] ;
  wire \pipeline1_reg[4][1] ;
  wire \pipeline1_reg[4][2] ;
  wire \pipeline1_reg[4][3] ;
  wire \pipeline1_reg[4][4] ;
  wire \pipeline1_reg[4][5] ;
  wire \pipeline1_reg[4][6] ;
  wire \pipeline1_reg[4][7] ;
  wire \pipeline1_reg[4][8] ;
  wire \pipeline1_reg[4][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_5
       (.I0(\d_acc_reg[7]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][7] ),
        .I4(\d_acc_reg[7]_4 ),
        .I5(\pipeline1_reg[4][7] ),
        .O(\d_acc_reg[7] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_6
       (.I0(\d_acc_reg[7]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][6]_0 ),
        .I4(\d_acc_reg[7]_1 ),
        .I5(\pipeline1_reg[4][6] ),
        .O(\d_acc_reg[7] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_7
       (.I0(\d_acc_reg[7]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][5] ),
        .I4(\d_acc_reg[7]_3 ),
        .I5(\pipeline1_reg[4][5] ),
        .O(\d_acc_reg[7] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_8
       (.I0(\d_acc_reg[7]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][4] ),
        .I4(\d_acc_reg[7]_0 ),
        .I5(\pipeline1_reg[4][4] ),
        .O(\d_acc_reg[7] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_5
       (.I0(\d_acc_reg[11]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][11] ),
        .I4(\d_acc_reg[11]_4 ),
        .I5(\pipeline1_reg[4][11] ),
        .O(\d_acc_reg[11] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_6
       (.I0(\d_acc_reg[11]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][10]_0 ),
        .I4(\d_acc_reg[11]_1 ),
        .I5(\pipeline1_reg[4][10] ),
        .O(\d_acc_reg[11] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_7
       (.I0(\d_acc_reg[11]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][9] ),
        .I4(\d_acc_reg[11]_3 ),
        .I5(\pipeline1_reg[4][9] ),
        .O(\d_acc_reg[11] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_8
       (.I0(\d_acc_reg[11]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][8] ),
        .I4(\d_acc_reg[11]_0 ),
        .I5(\pipeline1_reg[4][8] ),
        .O(\d_acc_reg[11] [0]));
  LUT5 #(
    .INIT(32'h0145ABEF)) 
    d_acc0_carry__2_i_2
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .O(\pipeline1_reg[3][13]_1 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    d_acc0_carry__2_i_3
       (.I0(\pipeline1_reg[4][13] ),
        .I1(\d_acc_reg[15] ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[3]_0 ),
        .I4(CO),
        .O(\pipeline1_reg[3][13]_1 [0]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_6
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_0 ),
        .O(\pipeline1_reg[3][13] [2]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_7
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_3 ),
        .O(\pipeline1_reg[3][13] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__2_i_8
       (.I0(\d_acc_reg[15]_1 ),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][12]_0 ),
        .I4(\d_acc_reg[15]_2 ),
        .I5(\pipeline1_reg[4][12] ),
        .O(\pipeline1_reg[3][13] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_5
       (.I0(\d_acc_reg[3]_3 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][3] ),
        .I4(\d_acc_reg[3]_5 ),
        .I5(\pipeline1_reg[4][3] ),
        .O(\d_acc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_6
       (.I0(\d_acc_reg[3]_3 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][2] ),
        .I4(\d_acc_reg[3]_2 ),
        .I5(\pipeline1_reg[4][2] ),
        .O(\d_acc_reg[3] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_7
       (.I0(\d_acc_reg[3]_3 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][1] ),
        .I4(\d_acc_reg[3]_4 ),
        .I5(\pipeline1_reg[4][1] ),
        .O(\d_acc_reg[3] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_8
       (.I0(\d_acc_reg[3]_3 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][0] ),
        .I4(\d_acc_reg[3]_1 ),
        .I5(\pipeline1_reg[4][0] ),
        .O(\d_acc_reg[3] [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1_n_0,dout_01_carry_i_2_n_0,dout_01_carry_i_3_n_0,dout_01_carry_i_4_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5_n_0,dout_01_carry_i_6_n_0,dout_01_carry_i_7_n_0,dout_01_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1_n_0,dout_01_carry__0_i_2_n_0,dout_01_carry__0_i_3_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4_n_0,dout_01_carry__0_i_5_n_0,dout_01_carry__0_i_6_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__2[12]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__2[13]),
        .O(dout_01_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_10
       (.I0(dout_01_carry__0_i_1__2[10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_11
       (.I0(dout_01_carry__0_i_1__2[11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_12
       (.I0(dout_01_carry__0_i_4__3[13]),
        .I1(Q[13]),
        .I2(dout_01_carry__0_i_1__2[13]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][13] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_13
       (.I0(dout_01_carry__0_i_1__2[8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_14
       (.I0(dout_01_carry__0_i_1__2[9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_15
       (.I0(dout_01_carry__0_i_4__3[10]),
        .I1(Q[10]),
        .I2(dout_01_carry__0_i_1__2[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][10] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_16
       (.I0(dout_01_carry__0_i_4__3[11]),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__2[11]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][11] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_19
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__2[11]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[5]),
        .I5(dout_01_carry__0_i_5__2_2[5]),
        .O(dout_01_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__3[12]),
        .I4(dout_01_carry__0_i_7_n_0),
        .I5(dout_01_carry__0_i_4__3[13]),
        .O(\pipeline1_reg[3][12] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__2[10]),
        .I2(dout_01_carry__0_i_1__2[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_21
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__2[9]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[4]),
        .I5(dout_01_carry__0_i_5__2_2[4]),
        .O(dout_01_carry__0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_21__1
       (.I0(dout_01_carry__0_i_4__3[8]),
        .I1(Q[8]),
        .I2(dout_01_carry__0_i_1__2[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][8] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_22
       (.I0(dout_01_carry__0_i_4__3[9]),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__2[9]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][9] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__3[10]),
        .I4(dout_01_carry__0_i_4__3[11]),
        .I5(dout_01_carry__0_i_8_n_0),
        .O(\pipeline1_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__2[8]),
        .I2(dout_01_carry__0_i_1__2[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__3[8]),
        .I4(dout_01_carry__0_i_4__3[9]),
        .I5(dout_01_carry__0_i_9_n_0),
        .O(\pipeline1_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__2[12]),
        .I2(dout_01_carry__0_i_1__2[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__0
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__2[12]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[12]),
        .I4(dout_01_carry__0_i_4__3[13]),
        .I5(dout_01_carry__0_i_7_n_0),
        .O(\pipeline1_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__2[10]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__2[11]),
        .O(dout_01_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__0
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__2[10]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[10]),
        .I4(dout_01_carry__0_i_8_n_0),
        .I5(dout_01_carry__0_i_4__3[11]),
        .O(\pipeline1_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__2
       (.I0(\d_acc_reg[11]_1 ),
        .I1(dout_01_carry__0_i_1__2[10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_19_n_0),
        .O(\pipeline1_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__2[8]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__2[9]),
        .O(dout_01_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__0
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__2[8]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[8]),
        .I4(dout_01_carry__0_i_9_n_0),
        .I5(dout_01_carry__0_i_4__3[9]),
        .O(\pipeline1_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__2
       (.I0(\d_acc_reg[11]_0 ),
        .I1(dout_01_carry__0_i_1__2[8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_21_n_0),
        .O(\pipeline1_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7
       (.I0(Q[13]),
        .I1(dout_01_carry__0_i_1__2[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__1
       (.I0(dout_01_carry__0_i_1__2[12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8
       (.I0(Q[11]),
        .I1(dout_01_carry__0_i_1__2[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9
       (.I0(Q[9]),
        .I1(dout_01_carry__0_i_1__2[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_9__0
       (.I0(dout_01_carry__0_i_4__3[12]),
        .I1(Q[12]),
        .I2(dout_01_carry__0_i_1__2[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__1
       (.I0(dout_01_carry__0_i_1__2[13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][13]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__2[6]),
        .I2(dout_01_carry__0_i_1__2[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10
       (.I0(Q[5]),
        .I1(dout_01_carry__0_i_1__2[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__0
       (.I0(dout_01_carry__0_i_1__2[7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11
       (.I0(Q[3]),
        .I1(dout_01_carry__0_i_1__2[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_11__0
       (.I0(dout_01_carry__0_i_4__3[6]),
        .I1(Q[6]),
        .I2(dout_01_carry__0_i_1__2[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][6] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12
       (.I0(Q[1]),
        .I1(dout_01_carry__0_i_1__2[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_12__0
       (.I0(dout_01_carry__0_i_4__3[7]),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__2[7]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][7] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__1
       (.I0(dout_01_carry__0_i_1__2[4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_13
       (.I0(dout_01_carry__0_i_1__2[5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_15
       (.I0(dout_01_carry__0_i_1__2[2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_16
       (.I0(dout_01_carry__0_i_1__2[3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_17
       (.I0(dout_01_carry__0_i_4__3[4]),
        .I1(Q[4]),
        .I2(dout_01_carry__0_i_1__2[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][4] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_18
       (.I0(dout_01_carry__0_i_4__3[5]),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__2[5]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][5] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_18__0
       (.I0(dout_01_carry__0_i_1__2[0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_19
       (.I0(dout_01_carry__0_i_1__2[1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][1] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__3[6]),
        .I4(dout_01_carry__0_i_4__3[7]),
        .I5(dout_01_carry_i_9_n_0),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__2[4]),
        .I2(dout_01_carry__0_i_1__2[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_22
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__2[7]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[3]),
        .I5(dout_01_carry__0_i_5__2_2[3]),
        .O(dout_01_carry_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_23
       (.I0(dout_01_carry__0_i_4__3[2]),
        .I1(Q[2]),
        .I2(dout_01_carry__0_i_1__2[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][2] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_24
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__2[5]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[2]),
        .I5(dout_01_carry__0_i_5__2_2[2]),
        .O(dout_01_carry_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_24__1
       (.I0(dout_01_carry__0_i_4__3[3]),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__2[3]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][3] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_26
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__2[3]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[1]),
        .I5(dout_01_carry__0_i_5__2_2[1]),
        .O(dout_01_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_28
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__2[1]),
        .I3(dout_01_carry__0_i_5__2_0),
        .I4(dout_01_carry__0_i_5__2_1[0]),
        .I5(dout_01_carry__0_i_5__2_2[0]),
        .O(dout_01_carry_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_29
       (.I0(dout_01_carry__0_i_4__3[0]),
        .I1(Q[0]),
        .I2(dout_01_carry__0_i_1__2[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][0] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__3[4]),
        .I4(dout_01_carry__0_i_4__3[5]),
        .I5(dout_01_carry_i_10_n_0),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__2[2]),
        .I2(dout_01_carry__0_i_1__2[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_30
       (.I0(dout_01_carry__0_i_4__3[1]),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__2[1]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__3_0),
        .O(\pipeline1_reg[4][1] ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__3[2]),
        .I4(dout_01_carry__0_i_4__3[3]),
        .I5(dout_01_carry_i_11_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__2[0]),
        .I2(dout_01_carry__0_i_1__2[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__0
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__2[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__3[0]),
        .I4(dout_01_carry__0_i_4__3[1]),
        .I5(dout_01_carry_i_12_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__2[6]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__2[7]),
        .O(dout_01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__0
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__2[6]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[6]),
        .I4(dout_01_carry_i_9_n_0),
        .I5(dout_01_carry__0_i_4__3[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__2
       (.I0(\d_acc_reg[7]_1 ),
        .I1(dout_01_carry__0_i_1__2[6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_22_n_0),
        .O(\pipeline1_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__2[4]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__2[5]),
        .O(dout_01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__0
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__2[4]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[4]),
        .I4(dout_01_carry_i_10_n_0),
        .I5(dout_01_carry__0_i_4__3[5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__2
       (.I0(\d_acc_reg[7]_0 ),
        .I1(dout_01_carry__0_i_1__2[4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_24_n_0),
        .O(\pipeline1_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__2[2]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__2[3]),
        .O(dout_01_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__0
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__2[2]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[2]),
        .I4(dout_01_carry_i_11_n_0),
        .I5(dout_01_carry__0_i_4__3[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__2
       (.I0(\d_acc_reg[3]_2 ),
        .I1(dout_01_carry__0_i_1__2[2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_26_n_0),
        .O(\pipeline1_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__2[0]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__2[1]),
        .O(dout_01_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__0
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__2[0]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__3[0]),
        .I4(dout_01_carry_i_12_n_0),
        .I5(dout_01_carry__0_i_4__3[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__2
       (.I0(\d_acc_reg[3]_1 ),
        .I1(dout_01_carry__0_i_1__2[0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_28_n_0),
        .O(\pipeline1_reg[3][6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9
       (.I0(Q[7]),
        .I1(dout_01_carry__0_i_1__2[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__1
       (.I0(dout_01_carry__0_i_1__2[6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_4
   (CO,
    DI,
    \pipeline1_reg[0][1] ,
    \pipeline1_reg[0][3] ,
    \pipeline1_reg[0][5] ,
    \pipeline1_reg[0][7] ,
    \pipeline1_reg[1][12] ,
    \pipeline1_reg[0][9] ,
    \pipeline1_reg[0][11] ,
    S,
    \pipeline1_reg[0][12] ,
    \pipeline1_reg[0][13] ,
    \pipeline1_reg[1][6] ,
    \pipeline1_reg[1][0] ,
    \pipeline1_reg[1][1] ,
    \pipeline1_reg[1][2] ,
    \pipeline1_reg[1][3] ,
    \pipeline1_reg[1][4] ,
    \pipeline1_reg[1][5] ,
    \pipeline1_reg[1][6]_0 ,
    \pipeline1_reg[1][7] ,
    \pipeline1_reg[1][12]_0 ,
    \pipeline1_reg[1][8] ,
    \pipeline1_reg[1][9] ,
    \pipeline1_reg[1][10] ,
    \pipeline1_reg[1][11] ,
    \pipeline1_reg[1][12]_1 ,
    \pipeline1_reg[1][13] ,
    \pipeline1_reg[0][0] ,
    \pipeline1_reg[0][2] ,
    \pipeline1_reg[0][4] ,
    \pipeline1_reg[0][6] ,
    \pipeline1_reg[0][8] ,
    \pipeline1_reg[0][10] ,
    Q,
    d_acc0_carry__2_i_3__2,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_i_4__25_0,
    dout_01_carry__0_i_4__25_1,
    dout_01_carry__0_i_4__25_2,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry_16,
    dout_01_carry_17,
    dout_01_carry_18,
    dout_01_carry_19,
    dout_01_carry_20,
    dout_01_carry_21,
    dout_01_carry_22,
    dout_01_carry_23,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_13,
    dout_01_carry__0_14,
    dout_01_carry__0_15,
    dout_01_carry__0_16,
    dout_01_carry__0_17,
    dout_01_carry__0_i_1__26);
  output [0:0]CO;
  output [3:0]DI;
  output \pipeline1_reg[0][1] ;
  output \pipeline1_reg[0][3] ;
  output \pipeline1_reg[0][5] ;
  output \pipeline1_reg[0][7] ;
  output [2:0]\pipeline1_reg[1][12] ;
  output \pipeline1_reg[0][9] ;
  output \pipeline1_reg[0][11] ;
  output [0:0]S;
  output \pipeline1_reg[0][12] ;
  output \pipeline1_reg[0][13] ;
  output [3:0]\pipeline1_reg[1][6] ;
  output \pipeline1_reg[1][0] ;
  output \pipeline1_reg[1][1] ;
  output \pipeline1_reg[1][2] ;
  output \pipeline1_reg[1][3] ;
  output \pipeline1_reg[1][4] ;
  output \pipeline1_reg[1][5] ;
  output \pipeline1_reg[1][6]_0 ;
  output \pipeline1_reg[1][7] ;
  output [2:0]\pipeline1_reg[1][12]_0 ;
  output \pipeline1_reg[1][8] ;
  output \pipeline1_reg[1][9] ;
  output \pipeline1_reg[1][10] ;
  output \pipeline1_reg[1][11] ;
  output \pipeline1_reg[1][12]_1 ;
  output \pipeline1_reg[1][13] ;
  output \pipeline1_reg[0][0] ;
  output \pipeline1_reg[0][2] ;
  output \pipeline1_reg[0][4] ;
  output \pipeline1_reg[0][6] ;
  output \pipeline1_reg[0][8] ;
  output \pipeline1_reg[0][10] ;
  input [13:0]Q;
  input [13:0]d_acc0_carry__2_i_3__2;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry__0_0;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input [1:0]dout_01_carry__0_i_4__25_0;
  input [1:0]dout_01_carry__0_i_4__25_1;
  input [0:0]dout_01_carry__0_i_4__25_2;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry_16;
  input dout_01_carry_17;
  input dout_01_carry_18;
  input dout_01_carry_19;
  input dout_01_carry_20;
  input dout_01_carry_21;
  input dout_01_carry_22;
  input dout_01_carry_23;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input dout_01_carry__0_13;
  input dout_01_carry__0_14;
  input dout_01_carry__0_15;
  input dout_01_carry__0_16;
  input dout_01_carry__0_17;
  input [0:0]dout_01_carry__0_i_1__26;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [13:0]d_acc0_carry__2_i_3__2;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_16;
  wire dout_01_carry_17;
  wire dout_01_carry_18;
  wire dout_01_carry_19;
  wire dout_01_carry_2;
  wire dout_01_carry_20;
  wire dout_01_carry_21;
  wire dout_01_carry_22;
  wire dout_01_carry_23;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_13;
  wire dout_01_carry__0_14;
  wire dout_01_carry__0_15;
  wire dout_01_carry__0_16;
  wire dout_01_carry__0_17;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire dout_01_carry__0_i_17__4_n_0;
  wire dout_01_carry__0_i_1__24_n_0;
  wire [0:0]dout_01_carry__0_i_1__26;
  wire dout_01_carry__0_i_2__24_n_0;
  wire dout_01_carry__0_i_3__24_n_0;
  wire dout_01_carry__0_i_4__24_n_0;
  wire [1:0]dout_01_carry__0_i_4__25_0;
  wire [1:0]dout_01_carry__0_i_4__25_1;
  wire [0:0]dout_01_carry__0_i_4__25_2;
  wire dout_01_carry__0_i_5__24_n_0;
  wire dout_01_carry__0_i_6__24_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_1__24_n_0;
  wire dout_01_carry_i_2__24_n_0;
  wire dout_01_carry_i_3__24_n_0;
  wire dout_01_carry_i_4__24_n_0;
  wire dout_01_carry_i_5__24_n_0;
  wire dout_01_carry_i_6__24_n_0;
  wire dout_01_carry_i_7__24_n_0;
  wire dout_01_carry_i_8__24_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire \pipeline1_reg[0][0] ;
  wire \pipeline1_reg[0][10] ;
  wire \pipeline1_reg[0][11] ;
  wire \pipeline1_reg[0][12] ;
  wire \pipeline1_reg[0][13] ;
  wire \pipeline1_reg[0][1] ;
  wire \pipeline1_reg[0][2] ;
  wire \pipeline1_reg[0][3] ;
  wire \pipeline1_reg[0][4] ;
  wire \pipeline1_reg[0][5] ;
  wire \pipeline1_reg[0][6] ;
  wire \pipeline1_reg[0][7] ;
  wire \pipeline1_reg[0][8] ;
  wire \pipeline1_reg[0][9] ;
  wire \pipeline1_reg[1][0] ;
  wire \pipeline1_reg[1][10] ;
  wire \pipeline1_reg[1][11] ;
  wire [2:0]\pipeline1_reg[1][12] ;
  wire [2:0]\pipeline1_reg[1][12]_0 ;
  wire \pipeline1_reg[1][12]_1 ;
  wire \pipeline1_reg[1][13] ;
  wire \pipeline1_reg[1][1] ;
  wire \pipeline1_reg[1][2] ;
  wire \pipeline1_reg[1][3] ;
  wire \pipeline1_reg[1][4] ;
  wire \pipeline1_reg[1][5] ;
  wire [3:0]\pipeline1_reg[1][6] ;
  wire \pipeline1_reg[1][6]_0 ;
  wire \pipeline1_reg[1][7] ;
  wire \pipeline1_reg[1][8] ;
  wire \pipeline1_reg[1][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__24_n_0,dout_01_carry_i_2__24_n_0,dout_01_carry_i_3__24_n_0,dout_01_carry_i_4__24_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__24_n_0,dout_01_carry_i_6__24_n_0,dout_01_carry_i_7__24_n_0,dout_01_carry_i_8__24_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__24_n_0,dout_01_carry__0_i_2__24_n_0,dout_01_carry__0_i_3__24_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__24_n_0,dout_01_carry__0_i_5__24_n_0,dout_01_carry__0_i_6__24_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_10__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][13] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_12__6
       (.I0(Q[11]),
        .I1(d_acc0_carry__2_i_3__2[11]),
        .I2(CO),
        .O(\pipeline1_reg[0][11] ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_14__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][10] ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_15__6
       (.I0(Q[9]),
        .I1(d_acc0_carry__2_i_3__2[9]),
        .I2(CO),
        .O(\pipeline1_reg[0][9] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_16__6
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__2[12]),
        .I2(CO),
        .O(\pipeline1_reg[0][12] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_17__4
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[13]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__25_2),
        .I4(dout_01_carry__0_i_4__25_1[1]),
        .I5(dout_01_carry__0_i_4__25_0[1]),
        .O(dout_01_carry__0_i_17__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_17__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[11]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][11] ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_18__6
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__2[10]),
        .I2(CO),
        .O(\pipeline1_reg[0][10] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__24
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__2[12]),
        .I2(Q[13]),
        .I3(d_acc0_carry__2_i_3__2[13]),
        .O(dout_01_carry__0_i_1__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_4),
        .I4(\pipeline1_reg[0][13] ),
        .I5(dout_01_carry__0_5),
        .O(\pipeline1_reg[1][12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_20__5
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][8] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_20__6
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__2[8]),
        .I2(CO),
        .O(\pipeline1_reg[0][8] ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_23__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[9]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__24
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__2[10]),
        .I2(d_acc0_carry__2_i_3__2[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_2),
        .I4(dout_01_carry__0_3),
        .I5(\pipeline1_reg[0][11] ),
        .O(\pipeline1_reg[1][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__24
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__2[8]),
        .I2(d_acc0_carry__2_i_3__2[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_0),
        .I4(dout_01_carry__0_1),
        .I5(\pipeline1_reg[0][9] ),
        .O(\pipeline1_reg[1][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__24
       (.I0(Q[12]),
        .I1(d_acc0_carry__2_i_3__2[12]),
        .I2(d_acc0_carry__2_i_3__2[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__24_n_0));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_4__25
       (.I0(\pipeline1_reg[0][12] ),
        .I1(dout_01_carry__0_i_4__25_0[0]),
        .I2(dout_01_carry__0_i_4__25_1[0]),
        .I3(dout_01_carry__0_i_4__25_2),
        .I4(dout_01_carry__0_i_17__4_n_0),
        .O(S));
  LUT6 #(
    .INIT(64'h0078780078007800)) 
    dout_01_carry__0_i_4__26
       (.I0(\pipeline1_reg[1][12]_1 ),
        .I1(dout_01_carry__0_14),
        .I2(dout_01_carry__0_15),
        .I3(dout_01_carry__0_16),
        .I4(\pipeline1_reg[1][13] ),
        .I5(dout_01_carry__0_17),
        .O(\pipeline1_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__24
       (.I0(Q[10]),
        .I1(d_acc0_carry__2_i_3__2[10]),
        .I2(Q[11]),
        .I3(d_acc0_carry__2_i_3__2[11]),
        .O(dout_01_carry__0_i_5__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_5__26
       (.I0(\pipeline1_reg[1][10] ),
        .I1(dout_01_carry__0_10),
        .I2(dout_01_carry__0_11),
        .I3(\pipeline1_reg[1][11] ),
        .I4(dout_01_carry__0_12),
        .I5(dout_01_carry__0_13),
        .O(\pipeline1_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__24
       (.I0(Q[8]),
        .I1(d_acc0_carry__2_i_3__2[8]),
        .I2(Q[9]),
        .I3(d_acc0_carry__2_i_3__2[9]),
        .O(dout_01_carry__0_i_6__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry__0_i_6__26
       (.I0(\pipeline1_reg[1][8] ),
        .I1(dout_01_carry__0_6),
        .I2(dout_01_carry__0_7),
        .I3(\pipeline1_reg[1][9] ),
        .I4(dout_01_carry__0_8),
        .I5(dout_01_carry__0_9),
        .O(\pipeline1_reg[1][12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry__0_i_8__13
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__14
       (.I0(Q[13]),
        .I1(d_acc0_carry__2_i_3__2[13]),
        .I2(CO),
        .O(\pipeline1_reg[0][13] ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_10__14
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__14
       (.I0(Q[7]),
        .I1(d_acc0_carry__2_i_3__2[7]),
        .I2(CO),
        .O(\pipeline1_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_13__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[7]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][7] ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_14__6
       (.I0(Q[5]),
        .I1(d_acc0_carry__2_i_3__2[5]),
        .I2(CO),
        .O(\pipeline1_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_16__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][4] ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_17__6
       (.I0(Q[3]),
        .I1(d_acc0_carry__2_i_3__2[3]),
        .I2(CO),
        .O(\pipeline1_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_19__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[5]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][5] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__24
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__2[6]),
        .I2(d_acc0_carry__2_i_3__2[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[6]),
        .I2(Q[6]),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[0][7] ),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_20__6
       (.I0(Q[1]),
        .I1(d_acc0_carry__2_i_3__2[1]),
        .I2(CO),
        .O(\pipeline1_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_21__6
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__2[6]),
        .I2(CO),
        .O(\pipeline1_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_22__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][2] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_23__6
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__2[4]),
        .I2(CO),
        .O(\pipeline1_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_25__5
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__2[2]),
        .I2(CO),
        .O(\pipeline1_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_25__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[3]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][3] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_27__6
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__2[0]),
        .I2(CO),
        .O(\pipeline1_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_28__6
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__24
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__2[4]),
        .I2(d_acc0_carry__2_i_3__2[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[4]),
        .I2(Q[4]),
        .I3(dout_01_carry_4),
        .I4(dout_01_carry_5),
        .I5(\pipeline1_reg[0][5] ),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    dout_01_carry_i_31__2
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[1]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__26),
        .O(\pipeline1_reg[1][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__24
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__2[2]),
        .I2(d_acc0_carry__2_i_3__2[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[2]),
        .I2(Q[2]),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[0][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__24
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__2[0]),
        .I2(d_acc0_carry__2_i_3__2[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__24_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__25
       (.I0(CO),
        .I1(d_acc0_carry__2_i_3__2[0]),
        .I2(Q[0]),
        .I3(dout_01_carry_0),
        .I4(dout_01_carry_1),
        .I5(\pipeline1_reg[0][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__24
       (.I0(Q[6]),
        .I1(d_acc0_carry__2_i_3__2[6]),
        .I2(Q[7]),
        .I3(d_acc0_carry__2_i_3__2[7]),
        .O(dout_01_carry_i_5__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_5__26
       (.I0(\pipeline1_reg[1][6]_0 ),
        .I1(dout_01_carry_20),
        .I2(dout_01_carry_21),
        .I3(\pipeline1_reg[1][7] ),
        .I4(dout_01_carry_22),
        .I5(dout_01_carry_23),
        .O(\pipeline1_reg[1][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__24
       (.I0(Q[4]),
        .I1(d_acc0_carry__2_i_3__2[4]),
        .I2(Q[5]),
        .I3(d_acc0_carry__2_i_3__2[5]),
        .O(dout_01_carry_i_6__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_6__26
       (.I0(\pipeline1_reg[1][4] ),
        .I1(dout_01_carry_16),
        .I2(dout_01_carry_17),
        .I3(\pipeline1_reg[1][5] ),
        .I4(dout_01_carry_18),
        .I5(dout_01_carry_19),
        .O(\pipeline1_reg[1][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__24
       (.I0(Q[2]),
        .I1(d_acc0_carry__2_i_3__2[2]),
        .I2(Q[3]),
        .I3(d_acc0_carry__2_i_3__2[3]),
        .O(dout_01_carry_i_7__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_7__26
       (.I0(\pipeline1_reg[1][2] ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(\pipeline1_reg[1][3] ),
        .I4(dout_01_carry_14),
        .I5(dout_01_carry_15),
        .O(\pipeline1_reg[1][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__24
       (.I0(Q[0]),
        .I1(d_acc0_carry__2_i_3__2[0]),
        .I2(Q[1]),
        .I3(d_acc0_carry__2_i_3__2[1]),
        .O(dout_01_carry_i_8__24_n_0));
  LUT6 #(
    .INIT(64'h0078787878000000)) 
    dout_01_carry_i_8__26
       (.I0(\pipeline1_reg[1][0] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(\pipeline1_reg[1][1] ),
        .I4(dout_01_carry_10),
        .I5(dout_01_carry_11),
        .O(\pipeline1_reg[1][6] [0]));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_40
   (\pipeline1_reg[1][12] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6]_0 ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[2][13] ,
    DI,
    dout_01_carry__0_0,
    dout_01_carry__0_i_10__0,
    S,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_i_4__3,
    Q,
    dout_01_carry__0_i_4__3_0);
  output [0:0]\pipeline1_reg[1][12] ;
  output [3:0]\pipeline1_reg[2][6] ;
  output \pipeline1_reg[2][0] ;
  output \pipeline1_reg[2][1] ;
  output \pipeline1_reg[2][2] ;
  output \pipeline1_reg[2][3] ;
  output \pipeline1_reg[2][4] ;
  output \pipeline1_reg[2][5] ;
  output \pipeline1_reg[2][6]_0 ;
  output \pipeline1_reg[2][7] ;
  output [2:0]\pipeline1_reg[2][12] ;
  output \pipeline1_reg[2][8] ;
  output \pipeline1_reg[2][9] ;
  output \pipeline1_reg[2][10] ;
  output \pipeline1_reg[2][11] ;
  output \pipeline1_reg[2][12]_0 ;
  output \pipeline1_reg[2][13] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]dout_01_carry__0_i_10__0;
  input [2:0]S;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input [0:0]dout_01_carry__0_i_4__3;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_4__3_0;

  wire [3:0]DI;
  wire [13:0]Q;
  wire [2:0]S;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_2;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire [2:0]dout_01_carry__0_i_10__0;
  wire [0:0]dout_01_carry__0_i_4__3;
  wire [13:0]dout_01_carry__0_i_4__3_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[1][12] ;
  wire \pipeline1_reg[2][0] ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire [2:0]\pipeline1_reg[2][12] ;
  wire \pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire [3:0]\pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][6]_0 ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_10__0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_11__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__3_0[13]),
        .O(\pipeline1_reg[2][13] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_13__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__3_0[10]),
        .O(\pipeline1_reg[2][10] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_18
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_4__3_0[11]),
        .O(\pipeline1_reg[2][11] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_19__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__3_0[8]),
        .O(\pipeline1_reg[2][8] ));
  LUT6 #(
    .INIT(64'hFF07070707000000)) 
    dout_01_carry__0_i_1__3
       (.I0(\pipeline1_reg[2][12]_0 ),
        .I1(dout_01_carry__0_9),
        .I2(dout_01_carry__0_10),
        .I3(dout_01_carry__0_11),
        .I4(\pipeline1_reg[2][13] ),
        .I5(dout_01_carry__0_12),
        .O(\pipeline1_reg[2][12] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_24
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_4__3_0[9]),
        .O(\pipeline1_reg[2][9] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_2__3
       (.I0(\pipeline1_reg[2][10] ),
        .I1(dout_01_carry__0_5),
        .I2(dout_01_carry__0_6),
        .I3(dout_01_carry__0_7),
        .I4(dout_01_carry__0_8),
        .I5(\pipeline1_reg[2][11] ),
        .O(\pipeline1_reg[2][12] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_3__3
       (.I0(\pipeline1_reg[2][8] ),
        .I1(dout_01_carry__0_1),
        .I2(dout_01_carry__0_2),
        .I3(dout_01_carry__0_3),
        .I4(dout_01_carry__0_4),
        .I5(\pipeline1_reg[2][9] ),
        .O(\pipeline1_reg[2][12] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_7__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__3_0[12]),
        .O(\pipeline1_reg[2][12]_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_14
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_4__3_0[7]),
        .O(\pipeline1_reg[2][7] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_15__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__3_0[4]),
        .O(\pipeline1_reg[2][4] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_1__3
       (.I0(\pipeline1_reg[2][6]_0 ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(dout_01_carry_14),
        .I4(dout_01_carry_15),
        .I5(\pipeline1_reg[2][7] ),
        .O(\pipeline1_reg[2][6] [3]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_20
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_4__3_0[5]),
        .O(\pipeline1_reg[2][5] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_21
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__3_0[2]),
        .O(\pipeline1_reg[2][2] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_26__1
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_4__3_0[3]),
        .O(\pipeline1_reg[2][3] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_27
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__3_0[0]),
        .O(\pipeline1_reg[2][0] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_2__3
       (.I0(\pipeline1_reg[2][4] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(dout_01_carry_10),
        .I4(dout_01_carry_11),
        .I5(\pipeline1_reg[2][5] ),
        .O(\pipeline1_reg[2][6] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_32
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_4__3_0[1]),
        .O(\pipeline1_reg[2][1] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_3__3
       (.I0(\pipeline1_reg[2][2] ),
        .I1(dout_01_carry_4),
        .I2(dout_01_carry_5),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[2][3] ),
        .O(\pipeline1_reg[2][6] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_4__3
       (.I0(\pipeline1_reg[2][0] ),
        .I1(dout_01_carry_0),
        .I2(dout_01_carry_1),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[2][1] ),
        .O(\pipeline1_reg[2][6] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_9__0
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__3),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__3_0[6]),
        .O(\pipeline1_reg[2][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_41
   (\pipeline1_reg[3][12] ,
    DI,
    S,
    dout_01_carry__0_i_12,
    dout_01_carry__0_i_12_0);
  output [0:0]\pipeline1_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]dout_01_carry__0_i_12;
  input [2:0]dout_01_carry__0_i_12_0;

  wire [3:0]DI;
  wire [3:0]S;
  wire [2:0]dout_01_carry__0_i_12;
  wire [2:0]dout_01_carry__0_i_12_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[3][12] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_12}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_12_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_42
   (CO,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    d_acc0_carry__2_i_3,
    d_acc0_carry__2_i_3_0);
  output [0:0]CO;
  input [3:0]dout_01_carry__0_0;
  input [3:0]dout_01_carry__0_1;
  input [2:0]d_acc0_carry__2_i_3;
  input [2:0]d_acc0_carry__2_i_3_0;

  wire [0:0]CO;
  wire [2:0]d_acc0_carry__2_i_3;
  wire [2:0]d_acc0_carry__2_i_3_0;
  wire [3:0]dout_01_carry__0_0;
  wire [3:0]dout_01_carry__0_1;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dout_01_carry__0_0),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__2_i_3}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,d_acc0_carry__2_i_3_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_5
   (\pipeline1_reg[2][12] ,
    \pipeline1_reg[3][13] ,
    \pipeline1_reg[3][13]_0 ,
    \pipeline1_reg[4][13] ,
    S,
    DI,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[3][12] ,
    \pipeline1_reg[3][6] ,
    \pipeline1_reg[3][10] ,
    \pipeline1_reg[3][13]_1 ,
    \pipeline1_reg[4][0] ,
    \pipeline1_reg[4][1] ,
    \pipeline1_reg[4][2] ,
    \pipeline1_reg[4][3] ,
    \pipeline1_reg[4][4] ,
    \pipeline1_reg[4][5] ,
    \pipeline1_reg[4][6] ,
    \pipeline1_reg[4][7] ,
    \pipeline1_reg[4][8] ,
    \pipeline1_reg[4][9] ,
    \pipeline1_reg[4][10] ,
    \pipeline1_reg[4][11] ,
    \pipeline1_reg[4][12] ,
    \pipeline1_reg[3][0] ,
    \pipeline1_reg[3][1] ,
    \pipeline1_reg[3][2] ,
    \pipeline1_reg[3][3] ,
    \pipeline1_reg[3][4] ,
    \pipeline1_reg[3][5] ,
    \pipeline1_reg[3][6]_0 ,
    \pipeline1_reg[3][7] ,
    \pipeline1_reg[3][8] ,
    \pipeline1_reg[3][9] ,
    \pipeline1_reg[3][10]_0 ,
    \pipeline1_reg[3][11] ,
    \pipeline1_reg[3][12]_0 ,
    \d_acc_reg[3] ,
    \d_acc_reg[7] ,
    \d_acc_reg[11] ,
    CO,
    \d_acc_reg[3]_0 ,
    \d_acc_reg[15] ,
    \d_acc_reg[15]_0 ,
    Q,
    dout_01_carry__0_i_1__25,
    dout_01_carry__0_i_4__26,
    \d_acc_reg[3]_1 ,
    dout_01_carry__0_i_5__25_0,
    dout_01_carry__0_i_5__25_1,
    dout_01_carry__0_i_5__25_2,
    \d_acc_reg[3]_2 ,
    \d_acc_reg[7]_0 ,
    \d_acc_reg[7]_1 ,
    \d_acc_reg[11]_0 ,
    \d_acc_reg[11]_1 ,
    dout_01_carry__0_i_4__26_0,
    \d_acc_reg[3]_3 ,
    \d_acc_reg[3]_4 ,
    \d_acc_reg[3]_5 ,
    \d_acc_reg[7]_2 ,
    \d_acc_reg[7]_3 ,
    \d_acc_reg[7]_4 ,
    \d_acc_reg[11]_2 ,
    \d_acc_reg[11]_3 ,
    \d_acc_reg[11]_4 ,
    \d_acc_reg[15]_1 ,
    \d_acc_reg[15]_2 ,
    \d_acc_reg[15]_3 );
  output [0:0]\pipeline1_reg[2][12] ;
  output [2:0]\pipeline1_reg[3][13] ;
  output \pipeline1_reg[3][13]_0 ;
  output \pipeline1_reg[4][13] ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\pipeline1_reg[2][12]_0 ;
  output [2:0]\pipeline1_reg[3][12] ;
  output [3:0]\pipeline1_reg[3][6] ;
  output [1:0]\pipeline1_reg[3][10] ;
  output [1:0]\pipeline1_reg[3][13]_1 ;
  output \pipeline1_reg[4][0] ;
  output \pipeline1_reg[4][1] ;
  output \pipeline1_reg[4][2] ;
  output \pipeline1_reg[4][3] ;
  output \pipeline1_reg[4][4] ;
  output \pipeline1_reg[4][5] ;
  output \pipeline1_reg[4][6] ;
  output \pipeline1_reg[4][7] ;
  output \pipeline1_reg[4][8] ;
  output \pipeline1_reg[4][9] ;
  output \pipeline1_reg[4][10] ;
  output \pipeline1_reg[4][11] ;
  output \pipeline1_reg[4][12] ;
  output \pipeline1_reg[3][0] ;
  output \pipeline1_reg[3][1] ;
  output \pipeline1_reg[3][2] ;
  output \pipeline1_reg[3][3] ;
  output \pipeline1_reg[3][4] ;
  output \pipeline1_reg[3][5] ;
  output \pipeline1_reg[3][6]_0 ;
  output \pipeline1_reg[3][7] ;
  output \pipeline1_reg[3][8] ;
  output \pipeline1_reg[3][9] ;
  output \pipeline1_reg[3][10]_0 ;
  output \pipeline1_reg[3][11] ;
  output \pipeline1_reg[3][12]_0 ;
  output [3:0]\d_acc_reg[3] ;
  output [3:0]\d_acc_reg[7] ;
  output [3:0]\d_acc_reg[11] ;
  input [0:0]CO;
  input [0:0]\d_acc_reg[3]_0 ;
  input \d_acc_reg[15] ;
  input \d_acc_reg[15]_0 ;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_1__25;
  input [13:0]dout_01_carry__0_i_4__26;
  input \d_acc_reg[3]_1 ;
  input [0:0]dout_01_carry__0_i_5__25_0;
  input [5:0]dout_01_carry__0_i_5__25_1;
  input [5:0]dout_01_carry__0_i_5__25_2;
  input \d_acc_reg[3]_2 ;
  input \d_acc_reg[7]_0 ;
  input \d_acc_reg[7]_1 ;
  input \d_acc_reg[11]_0 ;
  input \d_acc_reg[11]_1 ;
  input [0:0]dout_01_carry__0_i_4__26_0;
  input [3:0]\d_acc_reg[3]_3 ;
  input \d_acc_reg[3]_4 ;
  input \d_acc_reg[3]_5 ;
  input [3:0]\d_acc_reg[7]_2 ;
  input \d_acc_reg[7]_3 ;
  input \d_acc_reg[7]_4 ;
  input [3:0]\d_acc_reg[11]_2 ;
  input \d_acc_reg[11]_3 ;
  input \d_acc_reg[11]_4 ;
  input [0:0]\d_acc_reg[15]_1 ;
  input \d_acc_reg[15]_2 ;
  input \d_acc_reg[15]_3 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire [3:0]\d_acc_reg[11] ;
  wire \d_acc_reg[11]_0 ;
  wire \d_acc_reg[11]_1 ;
  wire [3:0]\d_acc_reg[11]_2 ;
  wire \d_acc_reg[11]_3 ;
  wire \d_acc_reg[11]_4 ;
  wire \d_acc_reg[15] ;
  wire \d_acc_reg[15]_0 ;
  wire [0:0]\d_acc_reg[15]_1 ;
  wire \d_acc_reg[15]_2 ;
  wire \d_acc_reg[15]_3 ;
  wire [3:0]\d_acc_reg[3] ;
  wire [0:0]\d_acc_reg[3]_0 ;
  wire \d_acc_reg[3]_1 ;
  wire \d_acc_reg[3]_2 ;
  wire [3:0]\d_acc_reg[3]_3 ;
  wire \d_acc_reg[3]_4 ;
  wire \d_acc_reg[3]_5 ;
  wire [3:0]\d_acc_reg[7] ;
  wire \d_acc_reg[7]_0 ;
  wire \d_acc_reg[7]_1 ;
  wire [3:0]\d_acc_reg[7]_2 ;
  wire \d_acc_reg[7]_3 ;
  wire \d_acc_reg[7]_4 ;
  wire dout_01_carry__0_i_19__4_n_0;
  wire dout_01_carry__0_i_1__22_n_0;
  wire [13:0]dout_01_carry__0_i_1__25;
  wire dout_01_carry__0_i_21__4_n_0;
  wire dout_01_carry__0_i_2__22_n_0;
  wire dout_01_carry__0_i_3__22_n_0;
  wire dout_01_carry__0_i_4__22_n_0;
  wire [13:0]dout_01_carry__0_i_4__26;
  wire [0:0]dout_01_carry__0_i_4__26_0;
  wire dout_01_carry__0_i_5__22_n_0;
  wire [0:0]dout_01_carry__0_i_5__25_0;
  wire [5:0]dout_01_carry__0_i_5__25_1;
  wire [5:0]dout_01_carry__0_i_5__25_2;
  wire dout_01_carry__0_i_6__22_n_0;
  wire dout_01_carry__0_i_7__12_n_0;
  wire dout_01_carry__0_i_8__12_n_0;
  wire dout_01_carry__0_i_9__12_n_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_i_10__12_n_0;
  wire dout_01_carry_i_11__12_n_0;
  wire dout_01_carry_i_12__12_n_0;
  wire dout_01_carry_i_1__22_n_0;
  wire dout_01_carry_i_22__4_n_0;
  wire dout_01_carry_i_24__4_n_0;
  wire dout_01_carry_i_26__4_n_0;
  wire dout_01_carry_i_28__4_n_0;
  wire dout_01_carry_i_2__22_n_0;
  wire dout_01_carry_i_3__22_n_0;
  wire dout_01_carry_i_4__22_n_0;
  wire dout_01_carry_i_5__22_n_0;
  wire dout_01_carry_i_6__22_n_0;
  wire dout_01_carry_i_7__22_n_0;
  wire dout_01_carry_i_8__22_n_0;
  wire dout_01_carry_i_9__12_n_0;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[2][12] ;
  wire [2:0]\pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[3][0] ;
  wire [1:0]\pipeline1_reg[3][10] ;
  wire \pipeline1_reg[3][10]_0 ;
  wire \pipeline1_reg[3][11] ;
  wire [2:0]\pipeline1_reg[3][12] ;
  wire \pipeline1_reg[3][12]_0 ;
  wire [2:0]\pipeline1_reg[3][13] ;
  wire \pipeline1_reg[3][13]_0 ;
  wire [1:0]\pipeline1_reg[3][13]_1 ;
  wire \pipeline1_reg[3][1] ;
  wire \pipeline1_reg[3][2] ;
  wire \pipeline1_reg[3][3] ;
  wire \pipeline1_reg[3][4] ;
  wire \pipeline1_reg[3][5] ;
  wire [3:0]\pipeline1_reg[3][6] ;
  wire \pipeline1_reg[3][6]_0 ;
  wire \pipeline1_reg[3][7] ;
  wire \pipeline1_reg[3][8] ;
  wire \pipeline1_reg[3][9] ;
  wire \pipeline1_reg[4][0] ;
  wire \pipeline1_reg[4][10] ;
  wire \pipeline1_reg[4][11] ;
  wire \pipeline1_reg[4][12] ;
  wire \pipeline1_reg[4][13] ;
  wire \pipeline1_reg[4][1] ;
  wire \pipeline1_reg[4][2] ;
  wire \pipeline1_reg[4][3] ;
  wire \pipeline1_reg[4][4] ;
  wire \pipeline1_reg[4][5] ;
  wire \pipeline1_reg[4][6] ;
  wire \pipeline1_reg[4][7] ;
  wire \pipeline1_reg[4][8] ;
  wire \pipeline1_reg[4][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_5__2
       (.I0(\d_acc_reg[7]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][7] ),
        .I4(\d_acc_reg[7]_4 ),
        .I5(\pipeline1_reg[4][7] ),
        .O(\d_acc_reg[7] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_6__2
       (.I0(\d_acc_reg[7]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][6]_0 ),
        .I4(\d_acc_reg[7]_1 ),
        .I5(\pipeline1_reg[4][6] ),
        .O(\d_acc_reg[7] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_7__2
       (.I0(\d_acc_reg[7]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][5] ),
        .I4(\d_acc_reg[7]_3 ),
        .I5(\pipeline1_reg[4][5] ),
        .O(\d_acc_reg[7] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__0_i_8__2
       (.I0(\d_acc_reg[7]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][4] ),
        .I4(\d_acc_reg[7]_0 ),
        .I5(\pipeline1_reg[4][4] ),
        .O(\d_acc_reg[7] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_5__2
       (.I0(\d_acc_reg[11]_2 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][11] ),
        .I4(\d_acc_reg[11]_4 ),
        .I5(\pipeline1_reg[4][11] ),
        .O(\d_acc_reg[11] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_6__2
       (.I0(\d_acc_reg[11]_2 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][10]_0 ),
        .I4(\d_acc_reg[11]_1 ),
        .I5(\pipeline1_reg[4][10] ),
        .O(\d_acc_reg[11] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_7__2
       (.I0(\d_acc_reg[11]_2 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][9] ),
        .I4(\d_acc_reg[11]_3 ),
        .I5(\pipeline1_reg[4][9] ),
        .O(\d_acc_reg[11] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__1_i_8__2
       (.I0(\d_acc_reg[11]_2 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][8] ),
        .I4(\d_acc_reg[11]_0 ),
        .I5(\pipeline1_reg[4][8] ),
        .O(\d_acc_reg[11] [0]));
  LUT5 #(
    .INIT(32'h0145ABEF)) 
    d_acc0_carry__2_i_2__2
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .O(\pipeline1_reg[3][13]_1 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    d_acc0_carry__2_i_3__2
       (.I0(\pipeline1_reg[4][13] ),
        .I1(\d_acc_reg[15] ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[3]_0 ),
        .I4(CO),
        .O(\pipeline1_reg[3][13]_1 [0]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_6__2
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_0 ),
        .O(\pipeline1_reg[3][13] [2]));
  LUT6 #(
    .INIT(64'h0145ABEFFEBA5410)) 
    d_acc0_carry__2_i_7__2
       (.I0(CO),
        .I1(\d_acc_reg[3]_0 ),
        .I2(\pipeline1_reg[3][13]_0 ),
        .I3(\d_acc_reg[15] ),
        .I4(\pipeline1_reg[4][13] ),
        .I5(\d_acc_reg[15]_3 ),
        .O(\pipeline1_reg[3][13] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry__2_i_8__2
       (.I0(\d_acc_reg[15]_1 ),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][12]_0 ),
        .I4(\d_acc_reg[15]_2 ),
        .I5(\pipeline1_reg[4][12] ),
        .O(\pipeline1_reg[3][13] [0]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_5__2
       (.I0(\d_acc_reg[3]_3 [3]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][3] ),
        .I4(\d_acc_reg[3]_5 ),
        .I5(\pipeline1_reg[4][3] ),
        .O(\d_acc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_6__2
       (.I0(\d_acc_reg[3]_3 [2]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][2] ),
        .I4(\d_acc_reg[3]_2 ),
        .I5(\pipeline1_reg[4][2] ),
        .O(\d_acc_reg[3] [2]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_7__2
       (.I0(\d_acc_reg[3]_3 [1]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][1] ),
        .I4(\d_acc_reg[3]_4 ),
        .I5(\pipeline1_reg[4][1] ),
        .O(\d_acc_reg[3] [1]));
  LUT6 #(
    .INIT(64'h55566566999AA9AA)) 
    d_acc0_carry_i_8__2
       (.I0(\d_acc_reg[3]_3 [0]),
        .I1(CO),
        .I2(\d_acc_reg[3]_0 ),
        .I3(\pipeline1_reg[3][0] ),
        .I4(\d_acc_reg[3]_1 ),
        .I5(\pipeline1_reg[4][0] ),
        .O(\d_acc_reg[3] [0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_01_carry_i_1__22_n_0,dout_01_carry_i_2__22_n_0,dout_01_carry_i_3__22_n_0,dout_01_carry_i_4__22_n_0}),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S({dout_01_carry_i_5__22_n_0,dout_01_carry_i_6__22_n_0,dout_01_carry_i_7__22_n_0,dout_01_carry_i_8__22_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[2][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_1__22_n_0,dout_01_carry__0_i_2__22_n_0,dout_01_carry__0_i_3__22_n_0}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_4__22_n_0,dout_01_carry__0_i_5__22_n_0,dout_01_carry__0_i_6__22_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_10__5
       (.I0(dout_01_carry__0_i_1__25[10]),
        .I1(Q[10]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_11__5
       (.I0(dout_01_carry__0_i_1__25[11]),
        .I1(Q[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][11] ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_12__5
       (.I0(dout_01_carry__0_i_4__26[13]),
        .I1(Q[13]),
        .I2(dout_01_carry__0_i_1__25[13]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][13] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_13__5
       (.I0(dout_01_carry__0_i_1__25[8]),
        .I1(Q[8]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][8] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_14__5
       (.I0(dout_01_carry__0_i_1__25[9]),
        .I1(Q[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][9] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_15__5
       (.I0(dout_01_carry__0_i_4__26[10]),
        .I1(Q[10]),
        .I2(dout_01_carry__0_i_1__25[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][10] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_16__5
       (.I0(dout_01_carry__0_i_4__26[11]),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__25[11]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][11] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_19__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[11]),
        .I2(dout_01_carry__0_i_1__25[11]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[5]),
        .I5(dout_01_carry__0_i_5__25_2[5]),
        .O(dout_01_carry__0_i_19__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_1__22
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__25[12]),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_1__25[13]),
        .O(dout_01_carry__0_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_1__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[12]),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__26[12]),
        .I4(dout_01_carry__0_i_7__12_n_0),
        .I5(dout_01_carry__0_i_4__26[13]),
        .O(\pipeline1_reg[3][12] [2]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry__0_i_21__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__25[9]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[4]),
        .I5(dout_01_carry__0_i_5__25_2[4]),
        .O(dout_01_carry__0_i_21__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_21__6
       (.I0(dout_01_carry__0_i_4__26[8]),
        .I1(Q[8]),
        .I2(dout_01_carry__0_i_1__25[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][8] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_22__2
       (.I0(dout_01_carry__0_i_4__26[9]),
        .I1(Q[9]),
        .I2(dout_01_carry__0_i_1__25[9]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][9] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_2__22
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__25[10]),
        .I2(dout_01_carry__0_i_1__25[11]),
        .I3(Q[11]),
        .O(dout_01_carry__0_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_2__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[10]),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__26[10]),
        .I4(dout_01_carry__0_i_4__26[11]),
        .I5(dout_01_carry__0_i_8__12_n_0),
        .O(\pipeline1_reg[3][12] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry__0_i_3__22
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__25[8]),
        .I2(dout_01_carry__0_i_1__25[9]),
        .I3(Q[9]),
        .O(dout_01_carry__0_i_3__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry__0_i_3__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[8]),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__26[8]),
        .I4(dout_01_carry__0_i_4__26[9]),
        .I5(dout_01_carry__0_i_9__12_n_0),
        .O(\pipeline1_reg[3][12] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_4__22
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__25[12]),
        .I2(dout_01_carry__0_i_1__25[13]),
        .I3(Q[13]),
        .O(dout_01_carry__0_i_4__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_4__23
       (.I0(Q[12]),
        .I1(dout_01_carry__0_i_1__25[12]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[12]),
        .I4(dout_01_carry__0_i_4__26[13]),
        .I5(dout_01_carry__0_i_7__12_n_0),
        .O(\pipeline1_reg[2][12]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_5__22
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__25[10]),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_1__25[11]),
        .O(dout_01_carry__0_i_5__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_5__23
       (.I0(Q[10]),
        .I1(dout_01_carry__0_i_1__25[10]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[10]),
        .I4(dout_01_carry__0_i_8__12_n_0),
        .I5(dout_01_carry__0_i_4__26[11]),
        .O(\pipeline1_reg[2][12]_0 [1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_5__25
       (.I0(\d_acc_reg[11]_1 ),
        .I1(dout_01_carry__0_i_1__25[10]),
        .I2(Q[10]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_19__4_n_0),
        .O(\pipeline1_reg[3][10] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry__0_i_6__22
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__25[8]),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_1__25[9]),
        .O(dout_01_carry__0_i_6__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry__0_i_6__23
       (.I0(Q[8]),
        .I1(dout_01_carry__0_i_1__25[8]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[8]),
        .I4(dout_01_carry__0_i_9__12_n_0),
        .I5(dout_01_carry__0_i_4__26[9]),
        .O(\pipeline1_reg[2][12]_0 [0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry__0_i_6__25
       (.I0(\d_acc_reg[11]_0 ),
        .I1(dout_01_carry__0_i_1__25[8]),
        .I2(Q[8]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_21__4_n_0),
        .O(\pipeline1_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__12
       (.I0(Q[13]),
        .I1(dout_01_carry__0_i_1__25[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_7__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_7__14
       (.I0(dout_01_carry__0_i_1__25[12]),
        .I1(Q[12]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_8__12
       (.I0(Q[11]),
        .I1(dout_01_carry__0_i_1__25[11]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_8__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__12
       (.I0(Q[9]),
        .I1(dout_01_carry__0_i_1__25[9]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry__0_i_9__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry__0_i_9__13
       (.I0(dout_01_carry__0_i_4__26[12]),
        .I1(Q[12]),
        .I2(dout_01_carry__0_i_1__25[12]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry__0_i_9__14
       (.I0(dout_01_carry__0_i_1__25[13]),
        .I1(Q[13]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__12
       (.I0(Q[5]),
        .I1(dout_01_carry__0_i_1__25[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_10__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_10__13
       (.I0(dout_01_carry__0_i_1__25[7]),
        .I1(Q[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][7] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_11__12
       (.I0(Q[3]),
        .I1(dout_01_carry__0_i_1__25[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_11__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_11__13
       (.I0(dout_01_carry__0_i_4__26[6]),
        .I1(Q[6]),
        .I2(dout_01_carry__0_i_1__25[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][6] ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__12
       (.I0(Q[1]),
        .I1(dout_01_carry__0_i_1__25[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_12__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_12__13
       (.I0(dout_01_carry__0_i_4__26[7]),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__25[7]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][7] ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_12__14
       (.I0(dout_01_carry__0_i_1__25[4]),
        .I1(Q[4]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][4] ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_13__5
       (.I0(dout_01_carry__0_i_1__25[5]),
        .I1(Q[5]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][5] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_15__5
       (.I0(dout_01_carry__0_i_1__25[2]),
        .I1(Q[2]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][2] ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_16__5
       (.I0(dout_01_carry__0_i_1__25[3]),
        .I1(Q[3]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][3] ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_17__5
       (.I0(dout_01_carry__0_i_4__26[4]),
        .I1(Q[4]),
        .I2(dout_01_carry__0_i_1__25[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][4] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_18__5
       (.I0(dout_01_carry__0_i_4__26[5]),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__25[5]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][5] ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_18__6
       (.I0(dout_01_carry__0_i_1__25[0]),
        .I1(Q[0]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_19__5
       (.I0(dout_01_carry__0_i_1__25[1]),
        .I1(Q[1]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_1__22
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__25[6]),
        .I2(dout_01_carry__0_i_1__25[7]),
        .I3(Q[7]),
        .O(dout_01_carry_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_1__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[6]),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__26[6]),
        .I4(dout_01_carry__0_i_4__26[7]),
        .I5(dout_01_carry_i_9__12_n_0),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_22__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[7]),
        .I2(dout_01_carry__0_i_1__25[7]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[3]),
        .I5(dout_01_carry__0_i_5__25_2[3]),
        .O(dout_01_carry_i_22__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_23__5
       (.I0(dout_01_carry__0_i_4__26[2]),
        .I1(Q[2]),
        .I2(dout_01_carry__0_i_1__25[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][2] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_24__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[5]),
        .I2(dout_01_carry__0_i_1__25[5]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[2]),
        .I5(dout_01_carry__0_i_5__25_2[2]),
        .O(dout_01_carry_i_24__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_24__6
       (.I0(dout_01_carry__0_i_4__26[3]),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__25[3]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][3] ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_26__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[3]),
        .I2(dout_01_carry__0_i_1__25[3]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[1]),
        .I5(dout_01_carry__0_i_5__25_2[1]),
        .O(dout_01_carry_i_26__4_n_0));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    dout_01_carry_i_28__4
       (.I0(\pipeline1_reg[2][12] ),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__25[1]),
        .I3(dout_01_carry__0_i_5__25_0),
        .I4(dout_01_carry__0_i_5__25_1[0]),
        .I5(dout_01_carry__0_i_5__25_2[0]),
        .O(dout_01_carry_i_28__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_29__2
       (.I0(dout_01_carry__0_i_4__26[0]),
        .I1(Q[0]),
        .I2(dout_01_carry__0_i_1__25[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][0] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_2__22
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__25[4]),
        .I2(dout_01_carry__0_i_1__25[5]),
        .I3(Q[5]),
        .O(dout_01_carry_i_2__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_2__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[4]),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__26[4]),
        .I4(dout_01_carry__0_i_4__26[5]),
        .I5(dout_01_carry_i_10__12_n_0),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    dout_01_carry_i_30__2
       (.I0(dout_01_carry__0_i_4__26[1]),
        .I1(Q[1]),
        .I2(dout_01_carry__0_i_1__25[1]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry__0_i_4__26_0),
        .O(\pipeline1_reg[4][1] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_3__22
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__25[2]),
        .I2(dout_01_carry__0_i_1__25[3]),
        .I3(Q[3]),
        .O(dout_01_carry_i_3__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_3__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[2]),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__26[2]),
        .I4(dout_01_carry__0_i_4__26[3]),
        .I5(dout_01_carry_i_11__12_n_0),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    dout_01_carry_i_4__22
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__25[0]),
        .I2(dout_01_carry__0_i_1__25[1]),
        .I3(Q[1]),
        .O(dout_01_carry_i_4__22_n_0));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    dout_01_carry_i_4__23
       (.I0(\pipeline1_reg[2][12] ),
        .I1(dout_01_carry__0_i_1__25[0]),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__26[0]),
        .I4(dout_01_carry__0_i_4__26[1]),
        .I5(dout_01_carry_i_12__12_n_0),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_5__22
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__25[6]),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_1__25[7]),
        .O(dout_01_carry_i_5__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_5__23
       (.I0(Q[6]),
        .I1(dout_01_carry__0_i_1__25[6]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[6]),
        .I4(dout_01_carry_i_9__12_n_0),
        .I5(dout_01_carry__0_i_4__26[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_5__25
       (.I0(\d_acc_reg[7]_1 ),
        .I1(dout_01_carry__0_i_1__25[6]),
        .I2(Q[6]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_22__4_n_0),
        .O(\pipeline1_reg[3][6] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_6__22
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__25[4]),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_1__25[5]),
        .O(dout_01_carry_i_6__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_6__23
       (.I0(Q[4]),
        .I1(dout_01_carry__0_i_1__25[4]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[4]),
        .I4(dout_01_carry_i_10__12_n_0),
        .I5(dout_01_carry__0_i_4__26[5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_6__25
       (.I0(\d_acc_reg[7]_0 ),
        .I1(dout_01_carry__0_i_1__25[4]),
        .I2(Q[4]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_24__4_n_0),
        .O(\pipeline1_reg[3][6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_7__22
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__25[2]),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_1__25[3]),
        .O(dout_01_carry_i_7__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_7__23
       (.I0(Q[2]),
        .I1(dout_01_carry__0_i_1__25[2]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[2]),
        .I4(dout_01_carry_i_11__12_n_0),
        .I5(dout_01_carry__0_i_4__26[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_7__25
       (.I0(\d_acc_reg[3]_2 ),
        .I1(dout_01_carry__0_i_1__25[2]),
        .I2(Q[2]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_26__4_n_0),
        .O(\pipeline1_reg[3][6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    dout_01_carry_i_8__22
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__25[0]),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_1__25[1]),
        .O(dout_01_carry_i_8__22_n_0));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    dout_01_carry_i_8__23
       (.I0(Q[0]),
        .I1(dout_01_carry__0_i_1__25[0]),
        .I2(\pipeline1_reg[2][12] ),
        .I3(dout_01_carry__0_i_4__26[0]),
        .I4(dout_01_carry_i_12__12_n_0),
        .I5(dout_01_carry__0_i_4__26[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    dout_01_carry_i_8__25
       (.I0(\d_acc_reg[3]_1 ),
        .I1(dout_01_carry__0_i_1__25[0]),
        .I2(Q[0]),
        .I3(\pipeline1_reg[2][12] ),
        .I4(dout_01_carry_i_28__4_n_0),
        .O(\pipeline1_reg[3][6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__12
       (.I0(Q[7]),
        .I1(dout_01_carry__0_i_1__25[7]),
        .I2(\pipeline1_reg[2][12] ),
        .O(dout_01_carry_i_9__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dout_01_carry_i_9__14
       (.I0(dout_01_carry__0_i_1__25[6]),
        .I1(Q[6]),
        .I2(\pipeline1_reg[2][12] ),
        .O(\pipeline1_reg[3][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_6
   (\pipeline1_reg[1][12] ,
    \pipeline1_reg[2][6] ,
    \pipeline1_reg[2][0] ,
    \pipeline1_reg[2][1] ,
    \pipeline1_reg[2][2] ,
    \pipeline1_reg[2][3] ,
    \pipeline1_reg[2][4] ,
    \pipeline1_reg[2][5] ,
    \pipeline1_reg[2][6]_0 ,
    \pipeline1_reg[2][7] ,
    \pipeline1_reg[2][12] ,
    \pipeline1_reg[2][8] ,
    \pipeline1_reg[2][9] ,
    \pipeline1_reg[2][10] ,
    \pipeline1_reg[2][11] ,
    \pipeline1_reg[2][12]_0 ,
    \pipeline1_reg[2][13] ,
    DI,
    dout_01_carry__0_0,
    dout_01_carry__0_i_10__6,
    S,
    dout_01_carry_0,
    dout_01_carry_1,
    dout_01_carry_2,
    dout_01_carry_3,
    dout_01_carry_4,
    dout_01_carry_5,
    dout_01_carry_6,
    dout_01_carry_7,
    dout_01_carry_8,
    dout_01_carry_9,
    dout_01_carry_10,
    dout_01_carry_11,
    dout_01_carry_12,
    dout_01_carry_13,
    dout_01_carry_14,
    dout_01_carry_15,
    dout_01_carry__0_1,
    dout_01_carry__0_2,
    dout_01_carry__0_3,
    dout_01_carry__0_4,
    dout_01_carry__0_5,
    dout_01_carry__0_6,
    dout_01_carry__0_7,
    dout_01_carry__0_8,
    dout_01_carry__0_9,
    dout_01_carry__0_10,
    dout_01_carry__0_11,
    dout_01_carry__0_12,
    dout_01_carry__0_i_4__26,
    Q,
    dout_01_carry__0_i_4__26_0);
  output [0:0]\pipeline1_reg[1][12] ;
  output [3:0]\pipeline1_reg[2][6] ;
  output \pipeline1_reg[2][0] ;
  output \pipeline1_reg[2][1] ;
  output \pipeline1_reg[2][2] ;
  output \pipeline1_reg[2][3] ;
  output \pipeline1_reg[2][4] ;
  output \pipeline1_reg[2][5] ;
  output \pipeline1_reg[2][6]_0 ;
  output \pipeline1_reg[2][7] ;
  output [2:0]\pipeline1_reg[2][12] ;
  output \pipeline1_reg[2][8] ;
  output \pipeline1_reg[2][9] ;
  output \pipeline1_reg[2][10] ;
  output \pipeline1_reg[2][11] ;
  output \pipeline1_reg[2][12]_0 ;
  output \pipeline1_reg[2][13] ;
  input [3:0]DI;
  input [3:0]dout_01_carry__0_0;
  input [2:0]dout_01_carry__0_i_10__6;
  input [2:0]S;
  input dout_01_carry_0;
  input dout_01_carry_1;
  input dout_01_carry_2;
  input dout_01_carry_3;
  input dout_01_carry_4;
  input dout_01_carry_5;
  input dout_01_carry_6;
  input dout_01_carry_7;
  input dout_01_carry_8;
  input dout_01_carry_9;
  input dout_01_carry_10;
  input dout_01_carry_11;
  input dout_01_carry_12;
  input dout_01_carry_13;
  input dout_01_carry_14;
  input dout_01_carry_15;
  input dout_01_carry__0_1;
  input dout_01_carry__0_2;
  input dout_01_carry__0_3;
  input dout_01_carry__0_4;
  input dout_01_carry__0_5;
  input dout_01_carry__0_6;
  input dout_01_carry__0_7;
  input dout_01_carry__0_8;
  input dout_01_carry__0_9;
  input dout_01_carry__0_10;
  input dout_01_carry__0_11;
  input dout_01_carry__0_12;
  input [0:0]dout_01_carry__0_i_4__26;
  input [13:0]Q;
  input [13:0]dout_01_carry__0_i_4__26_0;

  wire [3:0]DI;
  wire [13:0]Q;
  wire [2:0]S;
  wire dout_01_carry_0;
  wire dout_01_carry_1;
  wire dout_01_carry_10;
  wire dout_01_carry_11;
  wire dout_01_carry_12;
  wire dout_01_carry_13;
  wire dout_01_carry_14;
  wire dout_01_carry_15;
  wire dout_01_carry_2;
  wire dout_01_carry_3;
  wire dout_01_carry_4;
  wire dout_01_carry_5;
  wire dout_01_carry_6;
  wire dout_01_carry_7;
  wire dout_01_carry_8;
  wire dout_01_carry_9;
  wire [3:0]dout_01_carry__0_0;
  wire dout_01_carry__0_1;
  wire dout_01_carry__0_10;
  wire dout_01_carry__0_11;
  wire dout_01_carry__0_12;
  wire dout_01_carry__0_2;
  wire dout_01_carry__0_3;
  wire dout_01_carry__0_4;
  wire dout_01_carry__0_5;
  wire dout_01_carry__0_6;
  wire dout_01_carry__0_7;
  wire dout_01_carry__0_8;
  wire dout_01_carry__0_9;
  wire [2:0]dout_01_carry__0_i_10__6;
  wire [0:0]dout_01_carry__0_i_4__26;
  wire [13:0]dout_01_carry__0_i_4__26_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[1][12] ;
  wire \pipeline1_reg[2][0] ;
  wire \pipeline1_reg[2][10] ;
  wire \pipeline1_reg[2][11] ;
  wire [2:0]\pipeline1_reg[2][12] ;
  wire \pipeline1_reg[2][12]_0 ;
  wire \pipeline1_reg[2][13] ;
  wire \pipeline1_reg[2][1] ;
  wire \pipeline1_reg[2][2] ;
  wire \pipeline1_reg[2][3] ;
  wire \pipeline1_reg[2][4] ;
  wire \pipeline1_reg[2][5] ;
  wire [3:0]\pipeline1_reg[2][6] ;
  wire \pipeline1_reg[2][6]_0 ;
  wire \pipeline1_reg[2][7] ;
  wire \pipeline1_reg[2][8] ;
  wire \pipeline1_reg[2][9] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[1][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_10__6}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,S}));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_11__6
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[13]),
        .I3(dout_01_carry__0_i_4__26_0[13]),
        .O(\pipeline1_reg[2][13] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_13__6
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[10]),
        .I3(dout_01_carry__0_i_4__26_0[10]),
        .O(\pipeline1_reg[2][10] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_18__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[11]),
        .I3(dout_01_carry__0_i_4__26_0[11]),
        .O(\pipeline1_reg[2][11] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_19__6
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[8]),
        .I3(dout_01_carry__0_i_4__26_0[8]),
        .O(\pipeline1_reg[2][8] ));
  LUT6 #(
    .INIT(64'hFF07070707000000)) 
    dout_01_carry__0_i_1__26
       (.I0(\pipeline1_reg[2][12]_0 ),
        .I1(dout_01_carry__0_9),
        .I2(dout_01_carry__0_10),
        .I3(dout_01_carry__0_11),
        .I4(\pipeline1_reg[2][13] ),
        .I5(dout_01_carry__0_12),
        .O(\pipeline1_reg[2][12] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_24__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[9]),
        .I3(dout_01_carry__0_i_4__26_0[9]),
        .O(\pipeline1_reg[2][9] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_2__26
       (.I0(\pipeline1_reg[2][10] ),
        .I1(dout_01_carry__0_5),
        .I2(dout_01_carry__0_6),
        .I3(dout_01_carry__0_7),
        .I4(dout_01_carry__0_8),
        .I5(\pipeline1_reg[2][11] ),
        .O(\pipeline1_reg[2][12] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry__0_i_3__26
       (.I0(\pipeline1_reg[2][8] ),
        .I1(dout_01_carry__0_1),
        .I2(dout_01_carry__0_2),
        .I3(dout_01_carry__0_3),
        .I4(dout_01_carry__0_4),
        .I5(\pipeline1_reg[2][9] ),
        .O(\pipeline1_reg[2][12] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry__0_i_7__13
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[12]),
        .I3(dout_01_carry__0_i_4__26_0[12]),
        .O(\pipeline1_reg[2][12]_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_14__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[7]),
        .I3(dout_01_carry__0_i_4__26_0[7]),
        .O(\pipeline1_reg[2][7] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_15__6
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[4]),
        .I3(dout_01_carry__0_i_4__26_0[4]),
        .O(\pipeline1_reg[2][4] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_1__26
       (.I0(\pipeline1_reg[2][6]_0 ),
        .I1(dout_01_carry_12),
        .I2(dout_01_carry_13),
        .I3(dout_01_carry_14),
        .I4(dout_01_carry_15),
        .I5(\pipeline1_reg[2][7] ),
        .O(\pipeline1_reg[2][6] [3]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_20__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[5]),
        .I3(dout_01_carry__0_i_4__26_0[5]),
        .O(\pipeline1_reg[2][5] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_21__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[2]),
        .I3(dout_01_carry__0_i_4__26_0[2]),
        .O(\pipeline1_reg[2][2] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_26__6
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[3]),
        .I3(dout_01_carry__0_i_4__26_0[3]),
        .O(\pipeline1_reg[2][3] ));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_27__5
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[0]),
        .I3(dout_01_carry__0_i_4__26_0[0]),
        .O(\pipeline1_reg[2][0] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_2__26
       (.I0(\pipeline1_reg[2][4] ),
        .I1(dout_01_carry_8),
        .I2(dout_01_carry_9),
        .I3(dout_01_carry_10),
        .I4(dout_01_carry_11),
        .I5(\pipeline1_reg[2][5] ),
        .O(\pipeline1_reg[2][6] [2]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_32__2
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[1]),
        .I3(dout_01_carry__0_i_4__26_0[1]),
        .O(\pipeline1_reg[2][1] ));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_3__26
       (.I0(\pipeline1_reg[2][2] ),
        .I1(dout_01_carry_4),
        .I2(dout_01_carry_5),
        .I3(dout_01_carry_6),
        .I4(dout_01_carry_7),
        .I5(\pipeline1_reg[2][3] ),
        .O(\pipeline1_reg[2][6] [1]));
  LUT6 #(
    .INIT(64'h000707FF07FF07FF)) 
    dout_01_carry_i_4__26
       (.I0(\pipeline1_reg[2][0] ),
        .I1(dout_01_carry_0),
        .I2(dout_01_carry_1),
        .I3(dout_01_carry_2),
        .I4(dout_01_carry_3),
        .I5(\pipeline1_reg[2][1] ),
        .O(\pipeline1_reg[2][6] [0]));
  LUT4 #(
    .INIT(16'hABEF)) 
    dout_01_carry_i_9__13
       (.I0(\pipeline1_reg[1][12] ),
        .I1(dout_01_carry__0_i_4__26),
        .I2(Q[6]),
        .I3(dout_01_carry__0_i_4__26_0[6]),
        .O(\pipeline1_reg[2][6]_0 ));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_7
   (\pipeline1_reg[3][12] ,
    DI,
    S,
    dout_01_carry__0_i_12__5,
    dout_01_carry__0_i_12__5_0);
  output [0:0]\pipeline1_reg[3][12] ;
  input [3:0]DI;
  input [3:0]S;
  input [2:0]dout_01_carry__0_i_12__5;
  input [2:0]dout_01_carry__0_i_12__5_0;

  wire [3:0]DI;
  wire [3:0]S;
  wire [2:0]dout_01_carry__0_i_12__5;
  wire [2:0]dout_01_carry__0_i_12__5_0;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [0:0]\pipeline1_reg[3][12] ;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],\pipeline1_reg[3][12] ,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout_01_carry__0_i_12__5}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,dout_01_carry__0_i_12__5_0}));
endmodule

(* ORIG_REF_NAME = "sort" *) 
module sort_8
   (CO,
    dout_01_carry__0_0,
    dout_01_carry__0_1,
    d_acc0_carry__2_i_3__2,
    d_acc0_carry__2_i_3__2_0);
  output [0:0]CO;
  input [3:0]dout_01_carry__0_0;
  input [3:0]dout_01_carry__0_1;
  input [2:0]d_acc0_carry__2_i_3__2;
  input [2:0]d_acc0_carry__2_i_3__2_0;

  wire [0:0]CO;
  wire [2:0]d_acc0_carry__2_i_3__2;
  wire [2:0]d_acc0_carry__2_i_3__2_0;
  wire [3:0]dout_01_carry__0_0;
  wire [3:0]dout_01_carry__0_1;
  wire dout_01_carry__0_n_2;
  wire dout_01_carry__0_n_3;
  wire dout_01_carry_n_0;
  wire dout_01_carry_n_1;
  wire dout_01_carry_n_2;
  wire dout_01_carry_n_3;
  wire [3:0]NLW_dout_01_carry_O_UNCONNECTED;
  wire [3:3]NLW_dout_01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_dout_01_carry__0_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry
       (.CI(1'b0),
        .CO({dout_01_carry_n_0,dout_01_carry_n_1,dout_01_carry_n_2,dout_01_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dout_01_carry__0_0),
        .O(NLW_dout_01_carry_O_UNCONNECTED[3:0]),
        .S(dout_01_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 dout_01_carry__0
       (.CI(dout_01_carry_n_0),
        .CO({NLW_dout_01_carry__0_CO_UNCONNECTED[3],CO,dout_01_carry__0_n_2,dout_01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,d_acc0_carry__2_i_3__2}),
        .O(NLW_dout_01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,d_acc0_carry__2_i_3__2_0}));
endmodule

(* trigger_head = "10000" *) (* trigger_tail = "10000" *) 
(* NotValidForBitStream *)
module zeabus_hydrophone
   (OTR_1,
    D_1,
    CLKA_1,
    CLKB_1,
    OTR_2,
    D_2,
    CLKA_2,
    CLKB_2,
    SCL,
    SDA,
    ifclk_out,
    DQ,
    SLCS,
    SLWR,
    SLRD,
    SLOE,
    PKTEND,
    A,
    FLAGA,
    FLAGB,
    RST,
    FUNC_EN,
    LED_BLUE,
    LED_GREEN,
    LED_RED_n,
    LED_RED_1,
    LED_YELLOW_1,
    LED_GREEN_1,
    LED_RED_2,
    LED_YELLOW_2,
    LED_GREEN_2,
    LED_RED_3,
    LED_YELLOW_3,
    LED_GREEN_3,
    clk_in);
  input OTR_1;
  input [13:0]D_1;
  output CLKA_1;
  output CLKB_1;
  input OTR_2;
  input [13:0]D_2;
  output CLKA_2;
  output CLKB_2;
  inout SCL;
  inout SDA;
  output ifclk_out;
  inout [15:0]DQ;
  output SLCS;
  output SLWR;
  output SLRD;
  output SLOE;
  output PKTEND;
  output [1:0]A;
  input FLAGA;
  input FLAGB;
  input RST;
  input FUNC_EN;
  output LED_BLUE;
  output LED_GREEN;
  output LED_RED_n;
  output LED_RED_1;
  output LED_YELLOW_1;
  output LED_GREEN_1;
  output LED_RED_2;
  output LED_YELLOW_2;
  output LED_GREEN_2;
  output LED_RED_3;
  output LED_YELLOW_3;
  output LED_GREEN_3;
  input clk_in;

  wire [1:0]A;
  wire [0:0]A_OBUF;
  wire CLKA_1;
  wire CLKA_2;
  wire CLKB_1;
  wire CLKB_2;
  wire CLKB_2_OBUF;
  wire [15:0]DQ;
  wire [15:0]DQ_IBUF;
  wire [15:0]DQ_OBUF;
  wire \DQ_TRI[0] ;
  wire [13:0]D_1;
  wire [13:0]D_1_IBUF;
  wire [13:0]D_2;
  wire [13:0]D_2_IBUF;
  wire FLAGA;
  wire FLAGA_IBUF;
  wire FLAGB;
  wire FLAGB_IBUF;
  wire FUNC_EN;
  wire LED_BLUE;
  wire LED_BLUE_OBUF;
  wire LED_GREEN;
  wire LED_GREEN_1;
  wire LED_GREEN_1_OBUF;
  wire LED_GREEN_2;
  wire LED_GREEN_2_OBUF;
  wire LED_GREEN_3;
  wire LED_GREEN_3_OBUF;
  wire LED_GREEN_OBUF;
  wire LED_RED_1;
  wire LED_RED_1_OBUF;
  wire LED_RED_2;
  wire LED_RED_2_OBUF;
  wire LED_RED_3;
  wire LED_RED_3_OBUF;
  wire LED_RED_n;
  wire LED_RED_n_OBUF;
  wire LED_YELLOW_1;
  wire LED_YELLOW_1_OBUF;
  wire LED_YELLOW_2;
  wire LED_YELLOW_2_OBUF;
  wire LED_YELLOW_3;
  wire LED_YELLOW_3_OBUF;
  wire OTR_1;
  wire OTR_1_IBUF;
  wire OTR_2;
  wire OTR_2_IBUF;
  wire PKTEND;
  wire PKTEND_OBUF;
  wire RST;
  wire SCL;
  wire SCL_IBUF;
  wire SCL_TRI;
  wire SDA;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire SLCS;
  wire SLCS_OBUF;
  wire SLOE;
  wire SLOE_OBUF;
  wire SLRD;
  wire SLRD_OBUF;
  wire SLWR;
  wire SLWR_OBUF;
  wire [15:0]adc1_1_out;
  wire [15:0]adc1_2_out;
  wire adc1_n_10;
  wire adc1_n_11;
  wire adc1_n_12;
  wire adc1_n_7;
  wire adc1_n_8;
  wire adc1_n_9;
  wire [15:0]adc2_1_out;
  wire [15:0]adc2_2_out;
  wire adc2_n_1;
  wire adc2_n_10;
  wire adc2_n_11;
  wire adc2_n_12;
  wire adc2_n_13;
  wire adc2_n_2;
  wire adc2_n_3;
  wire adc2_n_4;
  wire adc2_n_46;
  wire adc2_n_47;
  wire adc2_n_48;
  wire adc2_n_5;
  wire adc2_n_6;
  wire adc2_n_7;
  wire adc2_n_8;
  wire adc2_n_9;
  wire adc_strb_1;
  wire adc_strb_2;
  wire clk_in;
  wire clk_in_IBUF;
  wire clk_in_buf;
  wire config_man_n_0;
  wire config_man_n_22;
  wire config_man_n_24;
  wire config_man_n_25;
  wire config_man_n_26;
  wire config_man_n_27;
  wire config_man_n_28;
  wire config_man_n_29;
  wire config_man_n_30;
  wire config_man_n_31;
  wire config_man_n_32;
  wire config_man_n_33;
  wire config_man_n_34;
  wire config_man_n_35;
  wire config_man_n_36;
  wire config_man_n_37;
  wire config_man_n_38;
  wire config_man_n_39;
  wire config_man_n_40;
  wire config_man_n_41;
  wire config_man_n_42;
  wire config_man_n_43;
  wire config_man_n_44;
  wire config_man_n_45;
  wire config_man_n_46;
  wire config_man_n_47;
  wire config_man_n_48;
  wire config_man_n_49;
  wire config_man_n_50;
  wire config_man_n_51;
  wire config_man_n_52;
  wire config_man_n_53;
  wire config_man_n_54;
  wire config_man_n_55;
  wire config_man_n_56;
  wire config_man_n_57;
  wire config_man_n_58;
  wire config_man_n_59;
  wire config_man_n_60;
  wire config_man_n_61;
  wire filter_rst;
  wire ifclk_out;
  wire ifclk_out_OBUF;
  wire ifclk_out_OBUF_BUFG;
  wire in_strb_d;
  wire latched_input0;
  wire [2:0]main_state__0;
  wire [13:3]out0;
  wire p_0_in;
  wire [15:0]packetize_out;
  wire packetizer_inst_n_19;
  wire pll_fb;
  wire pll_locked;
  wire [7:0]poten0;
  wire [7:0]poten1;
  wire [7:0]poten2;
  wire [7:0]poten3;
  wire reset_inst_n_1;
  wire rst;
  wire rst_0;
  wire rst_2d;
  wire rst_3d;
  wire rst_4d;
  wire rst_5d;
  wire rst_6d;
  wire rst_7d;
  wire rst_d;
  wire rst_internal;
  wire [15:0]rx_data;
  wire rx_empty;
  wire simple_trigger_n_4;
  wire simple_trigger_n_6;
  wire slave_fifo_n_3;
  wire slave_fifo_n_7;
  wire slave_fifo_n_8;
  wire strb_d;
  wire strb_dd;
  wire trigged4;
  wire trigged40_in;
  wire [63:0]trigged_out;
  wire trigger_backlog_n_0;
  wire trigger_backlog_n_4;
  wire trigger_backlog_n_7;
  wire [0:0]trigger_level;
  wire trigger_strobe;
  wire tx_full;
  wire NLW_PLLE2_BASE_inst_CLKOUT2_UNCONNECTED;
  wire NLW_PLLE2_BASE_inst_CLKOUT3_UNCONNECTED;
  wire NLW_PLLE2_BASE_inst_CLKOUT4_UNCONNECTED;
  wire NLW_PLLE2_BASE_inst_CLKOUT5_UNCONNECTED;
  wire NLW_PLLE2_BASE_inst_DRDY_UNCONNECTED;
  wire [15:0]NLW_PLLE2_BASE_inst_DO_UNCONNECTED;

  OBUF \A_OBUF[0]_inst 
       (.I(A_OBUF),
        .O(A[0]));
  OBUF \A_OBUF[1]_inst 
       (.I(1'b0),
        .O(A[1]));
  OBUF CLKA_1_OBUF_inst
       (.I(CLKB_2_OBUF),
        .O(CLKA_1));
  OBUF CLKA_2_OBUF_inst
       (.I(CLKB_2_OBUF),
        .O(CLKA_2));
  OBUF CLKB_1_OBUF_inst
       (.I(CLKB_2_OBUF),
        .O(CLKB_1));
  OBUF CLKB_2_OBUF_inst
       (.I(CLKB_2_OBUF),
        .O(CLKB_2));
  IOBUF \DQ_IOBUF[0]_inst 
       (.I(DQ_OBUF[0]),
        .IO(DQ[0]),
        .O(DQ_IBUF[0]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[10]_inst 
       (.I(DQ_OBUF[10]),
        .IO(DQ[10]),
        .O(DQ_IBUF[10]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[11]_inst 
       (.I(DQ_OBUF[11]),
        .IO(DQ[11]),
        .O(DQ_IBUF[11]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[12]_inst 
       (.I(DQ_OBUF[12]),
        .IO(DQ[12]),
        .O(DQ_IBUF[12]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[13]_inst 
       (.I(DQ_OBUF[13]),
        .IO(DQ[13]),
        .O(DQ_IBUF[13]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[14]_inst 
       (.I(DQ_OBUF[14]),
        .IO(DQ[14]),
        .O(DQ_IBUF[14]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[15]_inst 
       (.I(DQ_OBUF[15]),
        .IO(DQ[15]),
        .O(DQ_IBUF[15]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[1]_inst 
       (.I(DQ_OBUF[1]),
        .IO(DQ[1]),
        .O(DQ_IBUF[1]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[2]_inst 
       (.I(DQ_OBUF[2]),
        .IO(DQ[2]),
        .O(DQ_IBUF[2]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[3]_inst 
       (.I(DQ_OBUF[3]),
        .IO(DQ[3]),
        .O(DQ_IBUF[3]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[4]_inst 
       (.I(DQ_OBUF[4]),
        .IO(DQ[4]),
        .O(DQ_IBUF[4]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[5]_inst 
       (.I(DQ_OBUF[5]),
        .IO(DQ[5]),
        .O(DQ_IBUF[5]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[6]_inst 
       (.I(DQ_OBUF[6]),
        .IO(DQ[6]),
        .O(DQ_IBUF[6]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[7]_inst 
       (.I(DQ_OBUF[7]),
        .IO(DQ[7]),
        .O(DQ_IBUF[7]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[8]_inst 
       (.I(DQ_OBUF[8]),
        .IO(DQ[8]),
        .O(DQ_IBUF[8]),
        .T(\DQ_TRI[0] ));
  IOBUF \DQ_IOBUF[9]_inst 
       (.I(DQ_OBUF[9]),
        .IO(DQ[9]),
        .O(DQ_IBUF[9]),
        .T(\DQ_TRI[0] ));
  IBUF \D_1_IBUF[0]_inst 
       (.I(D_1[0]),
        .O(D_1_IBUF[0]));
  IBUF \D_1_IBUF[10]_inst 
       (.I(D_1[10]),
        .O(D_1_IBUF[10]));
  IBUF \D_1_IBUF[11]_inst 
       (.I(D_1[11]),
        .O(D_1_IBUF[11]));
  IBUF \D_1_IBUF[12]_inst 
       (.I(D_1[12]),
        .O(D_1_IBUF[12]));
  IBUF \D_1_IBUF[13]_inst 
       (.I(D_1[13]),
        .O(D_1_IBUF[13]));
  IBUF \D_1_IBUF[1]_inst 
       (.I(D_1[1]),
        .O(D_1_IBUF[1]));
  IBUF \D_1_IBUF[2]_inst 
       (.I(D_1[2]),
        .O(D_1_IBUF[2]));
  IBUF \D_1_IBUF[3]_inst 
       (.I(D_1[3]),
        .O(D_1_IBUF[3]));
  IBUF \D_1_IBUF[4]_inst 
       (.I(D_1[4]),
        .O(D_1_IBUF[4]));
  IBUF \D_1_IBUF[5]_inst 
       (.I(D_1[5]),
        .O(D_1_IBUF[5]));
  IBUF \D_1_IBUF[6]_inst 
       (.I(D_1[6]),
        .O(D_1_IBUF[6]));
  IBUF \D_1_IBUF[7]_inst 
       (.I(D_1[7]),
        .O(D_1_IBUF[7]));
  IBUF \D_1_IBUF[8]_inst 
       (.I(D_1[8]),
        .O(D_1_IBUF[8]));
  IBUF \D_1_IBUF[9]_inst 
       (.I(D_1[9]),
        .O(D_1_IBUF[9]));
  IBUF \D_2_IBUF[0]_inst 
       (.I(D_2[0]),
        .O(D_2_IBUF[0]));
  IBUF \D_2_IBUF[10]_inst 
       (.I(D_2[10]),
        .O(D_2_IBUF[10]));
  IBUF \D_2_IBUF[11]_inst 
       (.I(D_2[11]),
        .O(D_2_IBUF[11]));
  IBUF \D_2_IBUF[12]_inst 
       (.I(D_2[12]),
        .O(D_2_IBUF[12]));
  IBUF \D_2_IBUF[13]_inst 
       (.I(D_2[13]),
        .O(D_2_IBUF[13]));
  IBUF \D_2_IBUF[1]_inst 
       (.I(D_2[1]),
        .O(D_2_IBUF[1]));
  IBUF \D_2_IBUF[2]_inst 
       (.I(D_2[2]),
        .O(D_2_IBUF[2]));
  IBUF \D_2_IBUF[3]_inst 
       (.I(D_2[3]),
        .O(D_2_IBUF[3]));
  IBUF \D_2_IBUF[4]_inst 
       (.I(D_2[4]),
        .O(D_2_IBUF[4]));
  IBUF \D_2_IBUF[5]_inst 
       (.I(D_2[5]),
        .O(D_2_IBUF[5]));
  IBUF \D_2_IBUF[6]_inst 
       (.I(D_2[6]),
        .O(D_2_IBUF[6]));
  IBUF \D_2_IBUF[7]_inst 
       (.I(D_2[7]),
        .O(D_2_IBUF[7]));
  IBUF \D_2_IBUF[8]_inst 
       (.I(D_2[8]),
        .O(D_2_IBUF[8]));
  IBUF \D_2_IBUF[9]_inst 
       (.I(D_2[9]),
        .O(D_2_IBUF[9]));
  IBUF FLAGA_IBUF_inst
       (.I(FLAGA),
        .O(FLAGA_IBUF));
  IBUF FLAGB_IBUF_inst
       (.I(FLAGB),
        .O(FLAGB_IBUF));
  IBUF FUNC_EN_IBUF_inst
       (.I(FUNC_EN),
        .O(LED_GREEN_3_OBUF));
  OBUF LED_BLUE_OBUF_inst
       (.I(LED_BLUE_OBUF),
        .O(LED_BLUE));
  OBUF LED_GREEN_1_OBUF_inst
       (.I(LED_GREEN_1_OBUF),
        .O(LED_GREEN_1));
  OBUF LED_GREEN_2_OBUF_inst
       (.I(LED_GREEN_2_OBUF),
        .O(LED_GREEN_2));
  OBUF LED_GREEN_3_OBUF_inst
       (.I(LED_GREEN_3_OBUF),
        .O(LED_GREEN_3));
  OBUF LED_GREEN_OBUF_inst
       (.I(LED_GREEN_OBUF),
        .O(LED_GREEN));
  OBUF LED_RED_1_OBUF_inst
       (.I(LED_RED_1_OBUF),
        .O(LED_RED_1));
  OBUF LED_RED_2_OBUF_inst
       (.I(LED_RED_2_OBUF),
        .O(LED_RED_2));
  OBUF LED_RED_3_OBUF_inst
       (.I(LED_RED_3_OBUF),
        .O(LED_RED_3));
  OBUF LED_RED_n_OBUF_inst
       (.I(LED_RED_n_OBUF),
        .O(LED_RED_n));
  OBUF LED_YELLOW_1_OBUF_inst
       (.I(LED_YELLOW_1_OBUF),
        .O(LED_YELLOW_1));
  OBUF LED_YELLOW_2_OBUF_inst
       (.I(LED_YELLOW_2_OBUF),
        .O(LED_YELLOW_2));
  OBUF LED_YELLOW_3_OBUF_inst
       (.I(LED_YELLOW_3_OBUF),
        .O(LED_YELLOW_3));
  IBUF OTR_1_IBUF_inst
       (.I(OTR_1),
        .O(OTR_1_IBUF));
  IBUF OTR_2_IBUF_inst
       (.I(OTR_2),
        .O(OTR_2_IBUF));
  OBUF PKTEND_OBUF_inst
       (.I(PKTEND_OBUF),
        .O(PKTEND));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "PLLE2_BASE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(32),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(38.462000),
    .CLKIN2_PERIOD(10.000000),
    .CLKOUT0_DIVIDE(13),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(-141.923000),
    .CLKOUT1_DIVIDE(13),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    PLLE2_BASE_inst
       (.CLKFBIN(pll_fb),
        .CLKFBOUT(pll_fb),
        .CLKIN1(clk_in_buf),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(CLKB_2_OBUF),
        .CLKOUT1(ifclk_out_OBUF),
        .CLKOUT2(NLW_PLLE2_BASE_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT3(NLW_PLLE2_BASE_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT4(NLW_PLLE2_BASE_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_PLLE2_BASE_inst_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_PLLE2_BASE_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_PLLE2_BASE_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked),
        .PWRDWN(1'b0),
        .RST(LED_RED_1_OBUF));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(LED_RED_1_OBUF));
  IOBUF SCL_IOBUF_inst
       (.I(1'b0),
        .IO(SCL),
        .O(SCL_IBUF),
        .T(SCL_TRI));
  IOBUF SDA_IOBUF_inst
       (.I(1'b0),
        .IO(SDA),
        .O(SDA_IBUF),
        .T(SDA_TRI));
  OBUF SLCS_OBUF_inst
       (.I(SLCS_OBUF),
        .O(SLCS));
  OBUF SLOE_OBUF_inst
       (.I(SLOE_OBUF),
        .O(SLOE));
  OBUF SLRD_OBUF_inst
       (.I(SLRD_OBUF),
        .O(SLRD));
  OBUF SLWR_OBUF_inst
       (.I(SLWR_OBUF),
        .O(SLWR));
  adc_interface adc1
       (.CO(trigged4),
        .O(adc1_n_7),
        .Q(trigger_level),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .d_in(D_1_IBUF),
        .\d_out_reg[19] (adc1_1_out),
        .d_round(adc1_2_out),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .overflow(OTR_1_IBUF),
        .rst(rst),
        .trigged_i_156({out0[13],out0[11],out0[9],out0[7],out0[5],out0[3]}),
        .trigged_i_174(adc1_n_12),
        .trigged_i_178({adc1_n_10,adc1_n_11}),
        .trigged_i_182({adc1_n_8,adc1_n_9}),
        .trigged_i_33(trigged40_in),
        .trigged_reg_i_16(config_man_n_22),
        .trigged_reg_i_16_0(config_man_n_24),
        .trigged_reg_i_16_1(config_man_n_25),
        .trigged_reg_i_25(config_man_n_47),
        .trigged_reg_i_25_0(config_man_n_48),
        .trigged_reg_i_25_1(config_man_n_49),
        .trigged_reg_i_25_2(config_man_n_50),
        .trigged_reg_i_25_3(config_man_n_51),
        .trigged_reg_i_25_4(config_man_n_52),
        .trigged_reg_i_25_5(config_man_n_53),
        .trigged_reg_i_25_6(config_man_n_41),
        .trigged_reg_i_25_7(config_man_n_42),
        .trigged_reg_i_25_8(config_man_n_43),
        .trigged_reg_i_4(config_man_n_26),
        .trigged_reg_i_4_0(config_man_n_27),
        .trigged_reg_i_4_1(config_man_n_28),
        .trigged_reg_i_5(config_man_n_54),
        .trigged_reg_i_5_0(config_man_n_55),
        .trigged_reg_i_5_1(config_man_n_56),
        .trigged_reg_i_5_2(config_man_n_57),
        .trigged_reg_i_5_3(config_man_n_58),
        .trigged_reg_i_5_4(config_man_n_59),
        .trigged_reg_i_5_5(config_man_n_60),
        .trigged_reg_i_5_6(config_man_n_61),
        .trigged_reg_i_5_7(config_man_n_44),
        .trigged_reg_i_5_8(config_man_n_45),
        .trigged_reg_i_5_9(config_man_n_46));
  adc_interface_0 adc2
       (.CO(trigged4),
        .LED_GREEN_3_OBUF(LED_GREEN_3_OBUF),
        .O(adc2_n_2),
        .Q(trigger_level),
        .adc_strb_1(adc_strb_1),
        .adc_strb_2(adc_strb_2),
        .d_in(D_2_IBUF),
        .\d_out_reg[19] (adc2_2_out),
        .d_round(adc2_1_out),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .overflow(OTR_2_IBUF),
        .rst(rst),
        .rst_2d(rst_2d),
        .rst_2d_reg_0(adc2_n_48),
        .rst_d(rst_d),
        .rst_internal(rst_internal),
        .strb_d(strb_d),
        .strb_dd(strb_dd),
        .strb_dd_reg(adc2_n_46),
        .strb_reg(adc2_n_1),
        .strb_reg_0(adc2_n_47),
        .trigged_i_135(adc2_n_7),
        .trigged_i_140({adc2_n_5,adc2_n_6}),
        .trigged_i_145({adc2_n_3,adc2_n_4}),
        .trigged_i_192(adc2_n_13),
        .trigged_i_196({adc2_n_11,adc2_n_12}),
        .trigged_i_200({adc2_n_9,adc2_n_10}),
        .trigged_i_232(adc2_n_8),
        .trigged_reg(trigged40_in),
        .trigged_reg_0(slave_fifo_n_8),
        .trigged_reg_i_3(config_man_n_54),
        .trigged_reg_i_34(config_man_n_35),
        .trigged_reg_i_34_0(config_man_n_36),
        .trigged_reg_i_34_1(config_man_n_37),
        .trigged_reg_i_3_0(config_man_n_32),
        .trigged_reg_i_3_1(config_man_n_55),
        .trigged_reg_i_3_2(config_man_n_56),
        .trigged_reg_i_3_3(config_man_n_33),
        .trigged_reg_i_3_4(config_man_n_57),
        .trigged_reg_i_3_5(config_man_n_58),
        .trigged_reg_i_3_6(config_man_n_34),
        .trigged_reg_i_3_7(config_man_n_59),
        .trigged_reg_i_3_8(config_man_n_60),
        .trigged_reg_i_3_9(config_man_n_61),
        .trigged_reg_i_6(config_man_n_38),
        .trigged_reg_i_6_0(config_man_n_39),
        .trigged_reg_i_6_1(config_man_n_40),
        .trigged_reg_i_7(config_man_n_47),
        .trigged_reg_i_7_0(config_man_n_48),
        .trigged_reg_i_7_1(config_man_n_29),
        .trigged_reg_i_7_2(config_man_n_49),
        .trigged_reg_i_7_3(config_man_n_50),
        .trigged_reg_i_7_4(config_man_n_30),
        .trigged_reg_i_7_5(config_man_n_51),
        .trigged_reg_i_7_6(config_man_n_52),
        .trigged_reg_i_7_7(config_man_n_31),
        .trigged_reg_i_7_8(config_man_n_53));
  IBUF clk_in_IBUF_inst
       (.I(clk_in),
        .O(clk_in_IBUF));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clock_buf
       (.I(clk_in_IBUF),
        .O(clk_in_buf));
  hydrophone_config_manager config_man
       (.LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_2_OBUF(LED_RED_2_OBUF),
        .LED_RED_3_OBUF(LED_RED_3_OBUF),
        .O(adc2_n_2),
        .d_in({adc2_2_out[15],adc2_2_out[13],adc2_2_out[11],adc2_2_out[9],adc2_2_out[7],adc2_2_out[5],adc2_2_out[3],adc2_1_out[15],adc2_1_out[13],adc2_1_out[11],adc2_1_out[9],adc2_1_out[7],adc2_1_out[5],adc2_1_out[3],adc1_2_out[15],adc1_2_out[13],adc1_2_out[11],adc1_2_out[9],adc1_2_out[7],adc1_2_out[5],adc1_2_out[3],adc1_1_out[15],adc1_1_out[13],adc1_1_out[11],adc1_1_out[9],adc1_1_out[7],adc1_1_out[5],adc1_1_out[3]}),
        .d_out(rx_data),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .main_state__0(main_state__0),
        .poten1_value({poten0[7:5],poten0[3:0]}),
        .\poten1_value_reg[4]_0 (config_man_n_0),
        .poten2_value({poten1[7:5],poten1[3:0]}),
        .poten3_value({poten2[7:5],poten2[3:0]}),
        .poten4_value(poten3),
        .rst(rst),
        .rx_empty(rx_empty),
        .trigged_i_106({adc2_n_9,adc2_n_10}),
        .trigged_i_108(adc2_n_8),
        .trigged_i_13(adc2_n_7),
        .trigged_i_14({adc2_n_5,adc2_n_6}),
        .trigged_i_22({out0[13],out0[11],out0[9],out0[7],out0[5],out0[3]}),
        .trigged_i_31(adc1_n_12),
        .trigged_i_32({adc1_n_10,adc1_n_11}),
        .trigged_i_40(adc2_n_13),
        .trigged_i_41({adc2_n_11,adc2_n_12}),
        .trigged_i_47({adc2_n_3,adc2_n_4}),
        .trigged_i_89({adc1_n_8,adc1_n_9}),
        .trigged_i_91(adc1_n_7),
        .\trigger_level_reg[0]_0 (trigger_level),
        .\trigger_level_reg[11]_0 (config_man_n_27),
        .\trigger_level_reg[11]_1 (config_man_n_33),
        .\trigger_level_reg[11]_2 (config_man_n_39),
        .\trigger_level_reg[11]_3 (config_man_n_45),
        .\trigger_level_reg[13]_0 (config_man_n_28),
        .\trigger_level_reg[13]_1 (config_man_n_34),
        .\trigger_level_reg[13]_2 (config_man_n_40),
        .\trigger_level_reg[13]_3 (config_man_n_46),
        .\trigger_level_reg[15]_0 (config_man_n_47),
        .\trigger_level_reg[15]_1 (config_man_n_48),
        .\trigger_level_reg[15]_10 (config_man_n_57),
        .\trigger_level_reg[15]_11 (config_man_n_58),
        .\trigger_level_reg[15]_12 (config_man_n_59),
        .\trigger_level_reg[15]_13 (config_man_n_60),
        .\trigger_level_reg[15]_14 (config_man_n_61),
        .\trigger_level_reg[15]_2 (config_man_n_49),
        .\trigger_level_reg[15]_3 (config_man_n_50),
        .\trigger_level_reg[15]_4 (config_man_n_51),
        .\trigger_level_reg[15]_5 (config_man_n_52),
        .\trigger_level_reg[15]_6 (config_man_n_53),
        .\trigger_level_reg[15]_7 (config_man_n_54),
        .\trigger_level_reg[15]_8 (config_man_n_55),
        .\trigger_level_reg[15]_9 (config_man_n_56),
        .\trigger_level_reg[3]_0 (config_man_n_22),
        .\trigger_level_reg[3]_1 (config_man_n_29),
        .\trigger_level_reg[3]_2 (config_man_n_35),
        .\trigger_level_reg[3]_3 (config_man_n_41),
        .\trigger_level_reg[5]_0 (config_man_n_24),
        .\trigger_level_reg[5]_1 (config_man_n_30),
        .\trigger_level_reg[5]_2 (config_man_n_36),
        .\trigger_level_reg[5]_3 (config_man_n_42),
        .\trigger_level_reg[7]_0 (config_man_n_25),
        .\trigger_level_reg[7]_1 (config_man_n_31),
        .\trigger_level_reg[7]_2 (config_man_n_37),
        .\trigger_level_reg[7]_3 (config_man_n_43),
        .\trigger_level_reg[9]_0 (config_man_n_26),
        .\trigger_level_reg[9]_1 (config_man_n_32),
        .\trigger_level_reg[9]_2 (config_man_n_38),
        .\trigger_level_reg[9]_3 (config_man_n_44));
  BUFG ifclk_out_OBUF_BUFG_inst
       (.I(ifclk_out_OBUF),
        .O(ifclk_out_OBUF_BUFG));
  OBUF ifclk_out_OBUF_inst
       (.I(ifclk_out_OBUF_BUFG),
        .O(ifclk_out));
  packetizer packetizer_inst
       (.\FSM_onehot_main_state_reg[0]_0 (slave_fifo_n_3),
        .\FSM_onehot_main_state_reg[0]_1 (trigger_backlog_n_4),
        .\FSM_onehot_main_state_reg[0]_2 (trigger_backlog_n_0),
        .LED_BLUE_OBUF(LED_BLUE_OBUF),
        .LED_GREEN_1_OBUF(LED_GREEN_1_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .Q(packetizer_inst_n_19),
        .d_in({LED_YELLOW_2_OBUF,packetize_out}),
        .d_out(trigged_out),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .in_strb_d(in_strb_d),
        .is_almost_full(tx_full),
        .latched_input0(latched_input0),
        .pll_locked(pll_locked),
        .rst(rst),
        .rst_0(rst_0),
        .\seq_cnt_reg[0]_0 (slave_fifo_n_7),
        .trigger_strobe(trigger_strobe));
  poten_interface poten_i2c
       (.LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .LED_RED_3_OBUF(LED_RED_3_OBUF),
        .SCL_IBUF(SCL_IBUF),
        .SCL_TRI(SCL_TRI),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI),
        .\fSDA_reg[0] (reset_inst_n_1),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .main_state__0(main_state__0),
        .pll_locked(pll_locked),
        .poten1_value({poten0[7:5],poten0[3:0]}),
        .poten2_value({poten1[7:5],poten1[3:0]}),
        .poten3_value({poten2[7:5],poten2[3:0]}),
        .poten4_value(poten3),
        .rst(rst),
        .rst_0(rst_0),
        .\txr_reg[4]_0 (config_man_n_0));
  reset_subs reset_inst
       (.LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .pll_locked(pll_locked),
        .rst(rst),
        .rst_0(rst_0),
        .rst_reg_0(reset_inst_n_1));
  hydrophone_simple_trigger simple_trigger
       (.D(LED_GREEN_1_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .is_almost_full(LED_YELLOW_3_OBUF),
        .pll_locked(pll_locked),
        .rst(rst_0),
        .rst_4d(rst_4d),
        .rst_5d(rst_5d),
        .rst_5d_reg_0(simple_trigger_n_6),
        .rst_internal(rst_internal),
        .strb_d(strb_d),
        .strb_d_reg_0(adc2_n_47),
        .strb_dd(strb_dd),
        .strb_dd_reg_0(slave_fifo_n_8),
        .\trigged_d_reg[0] (trigger_backlog_n_0),
        .trigged_reg_0(simple_trigger_n_4),
        .trigged_reg_1(adc2_n_46));
  fx3s_interface slave_fifo
       (.A(A_OBUF),
        .A0_reg_0(trigger_backlog_n_0),
        .D(LED_GREEN_1_OBUF),
        .DI(DQ_IBUF),
        .\DQ_TRI[0] (\DQ_TRI[0] ),
        .FLAGA_IBUF(FLAGA_IBUF),
        .FLAGB_IBUF(FLAGB_IBUF),
        .\FSM_onehot_main_state_reg[0] (slave_fifo_n_3),
        .\FSM_onehot_main_state_reg[0]_0 (slave_fifo_n_7),
        .LED_BLUE_OBUF(LED_BLUE_OBUF),
        .LED_GREEN_2_OBUF(LED_GREEN_2_OBUF),
        .LED_GREEN_OBUF(LED_GREEN_OBUF),
        .LED_RED_1_OBUF(LED_RED_1_OBUF),
        .LED_RED_2_OBUF(LED_RED_2_OBUF),
        .LED_RED_n_OBUF(LED_RED_n_OBUF),
        .LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .PKTEND(PKTEND_OBUF),
        .Q(packetizer_inst_n_19),
        .SLCS(SLCS_OBUF),
        .SLOE(SLOE_OBUF),
        .SLRD(SLRD_OBUF),
        .SLWR(SLWR_OBUF),
        .d_in({LED_YELLOW_2_OBUF,packetize_out}),
        .d_out(DQ_OBUF),
        .filter_rst(filter_rst),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .in_strb_d_reg(simple_trigger_n_6),
        .in_strb_d_reg_0(trigger_backlog_n_7),
        .in_strb_d_reg_1(adc2_n_48),
        .input_full(tx_full),
        .latched_input0(latched_input0),
        .p_0_in(p_0_in),
        .pll_locked(pll_locked),
        .rst(rst),
        .rst_0(rst_0),
        .rst_2d(rst_2d),
        .rst_3d(rst_3d),
        .rst_4d(rst_4d),
        .rst_5d(rst_5d),
        .rst_6d(rst_6d),
        .rst_7d(rst_7d),
        .rst_7d_reg(slave_fifo_n_8),
        .rst_7d_reg_0(rx_data),
        .rst_d(rst_d),
        .rst_internal(rst_internal),
        .rx_empty(rx_empty));
  hydrophone_trigger_backlog trigger_backlog
       (.LED_YELLOW_1_OBUF(LED_YELLOW_1_OBUF),
        .d_in({adc2_2_out,adc2_1_out,adc1_2_out,adc1_1_out}),
        .d_out(trigged_out),
        .ifclk_out_OBUF_BUFG(ifclk_out_OBUF_BUFG),
        .in_strb_d(in_strb_d),
        .is_almost_full(LED_YELLOW_3_OBUF),
        .latched_input0(latched_input0),
        .p_0_in(p_0_in),
        .rst_3d(rst_3d),
        .rst_4d(rst_4d),
        .rst_4d_reg_0(trigger_backlog_n_7),
        .rst_6d(rst_6d),
        .rst_7d(rst_7d),
        .rst_internal(rst_internal),
        .strb_d_reg_0(trigger_backlog_n_4),
        .strb_d_reg_1(adc2_n_1),
        .\t_counter_reg[15]_0 (simple_trigger_n_4),
        .tail_trigged_reg_0(trigger_backlog_n_0),
        .trigger_strobe(trigger_strobe));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
