# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl/verilog" --include "../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source" --include "../../../../imports" --include "../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0" --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl" \
"../../../../xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/sim/blk_mem_32768D128W.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/sim/axi4_amm_bridge.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/sim/axi_clock_converter_128D32AW.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/sim/axi4_lite_amm_bridge.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/sim/axilite_clock_converter_32d32aw.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4_ip_gt_gtye4_channel_wrapper.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4_ip_gt_gtye4_common_wrapper.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4_ip_gt_gtwizard_gtye4.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4_ip_gt_gtwizard_top.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4_ip_gt.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gtwizard_top.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_phy_ff_chain.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_phy_pipeline.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_16k_int.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_16k.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_32k.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_4k_int.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_msix.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_rep_int.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_rep.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram_tph.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_bram.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_gt_channel.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_gt_common.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_phy_clk.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_phy_rst.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_phy_rxeq.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_phy_txeq.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_sync_cell.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_sync.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_receiver_detect_rxterm.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_gt_phy_wrapper.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_init_ctrl.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_pl_eq.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_vf_decode.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_pipe.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_phy_top.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_seqnum_fifo.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_sys_clk_gen_ps.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4_ip_pcie4_uscale_core_top.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/sim/xdma_0_pcie4_ip.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_1/sim/xdma_v4_1_2_blk_mem_64_reg_be.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_2/sim/xdma_v4_1_2_blk_mem_64_noreg_be.v" \

sv xil_defaultlib  --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl/verilog" --include "../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source" --include "../../../../imports" --include "../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0" --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" \

verilog xil_defaultlib  --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl/verilog" --include "../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source" --include "../../../../imports" --include "../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0" --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl" \
"../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/sim/xdma_0.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../imports/axi4_amm_slave.v" \
"../../../../imports/axi4_lite_amm_slave.v" \
"../../../../imports/cipherRound.v" \
"../../../../imports/cn_ml.v" \
"../../../../imports/cn_top.v" \
"../../../../imports/pcie_4_0_rp.v" \
"../../../../imports/random_math.v" \
"../../../../imports/sys_clk_gen.v" \
"../../../../imports/sys_clk_gen_ds.v" \
"../../../../imports/usp_pci_exp_usrapp_cfg.v" \
"../../../../imports/usp_pci_exp_usrapp_com.v" \
"../../../../imports/usp_pci_exp_usrapp_rx.v" \
"../../../../imports/usp_pci_exp_usrapp_tx.v" \
"../../../../imports/xdma_app.v" \
"../../../../imports/xilinx_pcie_uscale_rp.v" \
"../../../../imports/xp4_usp_smsw_model_core_top.v" \

sv xil_defaultlib  --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl/verilog" --include "../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source" --include "../../../../imports" --include "../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0" --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl" \
"../../../../imports/xilinx_dma_pcie_ep.sv" \

verilog xil_defaultlib  --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl/verilog" --include "../../../../xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source" --include "../../../../imports" --include "../../../../xdma_0_ex.srcs/sources_1/ip/clk_wiz_0" --include "../../../../xdma_0_ex.ip_user_files/ipstatic/hdl" \
"../../../../imports/board.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
