V3 121
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd 2015/02/28.12:18:16 O.87xd
EN work/Add32bit_Unit 1426087302 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add32bit_Unit/Behavioral 1426087303 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd \
      EN work/Add32bit_Unit 1426087302 CP Add4bit_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd 2015/02/28.12:13:16 O.87xd
EN work/Add4bit_Unit 1426087300 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add4bit_Unit/Behavioral 1426087301 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd \
      EN work/Add4bit_Unit 1426087300 CP Generate_Propagate_Unit CP Carry_Unit \
      CP Sum_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd 2015/03/11.17:21:26 O.87xd
EN work/ALUSTAGE 1426087334 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/ALUSTAGE/Behavioral 1426087335 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd \
      EN work/ALUSTAGE 1426087334 CP Mux2to1 CP Alu_Top
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd 2015/02/28.12:02:13 O.87xd
EN work/Alu_Top 1426087332 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Top/Behavioral 1426087333 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd \
      EN work/Alu_Top 1426087332 CP Add32bit_Unit CP Sub32_Unit CP And_Unit \
      CP Or_Unit CP Not_Unit CP Sra_Unit CP Sr_Unit CP Sl_Unit CP Rl_Unit CP Rr_Unit \
      CP Cout_Unit CP Overflow_Unit CP Alu_Unit CP Zero_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd 2015/02/28.11:10:30 O.87xd
EN work/Alu_Unit 1426087326 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Unit/Behavioral 1426087327 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd \
      EN work/Alu_Unit 1426087326
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd 2015/02/28.12:39:40 O.87xd
EN work/And_Unit 1426087306 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And_Unit/Behavioral 1426087307 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd \
      EN work/And_Unit 1426087306
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd 2015/02/28.10:36:22 O.87xd
EN work/Carry_Unit 1426087296 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Carry_Unit/Behavioral 1426087297 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd \
      EN work/Carry_Unit 1426087296
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd 2015/02/28.12:48:12 O.87xd
EN work/Compare_Module 1426083373 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Compare_Module/Behavioral 1426083374 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd \
      EN work/Compare_Module 1426083373
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd 2015/02/28.11:04:06 O.87xd
EN work/Cout_Unit 1426087322 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Cout_Unit/Behavioral 1426087323 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd \
      EN work/Cout_Unit 1426087322
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd 2015/03/11.18:02:27 O.87xd
EN work/Data_MEM 1426090120 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Data_MEM/syn 1426090121 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd \
      EN work/Data_MEM 1426090120
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd 2015/02/28.12:56:42 O.87xd
EN work/Dec5to32 1426083365 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Dec5to32/Behavioral 1426083366 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd \
      EN work/Dec5to32 1426083365
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd 2015/03/11.16:16:01 O.87xd
EN work/DECSTAGE 1426083383 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/DECSTAGE/Behavioral 1426083384 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd \
      EN work/DECSTAGE 1426083383 CP Mux2to1 CP Mux2to1_5bit CP Imm16_to_32 \
      CP Register_File
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd 2015/02/28.10:32:28 O.87xd
EN work/Generate_Propagate_Unit 1426087294 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Generate_Propagate_Unit/Behavioral 1426087295 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd \
      EN work/Generate_Propagate_Unit 1426087294
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd 2015/03/11.16:02:54 O.87xd
EN work/Imm16_to_32 1426083379 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Imm16_to_32/Behavioral 1426083380 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd \
      EN work/Imm16_to_32 1426083379
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd 2015/03/11.18:08:22 O.87xd
EN work/MEMSTAGE 1426090122 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/MEMSTAGE/Behavioral 1426090123 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd \
      EN work/MEMSTAGE 1426090122 CP Data_MEM
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd 2015/02/28.12:59:09 O.87xd
EN work/Mux2to1 1426087330 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1/Behavioral 1426087331 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd \
      EN work/Mux2to1 1426087330
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd 2015/03/11.14:59:11 O.87xd
EN work/Mux2to1_5bit 1426083377 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1_5bit/Behavioral 1426083378 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd \
      EN work/Mux2to1_5bit 1426083377
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd 2015/02/28.13:09:53 O.87xd
EN work/Mux32to1 1426083371 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux32to1/Behavioral 1426083372 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd \
      EN work/Mux32to1 1426083371
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd 2015/02/28.10:55:45 O.87xd
EN work/Not_Unit 1426087310 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Not_Unit/Behavioral 1426087311 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd \
      EN work/Not_Unit 1426087310
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd 2015/02/28.10:55:11 O.87xd
EN work/Or_Unit 1426087308 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Or_Unit/Behavioral 1426087309 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd \
      EN work/Or_Unit 1426087308
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd 2015/02/28.11:06:00 O.87xd
EN work/Overflow_Unit 1426087324 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Overflow_Unit/Behavioral 1426087325 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd \
      EN work/Overflow_Unit 1426087324
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd 2015/02/28.15:05:52 O.87xd
EN work/Register32bit 1426083369 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Register32bit/Behavioral 1426083370 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd \
      EN work/Register32bit 1426083369
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd 2015/03/01.22:43:09 O.87xd
EN work/Register_File 1426083381 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Register_File/Behavioral 1426083382 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd \
      EN work/Register_File 1426083381 CP Dec5to32 CP And_Unit CP Register32bit \
      CP Mux32to1 CP Compare_Module CP Mux2to1
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd 2015/02/28.11:00:34 O.87xd
EN work/Rl_Unit 1426087318 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rl_Unit/Behavioral 1426087319 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd \
      EN work/Rl_Unit 1426087318
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd 2015/02/28.11:01:34 O.87xd
EN work/Rr_Unit 1426087320 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rr_Unit/Behavioral 1426087321 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd \
      EN work/Rr_Unit 1426087320
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd 2015/02/28.10:59:12 O.87xd
EN work/Sl_Unit 1426087316 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sl_Unit/Behavioral 1426087317 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd \
      EN work/Sl_Unit 1426087316
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd 2015/02/28.10:56:53 O.87xd
EN work/Sra_Unit 1426087312 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sra_Unit/Behavioral 1426087313 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd \
      EN work/Sra_Unit 1426087312
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd 2015/02/28.10:58:04 O.87xd
EN work/Sr_Unit 1426087314 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sr_Unit/Behavioral 1426087315 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd \
      EN work/Sr_Unit 1426087314
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd 2015/02/28.12:29:39 O.87xd
EN work/Sub32_Unit 1426087304 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sub32_Unit/Behavioral 1426087305 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd \
      EN work/Sub32_Unit 1426087304 CP Add4bit_Unit
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd 2015/02/28.10:37:52 O.87xd
EN work/Sum_Unit 1426087298 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sum_Unit/Behavioral 1426087299 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd \
      EN work/Sum_Unit 1426087298
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd 2015/02/28.11:11:53 O.87xd
EN work/Zero_Unit 1426087328 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Zero_Unit/Behavioral 1426087329 \
      FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd \
      EN work/Zero_Unit 1426087328
