# System top testbench

+define+TRACE_FILE="tb_sys_top.vcd"
+define+MEMORY_IMAGE="tb/tb_memory.hex"
+incdir+src/cpu/
+timescale+1us/100ns
src/fabric.v
src/fabric_port.v
src/fabric_port_demux.v
src/fabric2.v
src/fabric2_control.v
src/fabric2_decoder.v
src/fabric2_mswitch.v
src/fabric2_sswitch.v
src/memory.v
src/interval_timer.v
src/intr_controller.v
src/micro_uart.v
src/sim_control.v
src/ibus2ocp.v
src/dbus2ocp.v
src/ibus2ocp2.v
src/dbus2ocp2.v
src/sys_top.v
src/cpu/uparc_cpu_top.v
src/cpu/uparc_alu.v
src/cpu/uparc_ifu.v
src/cpu/uparc_lsu.v
src/cpu/uparc_reg_file.v
src/cpu/uparc_fwdu.v
src/cpu/uparc_coproc0.v
src/cpu/uparc_coproc0_eiu.v
src/cpu/uparc_imuldivu.v
src/cpu/uparc_long_imul.v
src/cpu/uparc_long_idiv.v
src/cpu/uparc_fast_imul.v
src/cpu/uparc_fetch.v
src/cpu/uparc_decode.v
src/cpu/uparc_execute.v
src/cpu/uparc_memory_access.v
src/cpu/uparc_writeback.v
tb/tb_sys_top.v
