Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 16:41:05 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_stopwatch_timing_summary_routed.rpt -pb my_stopwatch_timing_summary_routed.pb -rpx my_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : my_stopwatch
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tick_0/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 4.598ns (51.535%)  route 4.324ns (48.465%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  sec_cnt_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  sec_cnt_reg[3]/Q
                         net (fo=6, routed)           0.885     1.304    disp_mod_0/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.327     1.631 f  disp_mod_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.983     2.613    disp_mod_0/sel0[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.326     2.939 r  disp_mod_0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.457     5.396    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     8.922 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.922    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mod_0/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.465ns (50.525%)  route 4.372ns (49.475%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE                         0.000     0.000 r  disp_mod_0/CA_reg/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mod_0/CA_reg/Q
                         net (fo=12, routed)          1.066     1.522    disp_mod_0/CA_OBUF
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.150     1.672 r  disp_mod_0/AN_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.859     2.531    disp_mod_0/sel0[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.328     2.859 r  disp_mod_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.447     5.306    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     8.837 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.837    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.692ns (54.104%)  route 3.980ns (45.896%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  sec_cnt_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  sec_cnt_reg[3]/Q
                         net (fo=6, routed)           0.885     1.304    disp_mod_0/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.327     1.631 f  disp_mod_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.017     2.648    disp_mod_0/sel0[3]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.326     2.974 r  disp_mod_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.078     5.052    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.672 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.672    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.684ns (55.092%)  route 3.818ns (44.908%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  sec_cnt_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  sec_cnt_reg[3]/Q
                         net (fo=6, routed)           0.885     1.304    disp_mod_0/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.327     1.631 r  disp_mod_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016     2.647    disp_mod_0/sel0[3]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.326     2.973 r  disp_mod_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.890    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.502 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.502    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mod_0/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.291ns (51.195%)  route 4.091ns (48.805%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE                         0.000     0.000 r  disp_mod_0/CA_reg/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mod_0/CA_reg/Q
                         net (fo=12, routed)          1.066     1.522    disp_mod_0/CA_OBUF
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.646 f  disp_mod_0/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.154     2.800    disp_mod_0/sel0[0]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.924 r  disp_mod_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871     4.795    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.383 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.383    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.710ns (56.830%)  route 3.578ns (43.170%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  sec_cnt_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  sec_cnt_reg[3]/Q
                         net (fo=6, routed)           0.885     1.304    disp_mod_0/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.327     1.631 r  disp_mod_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.021     2.651    disp_mod_0/sel0[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.326     2.977 r  disp_mod_0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.650    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     8.287 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.287    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.712ns (57.833%)  route 3.436ns (42.167%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  sec_cnt_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  sec_cnt_reg[3]/Q
                         net (fo=6, routed)           0.885     1.304    disp_mod_0/Q[3]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.327     1.631 f  disp_mod_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.026     2.656    disp_mod_0/sel0[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.326     2.982 r  disp_mod_0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.508    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     8.148 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.148    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.050ns (63.739%)  route 2.304ns (36.261%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  LED_R_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_R_reg/Q
                         net (fo=1, routed)           2.304     2.822    LED_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     6.353 r  LED_R_OBUF_inst/O
                         net (fo=0)                   0.000     6.353    LED_R
    N15                                                               r  LED_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_G_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 4.044ns (64.269%)  route 2.248ns (35.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  LED_G_reg/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_G_reg/Q
                         net (fo=1, routed)           2.248     2.766    LED_G_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     6.292 r  LED_G_OBUF_inst/O
                         net (fo=0)                   0.000     6.292    LED_G
    G17                                                               r  LED_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_en_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.118ns  (logic 4.064ns (66.426%)  route 2.054ns (33.574%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  cnt_en_reg_lopt_replica/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_en_reg_lopt_replica/Q
                         net (fo=1, routed)           2.054     2.572    cnt_en_reg_lopt_replica_1
    L15                  OBUF (Prop_obuf_I_O)         3.546     6.118 r  LED_B_OBUF_inst/O
                         net (fo=0)                   0.000     6.118    LED_B
    L15                                                               r  LED_B (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 csec_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            csec_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE                         0.000     0.000 r  csec_cnt_reg[5]/C
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  csec_cnt_reg[5]/Q
                         net (fo=3, routed)           0.123     0.264    csec_cnt[5]
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  csec_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.309    csec_cnt[5]_i_1_n_0
    SLICE_X41Y37         FDCE                                         r  csec_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_clr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            csec_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.148ns (40.461%)  route 0.218ns (59.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  cnt_clr_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  cnt_clr_reg/Q
                         net (fo=16, routed)          0.218     0.366    cnt_clr
    SLICE_X41Y37         FDCE                                         f  csec_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_clr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            csec_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.148ns (40.461%)  route 0.218ns (59.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  cnt_clr_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  cnt_clr_reg/Q
                         net (fo=16, routed)          0.218     0.366    cnt_clr
    SLICE_X41Y37         FDCE                                         f  csec_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 csec_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            csec_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.231ns (63.016%)  route 0.136ns (36.984%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE                         0.000     0.000 r  csec_cnt_reg[3]/C
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  csec_cnt_reg[3]/Q
                         net (fo=5, routed)           0.085     0.226    csec_cnt[3]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  csec_cnt[6]_i_4/O
                         net (fo=1, routed)           0.050     0.322    csec_cnt[6]_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  csec_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     0.367    csec_cnt[6]_i_2_n_0
    SLICE_X41Y37         FDCE                                         r  csec_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mod_0/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_mod_0/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE                         0.000     0.000 r  disp_mod_0/CA_reg/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  disp_mod_0/CA_reg/Q
                         net (fo=12, routed)          0.183     0.324    disp_mod_0/CA_OBUF
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  disp_mod_0/CA_i_1/O
                         net (fo=1, routed)           0.000     0.369    disp_mod_0/p_0_in
    SLICE_X41Y35         FDRE                                         r  disp_mod_0/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.148ns (40.138%)  route 0.221ns (59.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  curr_state_reg[1]/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  curr_state_reg[1]/Q
                         net (fo=6, routed)           0.221     0.369    curr_state[1]
    SLICE_X42Y37         FDRE                                         r  cnt_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ten_sec_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ten_sec_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE                         0.000     0.000 r  ten_sec_cnt_reg[2]/C
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ten_sec_cnt_reg[2]/Q
                         net (fo=6, routed)           0.160     0.324    ten_sec_cnt[2]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  ten_sec_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ten_sec_cnt[2]_i_1_n_0
    SLICE_X42Y35         FDCE                                         r  ten_sec_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_clr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            csec_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.148ns (39.985%)  route 0.222ns (60.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  cnt_clr_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  cnt_clr_reg/Q
                         net (fo=16, routed)          0.222     0.370    cnt_clr
    SLICE_X40Y37         FDCE                                         f  csec_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_clr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            csec_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.148ns (39.985%)  route 0.222ns (60.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  cnt_clr_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  cnt_clr_reg/Q
                         net (fo=16, routed)          0.222     0.370    cnt_clr
    SLICE_X40Y37         FDCE                                         f  csec_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_clr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            csec_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.148ns (39.985%)  route 0.222ns (60.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  cnt_clr_reg/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  cnt_clr_reg/Q
                         net (fo=16, routed)          0.222     0.370    cnt_clr
    SLICE_X40Y37         FDCE                                         f  csec_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





