// Seed: 51520177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = 1;
  assign id_1 = 1 + 1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11
    , id_17,
    output wand id_12,
    output wire id_13,
    input wand id_14,
    output tri id_15
);
  module_0(
      id_17, id_17, id_17, id_17
  );
endmodule
